// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C8,
// with speed grade 8, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "bai1")
  (DATE "03/23/2025 10:22:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT ena (1630:1630:1630) (1552:1552:1552))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT ena (1630:1630:1630) (1552:1552:1552))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT ena (1630:1630:1630) (1552:1552:1552))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2436:2436:2436) (2365:2365:2365))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (452:452:452))
        (PORT datac (958:958:958) (976:976:976))
        (PORT datad (546:546:546) (568:568:568))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2436:2436:2436) (2365:2365:2365))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1022:1022:1022))
        (PORT datac (330:330:330) (414:414:414))
        (PORT datad (506:506:506) (531:531:531))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2436:2436:2436) (2365:2365:2365))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (681:681:681))
        (PORT datac (955:955:955) (972:972:972))
        (PORT datad (541:541:541) (561:561:561))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1719:1719:1719) (1629:1629:1629))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1738:1738:1738))
        (PORT datac (1845:1845:1845) (1711:1711:1711))
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1719:1719:1719) (1629:1629:1629))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1246:1246:1246))
        (PORT datac (1699:1699:1699) (1686:1686:1686))
        (PORT datad (298:298:298) (368:368:368))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1719:1719:1719) (1629:1629:1629))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1738:1738:1738))
        (PORT datab (337:337:337) (414:414:414))
        (PORT datad (944:944:944) (942:942:942))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1719:1719:1719) (1629:1629:1629))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1738:1738:1738))
        (PORT datab (337:337:337) (414:414:414))
        (PORT datac (996:996:996) (986:986:986))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (987:987:987))
        (PORT datac (1277:1277:1277) (1274:1274:1274))
        (PORT datad (528:528:528) (548:548:548))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (918:918:918) (914:914:914))
        (PORT datac (1276:1276:1276) (1273:1273:1273))
        (PORT datad (528:528:528) (548:548:548))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1325:1325:1325) (1319:1319:1319))
        (PORT datac (885:885:885) (863:863:863))
        (PORT datad (818:818:818) (799:799:799))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1239:1239:1239))
        (PORT datab (664:664:664) (692:692:692))
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (691:691:691))
        (PORT datac (1248:1248:1248) (1201:1201:1201))
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (423:423:423))
        (PORT datab (663:663:663) (691:691:691))
        (PORT datad (943:943:943) (941:941:941))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (664:664:664) (692:692:692))
        (PORT datac (997:997:997) (987:987:987))
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\UART_TXD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6076:6076:6076) (6270:6270:6270))
        (IOPATH i o (4769:4769:4769) (5239:5239:5239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3312:3312:3312) (4070:4070:4070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (789:789:789) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (205:205:205) (193:193:193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (506:506:506))
        (PORT datab (559:559:559) (537:537:537))
        (PORT datad (369:369:369) (464:464:464))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (726:726:726) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (726:726:726) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (746:746:746) (792:792:792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3256:3256:3256) (3390:3390:3390))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2341:2341:2341))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2341:2341:2341))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (4048:4048:4048) (3965:3965:3965))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (413:413:413))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2341:2341:2341))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (4048:4048:4048) (3965:3965:3965))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3366:3366:3366) (3455:3455:3455))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (435:435:435))
        (PORT datad (306:306:306) (383:383:383))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (4031:4031:4031) (4178:4178:4178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (435:435:435))
        (PORT datab (3410:3410:3410) (3502:3502:3502))
        (PORT datac (323:323:323) (401:401:401))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (4031:4031:4031) (4178:4178:4178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3371:3371:3371) (3459:3459:3459))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (437:437:437))
        (PORT datac (3366:3366:3366) (3454:3454:3454))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3369:3369:3369) (3458:3458:3458))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (442:442:442))
        (PORT datad (1219:1219:1219) (1177:1177:1177))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (3860:3860:3860) (4032:4032:4032))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3255:3255:3255) (3358:3358:3358))
        (PORT datab (363:363:363) (440:440:440))
        (PORT datac (1275:1275:1275) (1271:1271:1271))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (390:390:390))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (3860:3860:3860) (4032:4032:4032))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3255:3255:3255) (3359:3359:3359))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3255:3255:3255) (3358:3358:3358))
        (PORT datac (309:309:309) (400:400:400))
        (PORT datad (311:311:311) (387:387:387))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (904:904:904))
        (PORT datab (363:363:363) (440:440:440))
        (PORT datad (937:937:937) (936:936:936))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (4031:4031:4031) (4178:4178:4178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (904:904:904))
        (PORT datab (388:388:388) (465:465:465))
        (PORT datac (3369:3369:3369) (3457:3457:3457))
        (PORT datad (936:936:936) (935:935:935))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3370:3370:3370) (3458:3458:3458))
        (PORT datad (302:302:302) (376:376:376))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (798:798:798))
        (PORT datab (3412:3412:3412) (3503:3503:3503))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT asdata (5367:5367:5367) (5529:5529:5529))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT asdata (968:968:968) (991:991:991))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT asdata (769:769:769) (845:845:845))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT asdata (767:767:767) (843:843:843))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (525:525:525))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT asdata (789:789:789) (859:859:859))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (604:604:604))
        (PORT datab (344:344:344) (424:424:424))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (381:381:381))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (395:395:395))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1730:1730:1730) (1683:1683:1683))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (435:435:435))
        (PORT datab (344:344:344) (425:425:425))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (326:326:326))
        (PORT datab (353:353:353) (439:439:439))
        (PORT datac (302:302:302) (385:385:385))
        (PORT datad (248:248:248) (269:269:269))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1579:1579:1579) (1480:1480:1480))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1362:1362:1362))
        (PORT datad (1759:1759:1759) (1707:1707:1707))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1360:1360:1360))
        (PORT datad (891:891:891) (888:888:888))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1361:1361:1361))
        (PORT datab (1634:1634:1634) (1500:1500:1500))
        (PORT datac (824:824:824) (798:798:798))
        (PORT datad (1755:1755:1755) (1704:1704:1704))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (351:351:351))
        (PORT datab (602:602:602) (617:617:617))
        (PORT datac (443:443:443) (423:423:423))
        (PORT datad (1759:1759:1759) (1708:1708:1708))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4866:4866:4866) (5043:5043:5043))
        (PORT datab (295:295:295) (333:333:333))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (892:892:892) (889:889:889))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3255:3255:3255) (3358:3358:3358))
        (PORT datab (352:352:352) (440:440:440))
        (PORT datac (1781:1781:1781) (1724:1724:1724))
        (PORT datad (312:312:312) (389:389:389))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (476:476:476))
        (PORT datab (293:293:293) (331:331:331))
        (PORT datad (891:891:891) (887:887:887))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2334:2334:2334))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2849:2849:2849) (2696:2696:2696))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1003:1003:1003) (996:996:996))
        (PORT datad (946:946:946) (957:957:957))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2353:2353:2353) (2301:2301:2301))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT asdata (759:759:759) (828:828:828))
        (PORT clrn (2353:2353:2353) (2301:2301:2301))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2353:2353:2353) (2301:2301:2301))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT asdata (761:761:761) (830:830:830))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (367:367:367))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT asdata (787:787:787) (874:874:874))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (423:423:423))
        (PORT datac (324:324:324) (420:420:420))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (464:464:464))
        (PORT datac (303:303:303) (386:386:386))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT asdata (790:790:790) (877:877:877))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (364:364:364))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (423:423:423))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2430:2430:2430) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1749:1749:1749) (1664:1664:1664))
        (PORT datac (1266:1266:1266) (1194:1194:1194))
        (PORT datad (1192:1192:1192) (1080:1080:1080))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2377:2377:2377))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2329:2329:2329))
        (PORT ena (1619:1619:1619) (1531:1531:1531))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (422:422:422))
        (PORT datab (918:918:918) (848:848:848))
        (PORT datac (821:821:821) (778:778:778))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (305:305:305))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1000:1000:1000))
        (PORT datab (672:672:672) (696:696:696))
        (PORT datad (572:572:572) (604:604:604))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (420:420:420))
        (PORT datac (251:251:251) (289:289:289))
        (PORT datad (765:765:765) (700:700:700))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2377:2377:2377))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2329:2329:2329))
        (PORT ena (1606:1606:1606) (1505:1505:1505))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (976:976:976) (982:982:982))
        (PORT datac (989:989:989) (988:988:988))
        (PORT datad (936:936:936) (953:953:953))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (313:313:313))
        (PORT datab (879:879:879) (841:841:841))
        (PORT datad (817:817:817) (760:760:760))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2436:2436:2436) (2365:2365:2365))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (913:913:913))
        (PORT datab (1238:1238:1238) (1142:1142:1142))
        (PORT datad (292:292:292) (320:320:320))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1349:1349:1349) (1322:1322:1322))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT sload (2028:2028:2028) (2134:2134:2134))
        (PORT ena (1603:1603:1603) (1486:1486:1486))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (847:847:847))
        (PORT datab (385:385:385) (462:462:462))
        (PORT datac (592:592:592) (615:615:615))
        (PORT datad (933:933:933) (883:883:883))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1362:1362:1362))
        (PORT datab (950:950:950) (935:935:935))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (1757:1757:1757) (1706:1706:1706))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (439:439:439))
        (PORT datad (1305:1305:1305) (1302:1302:1302))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (845:845:845))
        (PORT datab (569:569:569) (527:527:527))
        (PORT datac (823:823:823) (797:797:797))
        (PORT datad (1307:1307:1307) (1304:1304:1304))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (474:474:474))
        (PORT datab (280:280:280) (305:305:305))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2334:2334:2334))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2849:2849:2849) (2696:2696:2696))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (688:688:688))
        (PORT datab (664:664:664) (679:679:679))
        (PORT datad (532:532:532) (555:555:555))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (911:911:911))
        (PORT datab (1239:1239:1239) (1143:1143:1143))
        (PORT datad (293:293:293) (321:321:321))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (796:796:796) (870:870:870))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT sload (2028:2028:2028) (2134:2134:2134))
        (PORT ena (1603:1603:1603) (1486:1486:1486))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1033:1033:1033))
        (PORT datab (981:981:981) (988:988:988))
        (PORT datac (327:327:327) (410:410:410))
        (PORT datad (938:938:938) (956:956:956))
        (IOPATH dataa combout (453:453:453) (428:428:428))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1013:1013:1013))
        (PORT datab (1004:1004:1004) (997:997:997))
        (PORT datac (792:792:792) (729:729:729))
        (PORT datad (1272:1272:1272) (1235:1235:1235))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (302:302:302))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1303:1303:1303) (1301:1301:1301))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (634:634:634))
        (PORT datac (1273:1273:1273) (1269:1269:1269))
        (PORT datad (904:904:904) (880:880:880))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (642:642:642))
        (PORT datad (603:603:603) (631:631:631))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (743:743:743))
        (PORT datab (2021:2021:2021) (1947:1947:1947))
        (PORT datac (1278:1278:1278) (1275:1275:1275))
        (PORT datad (459:459:459) (433:433:433))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (1828:1828:1828) (1767:1767:1767))
        (PORT datac (1277:1277:1277) (1274:1274:1274))
        (PORT datad (1982:1982:1982) (1905:1905:1905))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2436:2436:2436) (2365:2365:2365))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (484:484:484))
        (PORT datac (953:953:953) (970:970:970))
        (PORT datad (548:548:548) (565:565:565))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (940:940:940))
        (PORT datab (295:295:295) (334:334:334))
        (PORT datac (753:753:753) (684:684:684))
        (PORT datad (963:963:963) (960:960:960))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1011:1011:1011))
        (PORT datab (1887:1887:1887) (1750:1750:1750))
        (PORT datac (1698:1698:1698) (1685:1685:1685))
        (PORT datad (1525:1525:1525) (1428:1428:1428))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1737:1737:1737))
        (PORT datab (871:871:871) (822:822:822))
        (PORT datac (516:516:516) (489:489:489))
        (PORT datad (462:462:462) (442:442:442))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT ena (1630:1630:1630) (1552:1552:1552))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (640:640:640))
        (PORT datab (586:586:586) (613:613:613))
        (PORT datac (1273:1273:1273) (1268:1268:1268))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2436:2436:2436) (2365:2365:2365))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (479:479:479))
        (PORT datac (954:954:954) (970:970:970))
        (PORT datad (515:515:515) (537:537:537))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT ena (1630:1630:1630) (1552:1552:1552))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (900:900:900) (838:838:838))
        (PORT datac (964:964:964) (977:977:977))
        (PORT datad (947:947:947) (960:960:960))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (425:425:425))
        (PORT datac (303:303:303) (385:385:385))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2368:2368:2368))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1350:1350:1350))
        (PORT datab (1031:1031:1031) (1048:1048:1048))
        (PORT datac (4544:4544:4544) (4689:4689:4689))
        (PORT datad (1250:1250:1250) (1221:1221:1221))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_cdr\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1284:1284:1284))
        (PORT datab (1431:1431:1431) (1447:1447:1447))
        (PORT datad (1247:1247:1247) (1218:1218:1218))
        (IOPATH dataa combout (393:393:393) (407:407:407))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[37\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1015:1015:1015))
        (PORT datab (901:901:901) (839:839:839))
        (PORT datac (968:968:968) (982:982:982))
        (PORT datad (535:535:535) (523:523:523))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1332:1332:1332) (1271:1271:1271))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (930:930:930) (921:921:921))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_udr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (996:996:996))
        (PORT datab (1845:1845:1845) (1782:1782:1782))
        (PORT datac (1002:1002:1002) (1006:1006:1006))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (367:367:367))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_udr\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_udr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (415:415:415))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1368:1368:1368) (1362:1362:1362))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|enable_action_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT asdata (814:814:814) (884:884:884))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_uir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (993:993:993))
        (PORT datab (1843:1843:1843) (1779:1779:1779))
        (PORT datac (1004:1004:1004) (1008:1008:1008))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_uir\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (377:377:377))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_uir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jxuir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (575:575:575))
        (PORT datad (308:308:308) (382:382:382))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jxuir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT asdata (2041:2041:2041) (1957:1957:1957))
        (PORT ena (1095:1095:1095) (1122:1122:1122))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT asdata (1642:1642:1642) (1603:1603:1603))
        (PORT ena (1095:1095:1095) (1122:1122:1122))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_no_action_break_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (435:435:435))
        (PORT datad (302:302:302) (379:379:379))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (608:608:608))
        (PORT datab (1432:1432:1432) (1448:1448:1448))
        (PORT datac (985:985:985) (1007:1007:1007))
        (PORT datad (1249:1249:1249) (1219:1219:1219))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1332:1332:1332) (1271:1271:1271))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (523:523:523) (546:546:546))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2351:2351:2351))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1821:1821:1821) (1797:1797:1797))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1833:1833:1833))
        (PORT datab (985:985:985) (974:974:974))
        (PORT datac (934:934:934) (913:913:913))
        (PORT datad (1656:1656:1656) (1601:1601:1601))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (432:432:432))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (1064:1064:1064))
        (PORT datad (971:971:971) (993:993:993))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.100\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2346:2346:2346))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1645:1645:1645) (1557:1557:1557))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[35\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (599:599:599))
        (PORT datab (4553:4553:4553) (4703:4703:4703))
        (PORT datad (896:896:896) (894:894:894))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (580:580:580))
        (PORT datab (1227:1227:1227) (1200:1200:1200))
        (PORT datac (964:964:964) (978:978:978))
        (PORT datad (321:321:321) (391:391:391))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1292:1292:1292))
        (PORT datab (1428:1428:1428) (1442:1442:1442))
        (PORT datac (297:297:297) (375:375:375))
        (PORT datad (1250:1250:1250) (1221:1221:1221))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1016:1016:1016))
        (PORT datab (280:280:280) (305:305:305))
        (PORT datac (968:968:968) (982:982:982))
        (PORT datad (433:433:433) (409:409:409))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (704:704:704) (722:722:722))
        (PORT sload (1596:1596:1596) (1697:1697:1697))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2379:2379:2379))
        (PORT asdata (1426:1426:1426) (1420:1420:1420))
        (PORT ena (1368:1368:1368) (1362:1362:1362))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_a\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (585:585:585) (558:558:558))
        (PORT datac (338:338:338) (430:430:430))
        (PORT datad (547:547:547) (580:580:580))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (598:598:598))
        (PORT datab (912:912:912) (847:847:847))
        (PORT datad (543:543:543) (575:575:575))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (555:555:555))
        (PORT datab (849:849:849) (758:758:758))
        (PORT datac (493:493:493) (464:464:464))
        (PORT datad (550:550:550) (577:577:577))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd_d1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1191:1191:1191) (1121:1121:1121))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (445:445:445) (417:417:417))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (544:544:544))
        (PORT datac (552:552:552) (575:575:575))
        (PORT datad (356:356:356) (451:451:451))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2370:2370:2370))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2361:2361:2361) (2308:2308:2308))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1212:1212:1212))
        (PORT datab (1041:1041:1041) (1024:1024:1024))
        (PORT datad (361:361:361) (455:455:455))
        (IOPATH dataa combout (393:393:393) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (497:497:497))
        (PORT datad (2023:2023:2023) (1928:1928:1928))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (541:541:541))
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2398:2398:2398))
        (PORT asdata (703:703:703) (721:721:721))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1139:1139:1139) (1081:1081:1081))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_001\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (537:537:537))
        (PORT datad (346:346:346) (437:437:437))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_new_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT asdata (992:992:992) (1010:1010:1010))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|uav_read\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (410:410:410))
        (PORT datad (318:318:318) (388:388:388))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT asdata (761:761:761) (830:830:830))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (439:439:439))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (492:492:492))
        (PORT datab (654:654:654) (675:675:675))
        (PORT datac (849:849:849) (837:837:837))
        (PORT datad (357:357:357) (454:454:454))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3535w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (921:921:921))
        (PORT datab (1158:1158:1158) (1076:1076:1076))
        (PORT datac (1801:1801:1801) (1637:1637:1637))
        (PORT datad (1126:1126:1126) (1041:1041:1041))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3525w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (353:353:353))
        (PORT datab (1205:1205:1205) (1120:1120:1120))
        (PORT datad (1332:1332:1332) (1280:1280:1280))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (928:928:928))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (946:946:946))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_b\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (434:434:434))
        (PORT datab (341:341:341) (420:420:420))
        (PORT datad (780:780:780) (768:768:768))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (382:382:382))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (436:436:436))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1277:1277:1277))
        (PORT datac (238:238:238) (264:264:264))
        (PORT datad (915:915:915) (882:882:882))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1696:1696:1696) (1595:1595:1595))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1862:1862:1862))
        (PORT datab (1250:1250:1250) (1113:1113:1113))
        (PORT datac (1471:1471:1471) (1331:1331:1331))
        (PORT datad (945:945:945) (931:931:931))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT asdata (2066:2066:2066) (1972:1972:1972))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[26\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2520:2520:2520) (2441:2441:2441))
        (PORT datac (1628:1628:1628) (1551:1551:1551))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3535w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (355:355:355))
        (PORT datab (1204:1204:1204) (1119:1119:1119))
        (PORT datad (1333:1333:1333) (1281:1281:1281))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (IOPATH dataa combout (471:471:471) (472:472:472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT asdata (2113:2113:2113) (2026:2026:2026))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1550:1550:1550))
        (PORT datac (1092:1092:1092) (1052:1052:1052))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (892:892:892))
        (PORT datab (1242:1242:1242) (1186:1186:1186))
        (PORT datad (919:919:919) (917:917:917))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (514:514:514))
        (PORT datab (385:385:385) (477:477:477))
        (PORT datac (308:308:308) (398:398:398))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1427:1427:1427))
        (PORT datab (2002:2002:2002) (1870:1870:1870))
        (PORT datac (1461:1461:1461) (1347:1347:1347))
        (PORT datad (1587:1587:1587) (1473:1473:1473))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|av_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1597:1597:1597) (1486:1486:1486))
        (PORT datad (370:370:370) (460:460:460))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (892:892:892))
        (PORT datab (358:358:358) (434:434:434))
        (PORT datac (859:859:859) (822:822:822))
        (PORT datad (909:909:909) (861:861:861))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (323:323:323) (359:359:359))
        (PORT datac (278:278:278) (316:316:316))
        (PORT datad (924:924:924) (887:887:887))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2400:2400:2400) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (482:482:482))
        (PORT datac (314:314:314) (404:404:404))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (366:366:366))
        (PORT datab (314:314:314) (340:340:340))
        (PORT datac (1486:1486:1486) (1376:1376:1376))
        (PORT datad (918:918:918) (880:880:880))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (450:450:450))
        (PORT datab (389:389:389) (482:482:482))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2400:2400:2400) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (510:510:510))
        (PORT datab (1597:1597:1597) (1487:1487:1487))
        (PORT datac (1396:1396:1396) (1371:1371:1371))
        (PORT datad (1193:1193:1193) (1155:1155:1155))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (976:976:976) (962:962:962))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1156:1156:1156))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (936:936:936) (947:947:947))
        (PORT datad (980:980:980) (993:993:993))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3504w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (353:353:353))
        (PORT datab (1204:1204:1204) (1119:1119:1119))
        (PORT datad (1333:1333:1333) (1281:1281:1281))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2390:2390:2390))
        (PORT asdata (2606:2606:2606) (2358:2358:2358))
        (PORT clrn (2377:2377:2377) (2325:2325:2325))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (451:451:451))
        (PORT datac (1672:1672:1672) (1568:1568:1568))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2022:2022:2022))
        (PORT datab (1721:1721:1721) (1626:1626:1626))
        (PORT datac (1734:1734:1734) (1668:1668:1668))
        (PORT datad (1666:1666:1666) (1584:1584:1584))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2633:2633:2633) (2454:2454:2454))
        (PORT datab (649:649:649) (669:669:669))
        (PORT datac (1506:1506:1506) (1435:1435:1435))
        (PORT datad (580:580:580) (604:604:604))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1408:1408:1408) (1355:1355:1355))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1329:1329:1329))
        (PORT datab (1487:1487:1487) (1455:1455:1455))
        (PORT datac (1285:1285:1285) (1263:1263:1263))
        (PORT datad (1875:1875:1875) (1750:1750:1750))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1804:1804:1804))
        (PORT datab (647:647:647) (667:667:667))
        (PORT datac (1977:1977:1977) (1842:1842:1842))
        (PORT datad (578:578:578) (602:602:602))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT asdata (769:769:769) (843:843:843))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (984:984:984) (965:965:965))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (964:964:964))
        (PORT datab (922:922:922) (852:852:852))
        (PORT datad (885:885:885) (835:835:835))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1741:1741:1741) (1665:1665:1665))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (445:445:445))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (552:552:552) (578:578:578))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (1333:1333:1333) (1277:1277:1277))
        (PORT datad (915:915:915) (882:882:882))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1696:1696:1696) (1595:1595:1595))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1413:1413:1413))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (933:933:933) (933:933:933))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1497:1497:1497))
        (PORT datab (1147:1147:1147) (1219:1219:1219))
        (PORT datac (753:753:753) (685:685:685))
        (PORT datad (1934:1934:1934) (1794:1794:1794))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT asdata (1970:1970:1970) (1888:1888:1888))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[30\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (425:425:425))
        (PORT datac (1695:1695:1695) (1685:1685:1685))
        (PORT datad (1952:1952:1952) (1858:1858:1858))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_ld\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1631:1631:1631))
        (PORT datab (1441:1441:1441) (1397:1397:1397))
        (PORT datac (1640:1640:1640) (1612:1612:1612))
        (PORT datad (2055:2055:2055) (1963:1963:1963))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_ld\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1773:1773:1773) (1725:1725:1725))
        (PORT datad (1628:1628:1628) (1559:1559:1559))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2143:2143:2143))
        (PORT datab (1244:1244:1244) (1138:1138:1138))
        (PORT datac (1249:1249:1249) (1213:1213:1213))
        (PORT datad (247:247:247) (269:269:269))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_rdctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1239:1239:1239))
        (PORT datac (1251:1251:1251) (1227:1227:1227))
        (PORT datad (1298:1298:1298) (1244:1244:1244))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2147:2147:2147) (2099:2099:2099))
        (PORT datab (1377:1377:1377) (1334:1334:1334))
        (PORT datac (1735:1735:1735) (1700:1700:1700))
        (PORT datad (1640:1640:1640) (1580:1580:1580))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (709:709:709))
        (PORT datab (313:313:313) (340:340:340))
        (PORT datac (271:271:271) (301:301:301))
        (PORT datad (915:915:915) (934:934:934))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1630:1630:1630))
        (PORT datac (1638:1638:1638) (1610:1610:1610))
        (PORT datad (2052:2052:2052) (1959:1959:1959))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2097:2097:2097))
        (PORT datab (1377:1377:1377) (1334:1334:1334))
        (PORT datac (1734:1734:1734) (1698:1698:1698))
        (PORT datad (1641:1641:1641) (1582:1582:1582))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2151:2151:2151) (2103:2103:2103))
        (PORT datab (1380:1380:1380) (1338:1338:1338))
        (PORT datac (1739:1739:1739) (1704:1704:1704))
        (PORT datad (1638:1638:1638) (1579:1579:1579))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2152:2152:2152) (2104:2104:2104))
        (PORT datab (1380:1380:1380) (1338:1338:1338))
        (PORT datac (1739:1739:1739) (1705:1705:1705))
        (PORT datad (1638:1638:1638) (1579:1579:1579))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (784:784:784))
        (PORT datab (300:300:300) (336:336:336))
        (PORT datac (501:501:501) (481:481:481))
        (PORT datad (917:917:917) (936:936:936))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1658:1658:1658))
        (PORT datab (864:864:864) (787:787:787))
        (PORT datac (271:271:271) (301:301:301))
        (PORT datad (833:833:833) (759:759:759))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br_cmp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1009:1009:1009) (1030:1030:1030))
        (PORT datad (1918:1918:1918) (1831:1831:1831))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1833:1833:1833))
        (PORT datab (989:989:989) (951:951:951))
        (PORT datac (883:883:883) (885:885:885))
        (PORT datad (1657:1657:1657) (1602:1602:1602))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (776:776:776))
        (PORT datab (1724:1724:1724) (1602:1602:1602))
        (PORT datac (1004:1004:1004) (988:988:988))
        (PORT datad (924:924:924) (925:925:925))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (554:554:554))
        (PORT datad (485:485:485) (460:460:460))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT asdata (762:762:762) (832:832:832))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1390:1390:1390))
        (PORT datab (583:583:583) (556:556:556))
        (PORT datad (544:544:544) (576:576:576))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2608:2608:2608) (2401:2401:2401))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (421:421:421))
        (PORT datab (1907:1907:1907) (1804:1804:1804))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (381:381:381))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (907:907:907))
        (PORT datab (1301:1301:1301) (1284:1284:1284))
        (PORT datac (1562:1562:1562) (1424:1424:1424))
        (PORT datad (892:892:892) (902:902:902))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1961:1961:1961) (1838:1838:1838))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (396:396:396))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1612:1612:1612))
        (PORT datab (1327:1327:1327) (1275:1275:1275))
        (PORT datac (905:905:905) (914:914:914))
        (PORT datad (911:911:911) (883:883:883))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1749:1749:1749) (1691:1691:1691))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (433:433:433))
        (PORT datac (1367:1367:1367) (1360:1360:1360))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1213:1213:1213))
        (PORT datab (904:904:904) (843:843:843))
        (PORT datac (2046:2046:2046) (1932:1932:1932))
        (PORT datad (306:306:306) (380:380:380))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1013:1013:1013))
        (PORT datab (900:900:900) (838:838:838))
        (PORT datac (965:965:965) (978:978:978))
        (PORT datad (533:533:533) (522:522:522))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1970:1970:1970) (1827:1827:1827))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1214:1214:1214))
        (PORT datab (912:912:912) (855:855:855))
        (PORT datac (2047:2047:2047) (1933:1933:1933))
        (PORT datad (513:513:513) (539:539:539))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1970:1970:1970) (1827:1827:1827))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (435:435:435))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1006:1006:1006))
        (PORT datab (989:989:989) (951:951:951))
        (PORT datac (1874:1874:1874) (1785:1785:1785))
        (PORT datad (1655:1655:1655) (1600:1600:1600))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3399w\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1187:1187:1187) (1090:1090:1090))
        (PORT datac (1802:1802:1802) (1638:1638:1638))
        (PORT datad (915:915:915) (863:863:863))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3465w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1344:1344:1344))
        (PORT datab (339:339:339) (413:413:413))
        (PORT datac (1188:1188:1188) (1103:1103:1103))
        (PORT datad (1108:1108:1108) (1020:1020:1020))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (1903:1903:1903))
        (PORT datab (1011:1011:1011) (1041:1041:1041))
        (PORT datac (1663:1663:1663) (1626:1626:1626))
        (PORT datad (1391:1391:1391) (1389:1389:1389))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (430:430:430))
        (PORT datab (340:340:340) (418:418:418))
        (PORT datac (299:299:299) (381:381:381))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1708:1708:1708) (1605:1605:1605))
        (PORT datac (1705:1705:1705) (1586:1586:1586))
        (PORT datad (1105:1105:1105) (1059:1059:1059))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1490:1490:1490))
        (PORT datac (1564:1564:1564) (1521:1521:1521))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|debugaccess\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|take_action_ocireg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (832:832:832))
        (PORT datac (1430:1430:1430) (1377:1377:1377))
        (PORT datad (311:311:311) (388:388:388))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2400:2400:2400) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (515:515:515))
        (PORT datad (981:981:981) (987:987:987))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT asdata (705:705:705) (722:722:722))
        (PORT clrn (2400:2400:2400) (2346:2346:2346))
        (PORT ena (1139:1139:1139) (1081:1081:1081))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_002\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (908:908:908) (905:905:905))
        (PORT datad (897:897:897) (896:896:896))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1591:1591:1591) (1540:1540:1540))
        (PORT datad (1631:1631:1631) (1618:1618:1618))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_logical\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (887:887:887))
        (PORT datab (1274:1274:1274) (1231:1231:1231))
        (PORT datac (934:934:934) (946:946:946))
        (PORT datad (559:559:559) (554:554:554))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1538:1538:1538))
        (PORT datab (815:815:815) (754:754:754))
        (PORT datad (474:474:474) (448:448:448))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_b_is_dst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1515:1515:1515))
        (PORT datab (2147:2147:2147) (2060:2060:2060))
        (PORT datac (1661:1661:1661) (1609:1609:1609))
        (PORT datad (1246:1246:1246) (1179:1179:1179))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_b_is_dst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1951:1951:1951))
        (PORT datab (275:275:275) (300:300:300))
        (PORT datac (1662:1662:1662) (1610:1610:1610))
        (PORT datad (1672:1672:1672) (1609:1609:1609))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2102:2102:2102) (2012:2012:2012))
        (PORT datad (1619:1619:1619) (1574:1574:1574))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (1261:1261:1261) (1147:1147:1147))
        (PORT datac (1640:1640:1640) (1612:1612:1612))
        (PORT datad (247:247:247) (269:269:269))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1456:1456:1456))
        (PORT datab (1382:1382:1382) (1376:1376:1376))
        (PORT datac (1282:1282:1282) (1216:1216:1216))
        (PORT datad (2206:2206:2206) (1985:1985:1985))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2298:2298:2298))
        (PORT datab (1609:1609:1609) (1495:1495:1495))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2095:2095:2095) (2023:2023:2023))
        (PORT datab (1223:1223:1223) (1157:1157:1157))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (313:313:313))
        (PORT datac (1571:1571:1571) (1466:1466:1466))
        (PORT datad (487:487:487) (475:475:475))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3455w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1343:1343:1343))
        (PORT datab (337:337:337) (411:411:411))
        (PORT datac (1188:1188:1188) (1103:1103:1103))
        (PORT datad (1109:1109:1109) (1021:1021:1021))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT asdata (2291:2291:2291) (2097:2097:2097))
        (PORT clrn (2373:2373:2373) (2323:2323:2323))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1796:1796:1796))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2131:2131:2131))
        (PORT datab (1772:1772:1772) (1701:1701:1701))
        (PORT datac (1943:1943:1943) (1828:1828:1828))
        (PORT datad (2069:2069:2069) (1961:1961:1961))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1165:1165:1165))
        (PORT datab (1815:1815:1815) (1732:1732:1732))
        (PORT datac (930:930:930) (930:930:930))
        (PORT datad (1154:1154:1154) (1101:1101:1101))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2081:2081:2081) (1988:1988:1988))
        (PORT datab (1179:1179:1179) (1145:1145:1145))
        (PORT datac (1147:1147:1147) (1124:1124:1124))
        (PORT datad (362:362:362) (456:456:456))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_002\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1517:1517:1517))
        (PORT datad (1240:1240:1240) (1185:1185:1185))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1511:1511:1511))
        (PORT datab (2133:2133:2133) (1976:1976:1976))
        (PORT datac (1461:1461:1461) (1346:1346:1346))
        (PORT datad (1586:1586:1586) (1473:1473:1473))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1072:1072:1072))
        (PORT datab (369:369:369) (449:449:449))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|r_val\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (448:448:448))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (442:442:442))
        (PORT datac (961:961:961) (970:970:970))
        (PORT datad (604:604:604) (644:644:644))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (642:642:642))
        (PORT datad (600:600:600) (627:627:627))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (737:737:737))
        (PORT datab (2023:2023:2023) (1948:1948:1948))
        (PORT datac (1273:1273:1273) (1269:1269:1269))
        (PORT datad (1071:1071:1071) (955:955:955))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (1826:1826:1826) (1766:1766:1766))
        (PORT datac (1276:1276:1276) (1272:1272:1272))
        (PORT datad (1982:1982:1982) (1905:1905:1905))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1719:1719:1719) (1629:1629:1629))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1738:1738:1738))
        (PORT datac (957:957:957) (966:966:966))
        (PORT datad (298:298:298) (368:368:368))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1738:1738:1738))
        (PORT datab (872:872:872) (823:823:823))
        (PORT datac (818:818:818) (781:781:781))
        (PORT datad (463:463:463) (443:443:443))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2074:2074:2074) (2029:2029:2029))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1721:1721:1721) (1638:1638:1638))
        (PORT datac (3364:3364:3364) (3453:3453:3453))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1737:1737:1737))
        (PORT datab (553:553:553) (519:519:519))
        (PORT datac (816:816:816) (778:778:778))
        (PORT datad (488:488:488) (469:469:469))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5265:5265:5265) (5510:5510:5510))
        (PORT datab (530:530:530) (494:494:494))
        (PORT datac (1337:1337:1337) (1293:1293:1293))
        (PORT datad (288:288:288) (317:317:317))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (328:328:328))
        (PORT datab (354:354:354) (441:441:441))
        (PORT datac (305:305:305) (388:388:388))
        (PORT datad (247:247:247) (268:268:268))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2332:2332:2332))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1688:1688:1688) (1679:1679:1679))
        (PORT ena (1579:1579:1579) (1480:1480:1480))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (518:518:518))
        (PORT datab (556:556:556) (523:523:523))
        (PORT datac (561:561:561) (583:583:583))
        (PORT datad (883:883:883) (885:885:885))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (493:493:493))
        (PORT datab (329:329:329) (361:361:361))
        (PORT datac (1776:1776:1776) (1716:1716:1716))
        (PORT datad (853:853:853) (850:850:850))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[2\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2046:2046:2046) (1997:1997:1997))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1429:1429:1429) (1444:1444:1444))
        (PORT datac (1218:1218:1218) (1160:1160:1160))
        (PORT datad (949:949:949) (942:942:942))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5334:5334:5334) (5529:5529:5529))
        (PORT datad (2008:2008:2008) (1900:1900:1900))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1282:1282:1282))
        (PORT datab (1435:1435:1435) (1451:1451:1451))
        (PORT datad (952:952:952) (946:946:946))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (498:498:498))
        (PORT datab (2315:2315:2315) (2186:2186:2186))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2086:2086:2086) (2034:2034:2034))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1257:1257:1257) (1195:1195:1195))
        (PORT datac (4542:4542:4542) (4687:4687:4687))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2027:2027:2027) (1965:1965:1965))
        (PORT datad (331:331:331) (405:405:405))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1288:1288:1288))
        (PORT datab (1428:1428:1428) (1443:1443:1443))
        (PORT datac (984:984:984) (1005:1005:1005))
        (PORT datad (949:949:949) (942:942:942))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (414:414:414))
        (PORT datac (2028:2028:2028) (1966:1966:1966))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2033:2033:2033) (1972:1972:1972))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2031:2031:2031) (1970:1970:1970))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2018:2018:2018) (1954:1954:1954))
        (PORT datad (298:298:298) (369:369:369))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2019:2019:2019) (1955:1955:1955))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (424:424:424))
        (PORT datac (2029:2029:2029) (1967:1967:1967))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1767:1767:1767))
        (PORT datab (1817:1817:1817) (1609:1609:1609))
        (PORT datac (2023:2023:2023) (1959:1959:1959))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2032:2032:2032) (1971:1971:1971))
        (PORT datad (324:324:324) (394:394:394))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (425:425:425))
        (PORT datac (2034:2034:2034) (1973:1973:1973))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (1766:1766:1766))
        (PORT datab (1842:1842:1842) (1675:1675:1675))
        (PORT datac (2024:2024:2024) (1961:1961:1961))
        (PORT datad (330:330:330) (404:404:404))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3165:3165:3165) (3058:3058:3058))
        (PORT ena (1709:1709:1709) (1618:1618:1618))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (739:739:739))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2015:2015:2015))
        (PORT datab (344:344:344) (427:427:427))
        (PORT datad (1781:1781:1781) (1625:1625:1625))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1765:1765:1765))
        (PORT datab (1843:1843:1843) (1676:1676:1676))
        (PORT datac (2029:2029:2029) (1967:1967:1967))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3210:3210:3210) (3088:3088:3088))
        (PORT ena (2033:2033:2033) (1928:1928:1928))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2375:2375:2375))
        (PORT asdata (1391:1391:1391) (1359:1359:1359))
        (PORT clrn (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2375:2375:2375))
        (PORT asdata (776:776:776) (859:859:859))
        (PORT clrn (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2370:2370:2370))
        (PORT asdata (786:786:786) (856:856:856))
        (PORT clrn (2361:2361:2361) (2308:2308:2308))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3210:3210:3210) (3088:3088:3088))
        (PORT ena (3015:3015:3015) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT asdata (1352:1352:1352) (1326:1326:1326))
        (PORT clrn (3165:3165:3165) (3058:3058:3058))
        (PORT ena (1709:1709:1709) (1618:1618:1618))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (966:966:966))
        (PORT datab (977:977:977) (967:967:967))
        (PORT datad (5234:5234:5234) (5426:5426:5426))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3165:3165:3165) (3058:3058:3058))
        (PORT ena (1709:1709:1709) (1618:1618:1618))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (422:422:422))
        (PORT datab (368:368:368) (450:450:450))
        (PORT datad (359:359:359) (455:455:455))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1543:1543:1543))
        (PORT datab (355:355:355) (443:443:443))
        (PORT datac (978:978:978) (970:970:970))
        (PORT datad (242:242:242) (261:261:261))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (439:439:439))
        (PORT datac (886:886:886) (879:879:879))
        (PORT datad (356:356:356) (451:451:451))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|wr_rfifo\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (489:489:489))
        (PORT datad (941:941:941) (924:924:924))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (641:641:641))
        (PORT datab (529:529:529) (539:539:539))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (496:496:496))
        (PORT datac (862:862:862) (834:834:834))
        (PORT datad (945:945:945) (928:928:928))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2365:2365:2365) (2314:2314:2314))
        (PORT ena (1286:1286:1286) (1214:1214:1214))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (460:460:460))
        (PORT datab (529:529:529) (539:539:539))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2365:2365:2365) (2314:2314:2314))
        (PORT ena (1286:1286:1286) (1214:1214:1214))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (619:619:619))
        (PORT datab (529:529:529) (539:539:539))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2365:2365:2365) (2314:2314:2314))
        (PORT ena (1286:1286:1286) (1214:1214:1214))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (461:461:461))
        (PORT datab (528:528:528) (538:538:538))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2365:2365:2365) (2314:2314:2314))
        (PORT ena (1286:1286:1286) (1214:1214:1214))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (462:462:462))
        (PORT datab (528:528:528) (538:538:538))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2365:2365:2365) (2314:2314:2314))
        (PORT ena (1286:1286:1286) (1214:1214:1214))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (454:454:454))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2365:2365:2365) (2314:2314:2314))
        (PORT ena (1286:1286:1286) (1214:1214:1214))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (970:970:970))
        (PORT datab (1593:1593:1593) (1469:1469:1469))
        (PORT datac (891:891:891) (905:905:905))
        (PORT datad (981:981:981) (964:964:964))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1025:1025:1025))
        (PORT datab (951:951:951) (967:967:967))
        (PORT datac (1362:1362:1362) (1328:1328:1328))
        (PORT datad (240:240:240) (258:258:258))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (879:879:879))
        (PORT datab (493:493:493) (468:468:468))
        (PORT datad (836:836:836) (784:784:784))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1426:1426:1426))
        (PORT datab (2134:2134:2134) (1977:1977:1977))
        (PORT datac (1462:1462:1462) (1347:1347:1347))
        (PORT datad (1527:1527:1527) (1460:1460:1460))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (952:952:952))
        (PORT datab (1041:1041:1041) (1014:1014:1014))
        (PORT datac (921:921:921) (924:924:924))
        (PORT datad (1181:1181:1181) (1113:1113:1113))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1258:1258:1258))
        (PORT datab (954:954:954) (970:970:970))
        (PORT datac (1363:1363:1363) (1330:1330:1330))
        (PORT datad (1138:1138:1138) (1086:1086:1086))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (889:889:889))
        (PORT datab (281:281:281) (307:307:307))
        (PORT datad (240:240:240) (258:258:258))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2375:2375:2375))
        (PORT asdata (1355:1355:1355) (1340:1340:1340))
        (PORT clrn (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (513:513:513) (540:540:540))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (424:424:424))
        (PORT datad (302:302:302) (376:376:376))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (435:435:435))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1776:1776:1776) (1770:1770:1770))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (436:436:436))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1776:1776:1776) (1770:1770:1770))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (446:446:446))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1776:1776:1776) (1770:1770:1770))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1776:1776:1776) (1770:1770:1770))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1776:1776:1776) (1770:1770:1770))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1776:1776:1776) (1770:1770:1770))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (PORT ena (1605:1605:1605) (1520:1520:1520))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (PORT ena (1605:1605:1605) (1520:1520:1520))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (PORT ena (1605:1605:1605) (1520:1520:1520))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (PORT ena (1605:1605:1605) (1520:1520:1520))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (446:446:446))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (PORT ena (1605:1605:1605) (1520:1520:1520))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (391:391:391))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (PORT ena (1605:1605:1605) (1520:1520:1520))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (PORT asdata (2028:2028:2028) (1863:1863:1863))
        (PORT clrn (2868:2868:2868) (2795:2795:2795))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1966:1966:1966) (1858:1858:1858))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2816:2816:2816) (2654:2654:2654))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1563:1563:1563) (1477:1477:1477))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (449:449:449))
        (PORT datad (1233:1233:1233) (1210:1210:1210))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (1991:1991:1991))
        (PORT datad (855:855:855) (828:828:828))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1070:1070:1070))
        (PORT datac (1546:1546:1546) (1483:1483:1483))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal133\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (985:985:985) (1009:1009:1009))
        (PORT datad (1662:1662:1662) (1603:1603:1603))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1357:1357:1357))
        (PORT datab (2827:2827:2827) (2594:2594:2594))
        (PORT datac (802:802:802) (789:789:789))
        (PORT datad (1283:1283:1283) (1223:1223:1223))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1074:1074:1074))
        (PORT datab (587:587:587) (616:616:616))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1075:1075:1075))
        (PORT datab (376:376:376) (465:465:465))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1083:1083:1083) (1076:1076:1076))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (474:474:474))
        (IOPATH dataa combout (471:471:471) (481:481:481))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1083:1083:1083) (1076:1076:1076))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (970:970:970))
        (PORT datab (1019:1019:1019) (999:999:999))
        (PORT datac (899:899:899) (890:890:890))
        (PORT datad (913:913:913) (912:912:912))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (922:922:922))
        (PORT datab (479:479:479) (461:461:461))
        (PORT datac (935:935:935) (915:915:915))
        (PORT datad (548:548:548) (563:563:563))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1214:1214:1214) (1160:1160:1160))
        (PORT datad (928:928:928) (914:914:914))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2403:2403:2403) (2349:2349:2349))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1803:1803:1803))
        (PORT datab (901:901:901) (865:865:865))
        (PORT datac (957:957:957) (977:977:977))
        (PORT datad (920:920:920) (882:882:882))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|grant\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (435:435:435))
        (PORT datab (831:831:831) (786:786:786))
        (PORT datad (256:256:256) (280:280:280))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (459:459:459))
        (PORT datab (899:899:899) (863:863:863))
        (PORT datac (956:956:956) (975:975:975))
        (PORT datad (1869:1869:1869) (1747:1747:1747))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1299:1299:1299))
        (PORT datab (2125:2125:2125) (2004:2004:2004))
        (PORT datac (2566:2566:2566) (2422:2422:2422))
        (PORT datad (811:811:811) (768:768:768))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (934:934:934))
        (PORT datab (972:972:972) (919:919:919))
        (PORT datac (710:710:710) (638:638:638))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (288:288:288))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (635:635:635))
        (PORT datab (389:389:389) (485:485:485))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (634:634:634))
        (PORT datac (534:534:534) (556:556:556))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (338:338:338))
        (PORT datab (1521:1521:1521) (1423:1423:1423))
        (PORT datac (1191:1191:1191) (1118:1118:1118))
        (PORT datad (247:247:247) (268:268:268))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (636:636:636))
        (PORT datab (364:364:364) (441:441:441))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (460:460:460))
        (PORT datab (347:347:347) (433:433:433))
        (PORT datac (343:343:343) (442:442:442))
        (PORT datad (2490:2490:2490) (2271:2271:2271))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2050:2050:2050) (1940:1940:1940))
        (PORT datad (1195:1195:1195) (1149:1149:1149))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (286:286:286))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2398:2398:2398) (2344:2344:2344))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (789:789:789))
        (PORT datab (1187:1187:1187) (1116:1116:1116))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (293:293:293) (363:363:363))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (PORT asdata (704:704:704) (721:721:721))
        (PORT clrn (2403:2403:2403) (2349:2349:2349))
        (PORT ena (1317:1317:1317) (1257:1257:1257))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1941:1941:1941) (1719:1719:1719))
        (PORT datab (900:900:900) (864:864:864))
        (PORT datad (329:329:329) (406:406:406))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (956:956:956) (976:976:976))
        (PORT datad (1875:1875:1875) (1753:1753:1753))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (461:461:461))
        (PORT datab (978:978:978) (928:928:928))
        (PORT datac (859:859:859) (826:826:826))
        (PORT datad (264:264:264) (281:281:281))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_wr_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (850:850:850))
        (PORT datab (368:368:368) (447:447:447))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (1259:1259:1259) (1213:1213:1213))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1317:1317:1317) (1266:1266:1266))
        (PORT datac (2032:2032:2032) (1916:1916:1916))
        (PORT datad (1221:1221:1221) (1163:1163:1163))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2560:2560:2560) (2330:2330:2330))
        (PORT datab (1521:1521:1521) (1423:1423:1423))
        (PORT datac (1184:1184:1184) (1107:1107:1107))
        (PORT datad (878:878:878) (811:811:811))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2561:2561:2561) (2331:2331:2331))
        (PORT datab (291:291:291) (326:326:326))
        (PORT datad (312:312:312) (396:396:396))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|uav_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (461:461:461))
        (PORT datab (351:351:351) (437:437:437))
        (PORT datad (2490:2490:2490) (2272:2272:2272))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (338:338:338))
        (PORT datab (1242:1242:1242) (1156:1156:1156))
        (PORT datac (1477:1477:1477) (1365:1365:1365))
        (PORT datad (541:541:541) (570:570:570))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1524:1524:1524))
        (PORT datab (389:389:389) (484:484:484))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT asdata (703:703:703) (720:720:720))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (PORT ena (1110:1110:1110) (1055:1055:1055))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_003\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (631:631:631))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1816:1816:1816))
        (PORT datab (1230:1230:1230) (1191:1191:1191))
        (PORT datac (2193:2193:2193) (2028:2028:2028))
        (PORT datad (2095:2095:2095) (1976:1976:1976))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2164:2164:2164) (2034:2034:2034))
        (PORT datab (1897:1897:1897) (1841:1841:1841))
        (PORT datac (1188:1188:1188) (1153:1153:1153))
        (PORT datad (1643:1643:1643) (1593:1593:1593))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (656:656:656))
        (PORT datab (404:404:404) (502:502:502))
        (PORT datac (1235:1235:1235) (1163:1163:1163))
        (PORT datad (361:361:361) (416:416:416))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT asdata (1281:1281:1281) (1264:1264:1264))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (431:431:431))
        (PORT datab (950:950:950) (911:911:911))
        (PORT datac (892:892:892) (862:862:862))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2412:2412:2412))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2348:2348:2348))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (999:999:999) (1019:1019:1019))
        (PORT datad (902:902:902) (880:880:880))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (2968:2968:2968))
        (PORT d[1] (4319:4319:4319) (3942:3942:3942))
        (PORT d[2] (1962:1962:1962) (1819:1819:1819))
        (PORT d[3] (1869:1869:1869) (1721:1721:1721))
        (PORT clk (2818:2818:2818) (2835:2835:2835))
        (PORT ena (11855:11855:11855) (12513:12513:12513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2446:2446:2446))
        (PORT d[1] (3327:3327:3327) (3057:3057:3057))
        (PORT d[2] (5457:5457:5457) (5097:5097:5097))
        (PORT d[3] (1636:1636:1636) (1511:1511:1511))
        (PORT d[4] (2288:2288:2288) (2106:2106:2106))
        (PORT d[5] (2658:2658:2658) (2501:2501:2501))
        (PORT d[6] (3028:3028:3028) (2803:2803:2803))
        (PORT d[7] (8696:8696:8696) (8446:8446:8446))
        (PORT d[8] (2320:2320:2320) (2118:2118:2118))
        (PORT d[9] (1964:1964:1964) (1820:1820:1820))
        (PORT d[10] (5056:5056:5056) (4724:4724:4724))
        (PORT clk (2814:2814:2814) (2830:2830:2830))
        (PORT ena (11850:11850:11850) (12508:12508:12508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1882:1882:1882))
        (PORT clk (2814:2814:2814) (2830:2830:2830))
        (PORT ena (11850:11850:11850) (12508:12508:12508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3625:3625:3625))
        (PORT clk (2818:2818:2818) (2835:2835:2835))
        (PORT ena (11855:11855:11855) (12513:12513:12513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2835:2835:2835))
        (PORT d[0] (11855:11855:11855) (12513:12513:12513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2610:2610:2610) (2463:2463:2463))
        (PORT datab (5171:5171:5171) (4933:4933:4933))
        (PORT datac (3232:3232:3232) (3227:3227:3227))
        (PORT datad (1426:1426:1426) (1283:1283:1283))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1878:1878:1878) (1708:1708:1708))
        (PORT datad (1798:1798:1798) (1666:1666:1666))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2360:2360:2360))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3466:3466:3466) (3320:3320:3320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2370:2370:2370))
        (PORT asdata (762:762:762) (832:832:832))
        (PORT clrn (2361:2361:2361) (2308:2308:2308))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2370:2370:2370))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2361:2361:2361) (2308:2308:2308))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (437:437:437))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (474:474:474))
        (PORT datab (368:368:368) (451:451:451))
        (PORT datad (852:852:852) (816:816:816))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (436:436:436))
        (PORT datab (338:338:338) (415:415:415))
        (PORT datac (832:832:832) (766:766:766))
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2370:2370:2370))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2361:2361:2361) (2308:2308:2308))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ac\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (491:491:491))
        (PORT datad (1172:1172:1172) (1142:1142:1142))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ac\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1094:1094:1094))
        (PORT datab (1599:1599:1599) (1510:1510:1510))
        (PORT datad (1149:1149:1149) (1036:1036:1036))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT asdata (1020:1020:1020) (1029:1029:1029))
        (PORT clrn (2387:2387:2387) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1619:1619:1619))
        (PORT datac (912:912:912) (902:902:902))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (879:879:879))
        (PORT datab (2048:2048:2048) (1879:1879:1879))
        (PORT datad (1014:1014:1014) (1019:1019:1019))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (880:880:880))
        (PORT datab (516:516:516) (497:497:497))
        (PORT datad (1014:1014:1014) (1018:1018:1018))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1672:1672:1672))
        (PORT datab (2222:2222:2222) (2113:2113:2113))
        (PORT datac (1603:1603:1603) (1495:1495:1495))
        (PORT datad (1306:1306:1306) (1283:1283:1283))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2099:2099:2099) (2011:2011:2011))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (435:435:435))
        (PORT datad (2422:2422:2422) (2291:2291:2291))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1506:1506:1506))
        (PORT datac (3035:3035:3035) (2810:2810:2810))
        (PORT datad (321:321:321) (391:391:391))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1309:1309:1309))
        (PORT datab (1205:1205:1205) (1116:1116:1116))
        (PORT datad (1490:1490:1490) (1344:1344:1344))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2412:2412:2412))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2348:2348:2348))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1395:1395:1395) (1386:1386:1386))
        (PORT datad (808:808:808) (773:773:773))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2412:2412:2412))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1259:1259:1259) (1206:1206:1206))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2351:2351:2351))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1821:1821:1821) (1797:1797:1797))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1559:1559:1559))
        (PORT datac (1977:1977:1977) (1898:1898:1898))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[15\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (435:435:435))
        (PORT datac (502:502:502) (535:535:535))
        (PORT datad (1201:1201:1201) (1169:1169:1169))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1039:1039:1039) (1024:1024:1024))
        (IOPATH datab combout (472:472:472) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[12\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (907:907:907))
        (PORT datab (1522:1522:1522) (1508:1508:1508))
        (PORT datac (1157:1157:1157) (1141:1141:1141))
        (PORT datad (1681:1681:1681) (1545:1545:1545))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[13\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (918:918:918))
        (PORT datab (1521:1521:1521) (1506:1506:1506))
        (PORT datac (1448:1448:1448) (1376:1376:1376))
        (PORT datad (888:888:888) (899:899:899))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1437:1437:1437))
        (PORT datab (989:989:989) (1014:1014:1014))
        (PORT datac (1757:1757:1757) (1661:1661:1661))
        (PORT datad (1664:1664:1664) (1606:1606:1606))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1813:1813:1813) (1730:1730:1730))
        (PORT datac (934:934:934) (935:935:935))
        (PORT datad (318:318:318) (388:388:388))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1761:1761:1761))
        (PORT datab (1169:1169:1169) (1209:1209:1209))
        (PORT datad (2200:2200:2200) (1978:1978:1978))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1275:1275:1275) (1255:1255:1255))
        (PORT datad (301:301:301) (374:374:374))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (936:936:936))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (957:957:957) (960:960:960))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (968:968:968))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (999:999:999))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (963:963:963))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (923:923:923))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (547:547:547) (563:563:563))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1426:1426:1426))
        (PORT datac (1463:1463:1463) (1349:1349:1349))
        (PORT datad (2075:2075:2075) (1930:1930:1930))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|read_0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1040:1040:1040) (1048:1048:1048))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT sload (1708:1708:1708) (1773:1773:1773))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1500:1500:1500))
        (PORT datab (1601:1601:1601) (1485:1485:1485))
        (PORT datac (1256:1256:1256) (1227:1227:1227))
        (PORT datad (1247:1247:1247) (1158:1158:1158))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT asdata (1700:1700:1700) (1670:1670:1670))
        (PORT clrn (2879:2879:2879) (2813:2813:2813))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (973:973:973))
        (PORT datab (842:842:842) (816:816:816))
        (PORT datad (860:860:860) (821:821:821))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1237:1237:1237))
        (PORT datab (479:479:479) (461:461:461))
        (PORT datac (1864:1864:1864) (1739:1739:1739))
        (PORT datad (3001:3001:3001) (2706:2706:2706))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1127:1127:1127))
        (PORT datab (817:817:817) (782:782:782))
        (PORT datac (1095:1095:1095) (1008:1008:1008))
        (PORT datad (1300:1300:1300) (1218:1218:1218))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (976:976:976))
        (PORT datab (1200:1200:1200) (1108:1108:1108))
        (PORT datad (1535:1535:1535) (1488:1488:1488))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT asdata (1269:1269:1269) (1206:1206:1206))
        (PORT clrn (2382:2382:2382) (2331:2331:2331))
        (PORT ena (1724:1724:1724) (1806:1806:1806))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (479:479:479))
        (PORT datad (877:877:877) (810:810:810))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT asdata (706:706:706) (724:724:724))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (PORT ena (1110:1110:1110) (1055:1055:1055))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (927:927:927))
        (PORT datab (1591:1591:1591) (1440:1440:1440))
        (PORT datad (908:908:908) (867:867:867))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (704:704:704))
        (PORT datab (283:283:283) (312:312:312))
        (PORT datac (1521:1521:1521) (1446:1446:1446))
        (PORT datad (836:836:836) (791:791:791))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle_nxt\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (285:285:285))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2877:2877:2877) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle_nxt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (445:445:445))
        (PORT datad (251:251:251) (279:279:279))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2877:2877:2877) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (1902:1902:1902))
        (PORT datab (351:351:351) (440:440:440))
        (PORT datac (1181:1181:1181) (1128:1128:1128))
        (PORT datad (299:299:299) (372:372:372))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (1902:1902:1902))
        (PORT datab (293:293:293) (324:324:324))
        (PORT datad (1473:1473:1473) (1350:1350:1350))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2877:2877:2877) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (843:843:843))
        (PORT datab (1308:1308:1308) (1239:1239:1239))
        (PORT datac (1447:1447:1447) (1454:1454:1454))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_ld_signed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1627:1627:1627))
        (PORT datac (1641:1641:1641) (1613:1613:1613))
        (PORT datad (2061:2061:2061) (1970:1970:1970))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_ld_signed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_fill_bit\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (592:592:592))
        (PORT datac (1128:1128:1128) (1106:1106:1106))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (815:815:815))
        (PORT datab (1080:1080:1080) (1115:1115:1115))
        (PORT datad (305:305:305) (342:342:342))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (804:804:804))
        (PORT datab (1830:1830:1830) (1724:1724:1724))
        (PORT datad (1367:1367:1367) (1218:1218:1218))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1160:1160:1160))
        (PORT datab (787:787:787) (716:716:716))
        (PORT datac (482:482:482) (455:455:455))
        (PORT datad (1034:1034:1034) (1065:1065:1065))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (1971:1971:1971))
        (PORT datab (1305:1305:1305) (1266:1266:1266))
        (PORT datac (2472:2472:2472) (2345:2345:2345))
        (PORT datad (1297:1297:1297) (1242:1242:1242))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1253:1253:1253))
        (PORT datab (1676:1676:1676) (1631:1631:1631))
        (PORT datac (1286:1286:1286) (1257:1257:1257))
        (PORT datad (1483:1483:1483) (1370:1370:1370))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (1970:1970:1970))
        (PORT datab (1358:1358:1358) (1291:1291:1291))
        (PORT datac (1679:1679:1679) (1626:1626:1626))
        (PORT datad (2196:2196:2196) (2098:2098:2098))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (761:761:761))
        (PORT datab (1283:1283:1283) (1221:1221:1221))
        (PORT datac (2475:2475:2475) (2348:2348:2348))
        (PORT datad (1299:1299:1299) (1246:1246:1246))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1254:1254:1254))
        (PORT datab (1217:1217:1217) (1200:1200:1200))
        (PORT datac (1286:1286:1286) (1258:1258:1258))
        (PORT datad (787:787:787) (726:726:726))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (565:565:565))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (462:462:462) (443:443:443))
        (PORT datad (449:449:449) (427:427:427))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (764:764:764))
        (PORT datab (295:295:295) (332:332:332))
        (PORT datac (1202:1202:1202) (1123:1123:1123))
        (PORT datad (265:265:265) (283:283:283))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_retaddr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2402:2402:2402))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1560:1560:1560))
        (PORT datab (1146:1146:1146) (1108:1108:1108))
        (PORT datac (293:293:293) (370:370:370))
        (PORT datad (1200:1200:1200) (1162:1162:1162))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_rot\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1472:1472:1472) (1484:1484:1484))
        (PORT datad (577:577:577) (625:625:625))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1625:1625:1625))
        (PORT datad (300:300:300) (372:372:372))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1439:1439:1439))
        (PORT datab (988:988:988) (1011:1011:1011))
        (PORT datac (1759:1759:1759) (1663:1663:1663))
        (PORT datad (1660:1660:1660) (1601:1601:1601))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1815:1815:1815) (1732:1732:1732))
        (PORT datac (928:928:928) (927:927:927))
        (PORT datad (300:300:300) (373:373:373))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3515w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (356:356:356))
        (PORT datab (1202:1202:1202) (1116:1116:1116))
        (PORT datad (1335:1335:1335) (1284:1284:1284))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1829:1829:1829) (1788:1788:1788))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT sload (1708:1708:1708) (1773:1773:1773))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1220:1220:1220))
        (PORT datac (1508:1508:1508) (1464:1464:1464))
        (PORT datad (1237:1237:1237) (1182:1182:1182))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2143:2143:2143))
        (PORT datad (1131:1131:1131) (1050:1050:1050))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (448:448:448))
        (PORT datab (1307:1307:1307) (1255:1255:1255))
        (PORT datad (313:313:313) (397:397:397))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2403:2403:2403) (2270:2270:2270))
        (PORT clrn (2394:2394:2394) (2344:2344:2344))
        (PORT sload (2097:2097:2097) (2128:2128:2128))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1349:1349:1349))
        (PORT datab (355:355:355) (438:438:438))
        (PORT datad (312:312:312) (389:389:389))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (IOPATH dataa combout (471:471:471) (472:472:472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1035:1035:1035))
        (PORT datab (1277:1277:1277) (1338:1338:1338))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_unsigned_lo_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1885:1885:1885))
        (PORT datab (952:952:952) (974:974:974))
        (PORT datac (504:504:504) (485:485:485))
        (PORT datad (272:272:272) (296:296:296))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (342:342:342))
        (PORT datac (1918:1918:1918) (1838:1838:1838))
        (PORT datad (910:910:910) (929:929:929))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_unsigned_lo_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1532:1532:1532))
        (PORT datab (839:839:839) (763:763:763))
        (PORT datac (771:771:771) (711:711:711))
        (PORT datad (815:815:815) (736:736:736))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_unsigned_lo_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1558:1558:1558) (1457:1457:1457))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_hi_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2148:2148:2148) (2099:2099:2099))
        (PORT datab (1379:1379:1379) (1336:1336:1336))
        (PORT datac (1735:1735:1735) (1700:1700:1700))
        (PORT datad (1642:1642:1642) (1583:1583:1583))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_hi_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1001:1001:1001))
        (PORT datac (485:485:485) (462:462:462))
        (PORT datad (983:983:983) (997:997:997))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_hi_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1657:1657:1657) (1611:1611:1611))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (PORT sclr (930:930:930) (992:992:992))
        (PORT sload (1746:1746:1746) (1789:1789:1789))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1290:1290:1290))
        (PORT datab (1610:1610:1610) (1457:1457:1457))
        (PORT datac (1252:1252:1252) (1194:1194:1194))
        (PORT datad (1138:1138:1138) (1051:1051:1051))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT asdata (1737:1737:1737) (1692:1692:1692))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (804:804:804))
        (PORT datab (3152:3152:3152) (2916:2916:2916))
        (PORT datad (1771:1771:1771) (1678:1678:1678))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (595:595:595))
        (PORT datab (1085:1085:1085) (1121:1121:1121))
        (PORT datac (1134:1134:1134) (1112:1112:1112))
        (PORT datad (837:837:837) (783:783:783))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT ena (1686:1686:1686) (1702:1702:1702))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1463:1463:1463))
        (PORT d[1] (1538:1538:1538) (1415:1415:1415))
        (PORT d[2] (2206:2206:2206) (2129:2129:2129))
        (PORT d[3] (1655:1655:1655) (1554:1554:1554))
        (PORT d[4] (1633:1633:1633) (1514:1514:1514))
        (PORT d[5] (1665:1665:1665) (1541:1541:1541))
        (PORT d[6] (1544:1544:1544) (1404:1404:1404))
        (PORT d[7] (1553:1553:1553) (1435:1435:1435))
        (PORT d[8] (1911:1911:1911) (1725:1725:1725))
        (PORT d[9] (1573:1573:1573) (1447:1447:1447))
        (PORT d[10] (1644:1644:1644) (1551:1551:1551))
        (PORT d[11] (1567:1567:1567) (1424:1424:1424))
        (PORT d[12] (2205:2205:2205) (2093:2093:2093))
        (PORT d[13] (1675:1675:1675) (1565:1565:1565))
        (PORT d[14] (1656:1656:1656) (1526:1526:1526))
        (PORT d[15] (1548:1548:1548) (1423:1423:1423))
        (PORT d[16] (1581:1581:1581) (1442:1442:1442))
        (PORT d[17] (1240:1240:1240) (1167:1167:1167))
        (PORT d[18] (1626:1626:1626) (1514:1514:1514))
        (PORT d[19] (1345:1345:1345) (1271:1271:1271))
        (PORT d[20] (1302:1302:1302) (1215:1215:1215))
        (PORT d[21] (1931:1931:1931) (1803:1803:1803))
        (PORT d[22] (1287:1287:1287) (1206:1206:1206))
        (PORT d[23] (1280:1280:1280) (1205:1205:1205))
        (PORT d[24] (1278:1278:1278) (1198:1198:1198))
        (PORT d[25] (1298:1298:1298) (1222:1222:1222))
        (PORT d[26] (1698:1698:1698) (1582:1582:1582))
        (PORT d[27] (1605:1605:1605) (1468:1468:1468))
        (PORT d[28] (1590:1590:1590) (1446:1446:1446))
        (PORT d[29] (1232:1232:1232) (1158:1158:1158))
        (PORT d[30] (1322:1322:1322) (1235:1235:1235))
        (PORT d[31] (1676:1676:1676) (1567:1567:1567))
        (PORT clk (2815:2815:2815) (2834:2834:2834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1253:1253:1253))
        (PORT d[1] (1323:1323:1323) (1298:1298:1298))
        (PORT d[2] (1273:1273:1273) (1209:1209:1209))
        (PORT d[3] (893:893:893) (871:871:871))
        (PORT d[4] (1258:1258:1258) (1195:1195:1195))
        (PORT clk (2811:2811:2811) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2315:2315:2315))
        (PORT clk (2811:2811:2811) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1325:1325:1325))
        (PORT d[1] (1626:1626:1626) (1563:1563:1563))
        (PORT d[2] (2015:2015:2015) (1896:1896:1896))
        (PORT d[3] (1322:1322:1322) (1256:1256:1256))
        (PORT d[4] (1282:1282:1282) (1215:1215:1215))
        (PORT clk (2813:2813:2813) (2831:2831:2831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[31\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1111:1111:1111))
        (PORT datab (934:934:934) (919:919:919))
        (PORT datac (1120:1120:1120) (983:983:983))
        (PORT datad (1246:1246:1246) (1198:1198:1198))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2391:2391:2391) (2342:2342:2342))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1449:1449:1449))
        (PORT d[1] (1524:1524:1524) (1400:1400:1400))
        (PORT d[2] (1771:1771:1771) (1733:1733:1733))
        (PORT d[3] (1634:1634:1634) (1538:1538:1538))
        (PORT d[4] (1622:1622:1622) (1502:1502:1502))
        (PORT d[5] (2331:2331:2331) (2132:2132:2132))
        (PORT d[6] (1538:1538:1538) (1397:1397:1397))
        (PORT d[7] (2330:2330:2330) (2134:2134:2134))
        (PORT d[8] (1822:1822:1822) (1641:1641:1641))
        (PORT d[9] (1530:1530:1530) (1411:1411:1411))
        (PORT d[10] (1637:1637:1637) (1539:1539:1539))
        (PORT d[11] (1513:1513:1513) (1391:1391:1391))
        (PORT d[12] (2248:2248:2248) (2134:2134:2134))
        (PORT d[13] (1671:1671:1671) (1552:1552:1552))
        (PORT d[14] (1608:1608:1608) (1480:1480:1480))
        (PORT d[15] (1551:1551:1551) (1410:1410:1410))
        (PORT d[16] (1877:1877:1877) (1735:1735:1735))
        (PORT d[17] (1250:1250:1250) (1178:1178:1178))
        (PORT d[18] (2425:2425:2425) (2232:2232:2232))
        (PORT d[19] (1719:1719:1719) (1609:1609:1609))
        (PORT d[20] (1308:1308:1308) (1219:1219:1219))
        (PORT d[21] (1293:1293:1293) (1212:1212:1212))
        (PORT d[22] (1271:1271:1271) (1198:1198:1198))
        (PORT d[23] (1935:1935:1935) (1769:1769:1769))
        (PORT d[24] (1279:1279:1279) (1202:1202:1202))
        (PORT d[25] (1321:1321:1321) (1240:1240:1240))
        (PORT d[26] (1301:1301:1301) (1206:1206:1206))
        (PORT d[27] (1956:1956:1956) (1814:1814:1814))
        (PORT d[28] (1542:1542:1542) (1404:1404:1404))
        (PORT d[29] (1243:1243:1243) (1170:1170:1170))
        (PORT d[30] (1289:1289:1289) (1207:1207:1207))
        (PORT d[31] (1241:1241:1241) (1164:1164:1164))
        (PORT clk (2812:2812:2812) (2831:2831:2831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (893:893:893))
        (PORT d[1] (1653:1653:1653) (1584:1584:1584))
        (PORT d[2] (1584:1584:1584) (1499:1499:1499))
        (PORT d[3] (995:995:995) (997:997:997))
        (PORT d[4] (862:862:862) (846:846:846))
        (PORT clk (2808:2808:2808) (2826:2826:2826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (2705:2705:2705))
        (PORT clk (2808:2808:2808) (2826:2826:2826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1300:1300:1300))
        (PORT d[1] (1667:1667:1667) (1604:1604:1604))
        (PORT d[2] (1620:1620:1620) (1564:1564:1564))
        (PORT d[3] (1323:1323:1323) (1256:1256:1256))
        (PORT d[4] (1601:1601:1601) (1515:1515:1515))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (868:868:868))
        (PORT datab (1205:1205:1205) (1061:1061:1061))
        (PORT datac (946:946:946) (938:938:938))
        (PORT datad (1239:1239:1239) (1297:1297:1297))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datac (1558:1558:1558) (1457:1457:1457))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[31\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (649:649:649))
        (PORT datab (1700:1700:1700) (1659:1659:1659))
        (PORT datac (919:919:919) (911:911:911))
        (PORT datad (2049:2049:2049) (2009:2009:2009))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1230:1230:1230))
        (PORT datac (1473:1473:1473) (1486:1486:1486))
        (PORT datad (577:577:577) (625:625:625))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (912:912:912))
        (PORT datab (1241:1241:1241) (1203:1203:1203))
        (PORT datac (1502:1502:1502) (1370:1370:1370))
        (PORT datad (1455:1455:1455) (1332:1332:1332))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (993:993:993))
        (PORT datab (1038:1038:1038) (1039:1039:1039))
        (PORT datac (1236:1236:1236) (1198:1198:1198))
        (PORT datad (550:550:550) (543:543:543))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1483:1483:1483) (1444:1444:1444))
        (PORT datac (1314:1314:1314) (1327:1327:1327))
        (PORT datad (1242:1242:1242) (1200:1200:1200))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2069:2069:2069))
        (PORT datab (964:964:964) (941:941:941))
        (PORT datac (254:254:254) (291:291:291))
        (PORT datad (1826:1826:1826) (1772:1772:1772))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (1949:1949:1949))
        (PORT datab (1379:1379:1379) (1311:1311:1311))
        (PORT datac (1665:1665:1665) (1613:1613:1613))
        (PORT datad (2093:2093:2093) (2018:2018:2018))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1308:1308:1308) (1276:1276:1276))
        (PORT datad (866:866:866) (818:818:818))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (853:853:853))
        (PORT datab (284:284:284) (315:315:315))
        (PORT datac (238:238:238) (264:264:264))
        (PORT datad (1591:1591:1591) (1505:1505:1505))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2396:2396:2396))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1643:1643:1643) (1547:1547:1547))
        (PORT datad (1155:1155:1155) (1176:1176:1176))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (1957:1957:1957))
        (PORT datad (318:318:318) (387:387:387))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[28\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1357:1357:1357))
        (PORT datab (1405:1405:1405) (1339:1339:1339))
        (PORT datac (472:472:472) (453:453:453))
        (PORT datad (1371:1371:1371) (1346:1346:1346))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[28\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1036:1036:1036))
        (PORT datab (965:965:965) (972:972:972))
        (PORT datad (1320:1320:1320) (1324:1324:1324))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1756:1756:1756) (1716:1716:1716))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (PORT sclr (1568:1568:1568) (1566:1566:1566))
        (PORT sload (1734:1734:1734) (1805:1805:1805))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[27\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1045:1045:1045))
        (PORT datab (963:963:963) (969:969:969))
        (PORT datad (1325:1325:1325) (1330:1330:1330))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1578:1578:1578) (1513:1513:1513))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (382:382:382))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1391:1391:1391) (1366:1366:1366))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (385:385:385))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1391:1391:1391) (1366:1366:1366))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|break_on_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1286:1286:1286))
        (PORT datad (1612:1612:1612) (1541:1541:1541))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|break_on_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1757:1757:1757) (1759:1759:1759))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (436:436:436))
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1255:1255:1255))
        (PORT datab (1300:1300:1300) (1266:1266:1266))
        (PORT datac (1771:1771:1771) (1709:1709:1709))
        (PORT datad (1366:1366:1366) (1331:1331:1331))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2130:2130:2130) (2021:2021:2021))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|cfgrom_readdata\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (497:497:497))
        (PORT datac (363:363:363) (467:467:467))
        (PORT datad (999:999:999) (997:997:997))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (1953:1953:1953))
        (PORT datab (548:548:548) (509:509:509))
        (PORT datad (869:869:869) (810:810:810))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (550:550:550))
        (PORT datad (482:482:482) (457:457:457))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2705:2705:2705) (2510:2510:2510))
        (PORT sload (2068:2068:2068) (2042:2042:2042))
        (PORT ena (1668:1668:1668) (1561:1561:1561))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1745:1745:1745))
        (PORT datab (333:333:333) (409:409:409))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1437:1437:1437))
        (PORT datab (989:989:989) (1013:1013:1013))
        (PORT datac (1758:1758:1758) (1661:1661:1661))
        (PORT datad (1663:1663:1663) (1605:1605:1605))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1050:1050:1050))
        (PORT datac (1336:1336:1336) (1322:1322:1322))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2025:2025:2025) (1913:1913:1913))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (818:818:818) (806:806:806))
        (PORT datad (1257:1257:1257) (1225:1225:1225))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1918:1918:1918) (1781:1781:1781))
        (PORT datad (1256:1256:1256) (1223:1223:1223))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (454:454:454))
        (PORT datad (903:903:903) (902:902:902))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1976:1976:1976) (1848:1848:1848))
        (PORT datad (2138:2138:2138) (2059:2059:2059))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (496:496:496))
        (PORT datac (363:363:363) (467:467:467))
        (PORT datad (998:998:998) (996:996:996))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2079:2079:2079) (1989:1989:1989))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1294:1294:1294) (1303:1303:1303))
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[18\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (986:986:986) (970:970:970))
        (PORT datac (1164:1164:1164) (1144:1144:1144))
        (PORT datad (293:293:293) (363:363:363))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[19\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1448:1448:1448))
        (PORT datab (1931:1931:1931) (1747:1747:1747))
        (PORT datac (1196:1196:1196) (1234:1234:1234))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (437:437:437))
        (PORT datad (2423:2423:2423) (2292:2292:2292))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[19\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (426:426:426))
        (PORT datac (1671:1671:1671) (1580:1580:1580))
        (PORT datad (3477:3477:3477) (3237:3237:3237))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2462:2462:2462) (2333:2333:2333))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[20\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1523:1523:1523))
        (PORT datac (1494:1494:1494) (1425:1425:1425))
        (PORT datad (305:305:305) (382:382:382))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (428:428:428))
        (PORT datac (1395:1395:1395) (1387:1387:1387))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2412:2412:2412))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2948:2948:2948) (2788:2788:2788))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[22\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3516:3516:3516) (3279:3279:3279))
        (PORT datac (1561:1561:1561) (1479:1479:1479))
        (PORT datad (1936:1936:1936) (1814:1814:1814))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[23\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1708:1708:1708))
        (PORT datab (1491:1491:1491) (1360:1360:1360))
        (PORT datac (621:621:621) (670:670:670))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2200:2200:2200) (2110:2110:2110))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[23\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1464:1464:1464))
        (PORT datac (1498:1498:1498) (1429:1429:1429))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1450:1450:1450))
        (PORT datac (911:911:911) (906:906:906))
        (PORT datad (966:966:966) (995:995:995))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1591:1591:1591))
        (PORT datad (294:294:294) (363:363:363))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (907:907:907))
        (PORT d[1] (974:974:974) (902:902:902))
        (PORT d[2] (1302:1302:1302) (1217:1217:1217))
        (PORT d[3] (1298:1298:1298) (1217:1217:1217))
        (PORT d[4] (1242:1242:1242) (1150:1150:1150))
        (PORT d[5] (981:981:981) (923:923:923))
        (PORT d[6] (924:924:924) (871:871:871))
        (PORT d[7] (1544:1544:1544) (1411:1411:1411))
        (PORT d[9] (1493:1493:1493) (1350:1350:1350))
        (PORT d[10] (1202:1202:1202) (1064:1064:1064))
        (PORT d[11] (1289:1289:1289) (1180:1180:1180))
        (PORT d[12] (1577:1577:1577) (1409:1409:1409))
        (PORT d[13] (874:874:874) (807:807:807))
        (PORT d[14] (1252:1252:1252) (1147:1147:1147))
        (PORT d[15] (1231:1231:1231) (1137:1137:1137))
        (PORT d[16] (888:888:888) (825:825:825))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (2252:2252:2252) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (855:855:855))
        (PORT d[1] (884:884:884) (825:825:825))
        (PORT d[2] (922:922:922) (855:855:855))
        (PORT d[3] (894:894:894) (839:839:839))
        (PORT d[4] (893:893:893) (843:843:843))
        (PORT d[5] (1349:1349:1349) (1249:1249:1249))
        (PORT d[6] (1337:1337:1337) (1245:1245:1245))
        (PORT d[7] (1316:1316:1316) (1230:1230:1230))
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT ena (2247:2247:2247) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1446:1446:1446))
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT ena (2247:2247:2247) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1193:1193:1193))
        (PORT d[1] (888:888:888) (815:815:815))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (2252:2252:2252) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT d[0] (2252:2252:2252) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (907:907:907))
        (PORT datab (1297:1297:1297) (1278:1278:1278))
        (PORT datac (903:903:903) (911:911:911))
        (PORT datad (893:893:893) (829:829:829))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1961:1961:1961) (1838:1838:1838))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[21\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1353:1353:1353))
        (PORT datac (1502:1502:1502) (1415:1415:1415))
        (PORT datad (302:302:302) (379:379:379))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1371:1371:1371))
        (PORT datab (933:933:933) (926:926:926))
        (PORT datac (1749:1749:1749) (1647:1647:1647))
        (PORT datad (1165:1165:1165) (1080:1080:1080))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2625:2625:2625) (2425:2425:2425))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2348:2348:2348) (2241:2241:2241))
        (PORT datad (306:306:306) (380:380:380))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[17\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1296:1296:1296) (1260:1260:1260))
        (PORT datac (302:302:302) (384:384:384))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1550:1550:1550))
        (PORT datab (1283:1283:1283) (1215:1215:1215))
        (PORT datac (1566:1566:1566) (1436:1436:1436))
        (PORT datad (1976:1976:1976) (1795:1795:1795))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2613:2613:2613) (2428:2428:2428))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[16\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1236:1236:1236))
        (PORT datac (293:293:293) (371:371:371))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.000\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2346:2346:2346))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1645:1645:1645) (1557:1557:1557))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (950:950:950))
        (PORT datab (4555:4555:4555) (4704:4704:4704))
        (PORT datad (1291:1291:1291) (1256:1256:1256))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (338:338:338))
        (PORT datab (637:637:637) (650:650:650))
        (PORT datac (294:294:294) (371:371:371))
        (PORT datad (1114:1114:1114) (1023:1023:1023))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1326:1326:1326) (1245:1245:1245))
        (PORT sload (1596:1596:1596) (1697:1697:1697))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (323:323:323) (393:393:393))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2351:2351:2351))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1821:1821:1821) (1797:1797:1797))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1034:1034:1034))
        (PORT datab (946:946:946) (918:918:918))
        (PORT datac (1789:1789:1789) (1737:1737:1737))
        (PORT datad (1228:1228:1228) (1200:1200:1200))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1021:1021:1021) (1068:1068:1068))
        (PORT datac (1317:1317:1317) (1290:1290:1290))
        (PORT datad (1258:1258:1258) (1214:1214:1214))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1653:1653:1653))
        (PORT datab (1400:1400:1400) (1394:1394:1394))
        (PORT datac (799:799:799) (740:740:740))
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1284:1284:1284))
        (PORT datab (1432:1432:1432) (1448:1448:1448))
        (PORT datac (983:983:983) (1004:1004:1004))
        (PORT datad (1247:1247:1247) (1218:1218:1218))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2078:2078:2078) (1949:1949:1949))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1292:1292:1292) (1257:1257:1257))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2351:2351:2351))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1821:1821:1821) (1797:1797:1797))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1611:1611:1611))
        (PORT datab (1432:1432:1432) (1385:1385:1385))
        (PORT datac (1765:1765:1765) (1702:1702:1702))
        (PORT datad (1566:1566:1566) (1445:1445:1445))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2130:2130:2130) (2021:2021:2021))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1018:1018:1018) (1064:1064:1064))
        (PORT datac (1304:1304:1304) (1273:1273:1273))
        (PORT datad (1318:1318:1318) (1280:1280:1280))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1653:1653:1653))
        (PORT datab (879:879:879) (813:813:813))
        (PORT datac (1295:1295:1295) (1266:1266:1266))
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2078:2078:2078) (1949:1949:1949))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1268:1268:1268) (1234:1234:1234))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2351:2351:2351))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1821:1821:1821) (1797:1797:1797))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1034:1034:1034))
        (PORT datab (947:947:947) (919:919:919))
        (PORT datac (1788:1788:1788) (1736:1736:1736))
        (PORT datad (1265:1265:1265) (1222:1222:1222))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (978:978:978))
        (PORT datab (1361:1361:1361) (1336:1336:1336))
        (PORT datad (882:882:882) (871:871:871))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (1401:1401:1401) (1394:1394:1394))
        (PORT datac (1586:1586:1586) (1482:1482:1482))
        (PORT datad (306:306:306) (380:380:380))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2078:2078:2078) (1949:1949:1949))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2367:2367:2367))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2139:2139:2139) (2071:2071:2071))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1246:1246:1246))
        (PORT datab (1351:1351:1351) (1329:1329:1329))
        (PORT datac (959:959:959) (956:956:956))
        (PORT datad (2162:2162:2162) (2067:2067:2067))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2099:2099:2099) (2011:2011:2011))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1362:1362:1362) (1337:1337:1337))
        (PORT datac (942:942:942) (933:933:933))
        (PORT datad (518:518:518) (544:544:544))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1651:1651:1651))
        (PORT datab (1405:1405:1405) (1399:1399:1399))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2078:2078:2078) (1949:1949:1949))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (376:376:376))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2367:2367:2367))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2139:2139:2139) (2071:2071:2071))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1036:1036:1036))
        (PORT datab (941:941:941) (911:911:911))
        (PORT datac (1794:1794:1794) (1744:1744:1744))
        (PORT datad (903:903:903) (901:901:901))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1359:1359:1359) (1334:1334:1334))
        (PORT datac (898:898:898) (894:894:894))
        (PORT datad (922:922:922) (922:922:922))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1652:1652:1652))
        (PORT datab (1404:1404:1404) (1398:1398:1398))
        (PORT datac (238:238:238) (265:265:265))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2078:2078:2078) (1949:1949:1949))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2367:2367:2367))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2139:2139:2139) (2071:2071:2071))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1247:1247:1247))
        (PORT datab (1346:1346:1346) (1322:1322:1322))
        (PORT datac (902:902:902) (914:914:914))
        (PORT datad (2158:2158:2158) (2063:2063:2063))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2099:2099:2099) (2011:2011:2011))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1275:1275:1275))
        (PORT datab (1028:1028:1028) (1075:1075:1075))
        (PORT datac (1363:1363:1363) (1332:1332:1332))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1652:1652:1652))
        (PORT datab (1403:1403:1403) (1397:1397:1397))
        (PORT datac (791:791:791) (728:728:728))
        (PORT datad (869:869:869) (866:866:866))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2340:2340:2340))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2078:2078:2078) (1949:1949:1949))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2367:2367:2367))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2139:2139:2139) (2071:2071:2071))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1033:1033:1033))
        (PORT datab (949:949:949) (921:921:921))
        (PORT datac (1786:1786:1786) (1734:1734:1734))
        (PORT datad (943:943:943) (930:930:930))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1243:1243:1243))
        (PORT datab (1035:1035:1035) (1044:1044:1044))
        (PORT datac (1254:1254:1254) (1214:1214:1214))
        (PORT datad (981:981:981) (1025:1025:1025))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (911:911:911))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2346:2346:2346))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1723:1723:1723) (1679:1679:1679))
        (PORT sload (2783:2783:2783) (2688:2688:2688))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (549:549:549) (572:572:572))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1246:1246:1246))
        (PORT datab (2224:2224:2224) (2117:2117:2117))
        (PORT datac (1531:1531:1531) (1448:1448:1448))
        (PORT datad (1309:1309:1309) (1286:1286:1286))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2099:2099:2099) (2011:2011:2011))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (921:921:921))
        (PORT datab (1459:1459:1459) (1429:1429:1429))
        (PORT datad (1865:1865:1865) (1804:1804:1804))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (1358:1358:1358) (1367:1367:1367))
        (PORT datac (1256:1256:1256) (1201:1201:1201))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2345:2345:2345))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1993:1993:1993) (1871:1871:1871))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1152:1152:1152) (1117:1117:1117))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1391:1391:1391) (1366:1366:1366))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1257:1257:1257))
        (PORT datab (1430:1430:1430) (1381:1381:1381))
        (PORT datac (1769:1769:1769) (1707:1707:1707))
        (PORT datad (1247:1247:1247) (1202:1202:1202))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2130:2130:2130) (2021:2021:2021))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2237:2237:2237))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (1884:1884:1884))
        (PORT datab (1285:1285:1285) (1231:1231:1231))
        (PORT datac (1750:1750:1750) (1649:1649:1649))
        (PORT datad (1163:1163:1163) (1033:1033:1033))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2625:2625:2625) (2425:2425:2425))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[25\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (409:409:409))
        (PORT datac (1244:1244:1244) (1220:1220:1220))
        (PORT datad (301:301:301) (374:374:374))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1333:1333:1333) (1337:1337:1337))
        (PORT datac (302:302:302) (386:386:386))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[26\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (410:410:410))
        (PORT datac (1161:1161:1161) (1140:1140:1140))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (478:478:478))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1948:1948:1948) (1794:1794:1794))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (PORT sload (1418:1418:1418) (1529:1529:1529))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2201:2201:2201) (2111:2111:2111))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2197:2197:2197) (2106:2106:2106))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (787:787:787))
        (PORT datab (1722:1722:1722) (1601:1601:1601))
        (PORT datac (1003:1003:1003) (987:987:987))
        (PORT datad (953:953:953) (948:948:948))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2608:2608:2608) (2401:2401:2401))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1527:1527:1527))
        (PORT datac (1497:1497:1497) (1428:1428:1428))
        (PORT datad (304:304:304) (380:380:380))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1395:1395:1395) (1386:1386:1386))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2412:2412:2412))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (497:497:497))
        (PORT datac (362:362:362) (466:466:466))
        (PORT datad (1000:1000:1000) (998:998:998))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1771:1771:1771))
        (PORT datab (1659:1659:1659) (1587:1587:1587))
        (PORT datad (789:789:789) (738:738:738))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1335:1335:1335) (1318:1318:1318))
        (PORT sload (1677:1677:1677) (1706:1706:1706))
        (PORT ena (1625:1625:1625) (1519:1519:1519))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[29\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3555:3555:3555) (3287:3287:3287))
        (PORT datac (1677:1677:1677) (1588:1588:1588))
        (PORT datad (322:322:322) (392:392:392))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (521:521:521))
        (IOPATH datab combout (472:472:472) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1970:1970:1970) (1810:1810:1810))
        (PORT clrn (2396:2396:2396) (2343:2343:2343))
        (PORT sload (1967:1967:1967) (2064:2064:2064))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2950:2950:2950) (2791:2791:2791))
        (PORT datad (308:308:308) (383:383:383))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[30\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2023:2023:2023) (1898:1898:1898))
        (PORT datab (3929:3929:3929) (3664:3664:3664))
        (PORT datad (895:895:895) (892:892:892))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1975:1975:1975) (1897:1897:1897))
        (PORT datad (1594:1594:1594) (1529:1529:1529))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1222:1222:1222))
        (PORT datab (333:333:333) (409:409:409))
        (PORT datad (302:302:302) (374:374:374))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1047:1047:1047))
        (PORT datac (1335:1335:1335) (1321:1321:1321))
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2022:2022:2022) (1909:1909:1909))
        (PORT datad (293:293:293) (363:363:363))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (842:842:842))
        (PORT d[1] (532:532:532) (499:499:499))
        (PORT d[2] (1279:1279:1279) (1179:1179:1179))
        (PORT d[3] (1237:1237:1237) (1161:1161:1161))
        (PORT d[4] (916:916:916) (855:855:855))
        (PORT d[5] (913:913:913) (855:855:855))
        (PORT d[6] (1601:1601:1601) (1479:1479:1479))
        (PORT d[7] (831:831:831) (747:747:747))
        (PORT d[9] (1259:1259:1259) (1166:1166:1166))
        (PORT d[10] (1229:1229:1229) (1100:1100:1100))
        (PORT d[11] (1243:1243:1243) (1133:1133:1133))
        (PORT d[12] (948:948:948) (854:854:854))
        (PORT d[13] (934:934:934) (867:867:867))
        (PORT d[14] (1298:1298:1298) (1209:1209:1209))
        (PORT d[15] (925:925:925) (873:873:873))
        (PORT d[16] (849:849:849) (770:770:770))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (2252:2252:2252) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (855:855:855))
        (PORT d[1] (884:884:884) (825:825:825))
        (PORT d[2] (922:922:922) (855:855:855))
        (PORT d[3] (894:894:894) (839:839:839))
        (PORT d[4] (893:893:893) (843:843:843))
        (PORT d[5] (1349:1349:1349) (1249:1249:1249))
        (PORT d[6] (1337:1337:1337) (1245:1245:1245))
        (PORT d[7] (1316:1316:1316) (1230:1230:1230))
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT ena (2247:2247:2247) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1446:1446:1446))
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT ena (2247:2247:2247) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (802:802:802))
        (PORT d[1] (1221:1221:1221) (1133:1133:1133))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (2252:2252:2252) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT d[0] (2252:2252:2252) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (907:907:907))
        (PORT datab (1301:1301:1301) (1283:1283:1283))
        (PORT datac (1188:1188:1188) (1153:1153:1153))
        (PORT datad (1155:1155:1155) (1046:1046:1046))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1961:1961:1961) (1838:1838:1838))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1236:1236:1236) (1183:1183:1183))
        (PORT datac (1502:1502:1502) (1415:1415:1415))
        (PORT datad (305:305:305) (382:382:382))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|cfgrom_readdata\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (466:466:466))
        (PORT datad (1001:1001:1001) (999:999:999))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (1953:1953:1953))
        (PORT datab (926:926:926) (858:858:858))
        (PORT datad (448:448:448) (421:421:421))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1840:1840:1840) (1794:1794:1794))
        (PORT datab (942:942:942) (913:913:913))
        (PORT datac (938:938:938) (983:983:983))
        (PORT datad (895:895:895) (876:876:876))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1462:1462:1462) (1433:1433:1433))
        (PORT datac (912:912:912) (902:902:902))
        (PORT datad (497:497:497) (524:524:524))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1256:1256:1256))
        (PORT datab (997:997:997) (978:978:978))
        (PORT datac (1770:1770:1770) (1708:1708:1708))
        (PORT datad (1367:1367:1367) (1332:1332:1332))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2130:2130:2130) (2021:2021:2021))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1247:1247:1247))
        (PORT datab (1342:1342:1342) (1318:1318:1318))
        (PORT datac (912:912:912) (915:915:915))
        (PORT datad (2155:2155:2155) (2059:2059:2059))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2099:2099:2099) (2011:2011:2011))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (432:432:432))
        (PORT datab (2103:2103:2103) (1985:1985:1985))
        (PORT datad (294:294:294) (363:363:363))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (841:841:841))
        (PORT datab (1362:1362:1362) (1372:1372:1372))
        (PORT datac (1254:1254:1254) (1199:1199:1199))
        (PORT datad (1360:1360:1360) (1299:1299:1299))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2345:2345:2345))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1993:1993:1993) (1871:1871:1871))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1263:1263:1263) (1230:1230:1230))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (896:896:896))
        (PORT datab (1656:1656:1656) (1584:1584:1584))
        (PORT datac (907:907:907) (901:901:901))
        (PORT datad (890:890:890) (833:833:833))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1625:1625:1625) (1519:1519:1519))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1745:1745:1745))
        (PORT datab (334:334:334) (411:411:411))
        (PORT datad (895:895:895) (894:894:894))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (818:818:818))
        (PORT datab (1360:1360:1360) (1369:1369:1369))
        (PORT datac (1256:1256:1256) (1200:1200:1200))
        (PORT datad (305:305:305) (380:380:380))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2345:2345:2345))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1993:1993:1993) (1871:1871:1871))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (1363:1363:1363) (1374:1374:1374))
        (PORT datac (1254:1254:1254) (1198:1198:1198))
        (PORT datad (306:306:306) (379:379:379))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2345:2345:2345))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1993:1993:1993) (1871:1871:1871))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (381:381:381))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2372:2372:2372))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1815:1815:1815) (1762:1762:1762))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1409:1409:1409) (1394:1394:1394))
        (PORT sload (2068:2068:2068) (2042:2042:2042))
        (PORT ena (1668:1668:1668) (1561:1561:1561))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1744:1744:1744))
        (PORT datab (334:334:334) (411:411:411))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (787:787:787))
        (PORT datab (1361:1361:1361) (1371:1371:1371))
        (PORT datac (1255:1255:1255) (1199:1199:1199))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2345:2345:2345))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1993:1993:1993) (1871:1871:1871))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2372:2372:2372))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1815:1815:1815) (1762:1762:1762))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1033:1033:1033))
        (PORT datab (613:613:613) (622:622:622))
        (PORT datac (1787:1787:1787) (1735:1735:1735))
        (PORT datad (1621:1621:1621) (1514:1514:1514))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1464:1464:1464) (1435:1435:1435))
        (PORT datac (543:543:543) (561:561:561))
        (PORT datad (513:513:513) (534:534:534))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1300:1300:1300))
        (PORT datab (1302:1302:1302) (1241:1241:1241))
        (PORT datac (239:239:239) (266:266:266))
        (PORT datad (308:308:308) (382:382:382))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2345:2345:2345))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1993:1993:1993) (1871:1871:1871))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (380:380:380))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2372:2372:2372))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1815:1815:1815) (1762:1762:1762))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1375:1375:1375))
        (PORT datab (1284:1284:1284) (1179:1179:1179))
        (PORT datac (1619:1619:1619) (1537:1537:1537))
        (PORT datad (1785:1785:1785) (1733:1733:1733))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2298:2298:2298) (2151:2151:2151))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2360:2360:2360) (2221:2221:2221))
        (PORT datad (329:329:329) (406:406:406))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[7\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1571:1571:1571))
        (PORT datab (360:360:360) (437:437:437))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (893:893:893))
        (PORT datab (1374:1374:1374) (1251:1251:1251))
        (PORT datac (562:562:562) (583:583:583))
        (PORT datad (1735:1735:1735) (1643:1643:1643))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1625:1625:1625) (1519:1519:1519))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1623:1623:1623))
        (PORT datad (1216:1216:1216) (1173:1173:1173))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1244:1244:1244))
        (PORT datac (1162:1162:1162) (1106:1106:1106))
        (PORT datad (3887:3887:3887) (3621:3621:3621))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1075:1075:1075))
        (PORT datab (945:945:945) (875:875:875))
        (PORT datad (838:838:838) (779:779:779))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1704:1704:1704) (1650:1650:1650))
        (PORT sload (2829:2829:2829) (2726:2726:2726))
        (PORT ena (2049:2049:2049) (1930:1930:1930))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1546:1546:1546))
        (PORT datac (1364:1364:1364) (1333:1333:1333))
        (PORT datad (3887:3887:3887) (3620:3620:3620))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (880:880:880))
        (PORT datab (920:920:920) (845:845:845))
        (PORT datad (1014:1014:1014) (1018:1018:1018))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2000:2000:2000) (1908:1908:1908))
        (PORT sload (2829:2829:2829) (2726:2726:2726))
        (PORT ena (2049:2049:2049) (1930:1930:1930))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3581:3581:3581) (3323:3323:3323))
        (PORT datac (1265:1265:1265) (1234:1234:1234))
        (PORT datad (922:922:922) (921:921:921))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (899:899:899))
        (PORT datab (1647:1647:1647) (1475:1475:1475))
        (PORT datac (1612:1612:1612) (1543:1543:1543))
        (PORT datad (939:939:939) (925:925:925))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1625:1625:1625) (1519:1519:1519))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1588:1588:1588))
        (PORT datab (3581:3581:3581) (3323:3323:3323))
        (PORT datad (513:513:513) (539:539:539))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (882:882:882))
        (PORT datab (982:982:982) (903:903:903))
        (PORT datad (1012:1012:1012) (1016:1016:1016))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1365:1365:1365) (1369:1369:1369))
        (PORT sload (2829:2829:2829) (2726:2726:2726))
        (PORT ena (2049:2049:2049) (1930:1930:1930))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1666:1666:1666))
        (PORT datab (3581:3581:3581) (3323:3323:3323))
        (PORT datad (919:919:919) (922:922:922))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (898:898:898))
        (PORT datab (1278:1278:1278) (1198:1198:1198))
        (PORT datac (1613:1613:1613) (1543:1543:1543))
        (PORT datad (903:903:903) (901:901:901))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1625:1625:1625) (1519:1519:1519))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1600:1600:1600))
        (PORT datab (3928:3928:3928) (3661:3661:3661))
        (PORT datad (1317:1317:1317) (1278:1278:1278))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (932:932:932))
        (PORT datab (1724:1724:1724) (1603:1603:1603))
        (PORT datac (866:866:866) (813:813:813))
        (PORT datad (1200:1200:1200) (1139:1139:1139))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2608:2608:2608) (2401:2401:2401))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1658:1658:1658))
        (PORT datab (989:989:989) (951:951:951))
        (PORT datac (2069:2069:2069) (1944:1944:1944))
        (PORT datad (1747:1747:1747) (1653:1653:1653))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (423:423:423))
        (PORT datac (1348:1348:1348) (1333:1333:1333))
        (PORT datad (294:294:294) (364:364:364))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1219:1219:1219))
        (PORT datab (347:347:347) (427:427:427))
        (PORT datac (886:886:886) (830:830:830))
        (PORT datad (1533:1533:1533) (1449:1449:1449))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2354:2354:2354))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1977:1977:1977) (1847:1847:1847))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1221:1221:1221))
        (PORT datab (1593:1593:1593) (1494:1494:1494))
        (PORT datac (1198:1198:1198) (1124:1124:1124))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2354:2354:2354))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1977:1977:1977) (1847:1847:1847))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2380:2380:2380))
        (PORT asdata (771:771:771) (845:845:845))
        (PORT ena (1391:1391:1391) (1366:1366:1366))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1391:1391:1391) (1366:1366:1366))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1627:1627:1627) (1538:1538:1538))
        (PORT datad (321:321:321) (392:392:392))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1596:1596:1596) (1489:1489:1489))
        (PORT sload (1713:1713:1713) (1807:1807:1807))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|wait_for_one_post_bret_inst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (578:578:578))
        (PORT datab (1012:1012:1012) (1039:1039:1039))
        (PORT datad (1150:1150:1150) (1092:1092:1092))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|wait_for_one_post_bret_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2374:2374:2374) (2324:2324:2324))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_pending_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1011:1011:1011) (1038:1038:1038))
        (PORT datad (276:276:276) (311:311:311))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_pending\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2374:2374:2374) (2324:2324:2324))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_req\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1749:1749:1749))
        (PORT datab (336:336:336) (412:412:412))
        (PORT datac (1981:1981:1981) (1867:1867:1867))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1592:1592:1592) (1540:1540:1540))
        (PORT datad (1631:1631:1631) (1618:1618:1618))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1360:1360:1360) (1365:1365:1365))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT sload (1708:1708:1708) (1773:1773:1773))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1505:1505:1505))
        (PORT datab (1144:1144:1144) (1215:1215:1215))
        (PORT datac (845:845:845) (790:790:790))
        (PORT datad (1939:1939:1939) (1800:1800:1800))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2389:2389:2389))
        (PORT asdata (1958:1958:1958) (1876:1876:1876))
        (PORT clrn (2374:2374:2374) (2324:2324:2324))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1110:1110:1110))
        (PORT datab (944:944:944) (937:937:937))
        (PORT datac (499:499:499) (531:531:531))
        (PORT datad (1489:1489:1489) (1350:1350:1350))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (350:350:350))
        (PORT datab (1548:1548:1548) (1413:1413:1413))
        (PORT datac (1753:1753:1753) (1576:1576:1576))
        (PORT datad (714:714:714) (644:644:644))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1212:1212:1212))
        (PORT datab (311:311:311) (348:348:348))
        (PORT datac (1204:1204:1204) (1127:1127:1127))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2374:2374:2374) (2324:2324:2324))
        (PORT ena (1372:1372:1372) (1339:1339:1339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2161:2161:2161) (2054:2054:2054))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (PORT sclr (1568:1568:1568) (1566:1566:1566))
        (PORT sload (1734:1734:1734) (1805:1805:1805))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[27\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1358:1358:1358))
        (PORT datab (564:564:564) (522:522:522))
        (PORT datac (1341:1341:1341) (1286:1286:1286))
        (PORT datad (1380:1380:1380) (1356:1356:1356))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (733:733:733))
        (PORT datab (963:963:963) (969:969:969))
        (PORT datad (1324:1324:1324) (1329:1329:1329))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1759:1759:1759) (1752:1752:1752))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (PORT sclr (1568:1568:1568) (1566:1566:1566))
        (PORT sload (1734:1734:1734) (1805:1805:1805))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[25\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1618:1618:1618))
        (PORT datab (959:959:959) (965:965:965))
        (PORT datad (1578:1578:1578) (1515:1515:1515))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1766:1766:1766) (1721:1721:1721))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (PORT sclr (1511:1511:1511) (1515:1515:1515))
        (PORT sload (1123:1123:1123) (1260:1260:1260))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2151:2151:2151) (2023:2023:2023))
        (PORT datab (959:959:959) (966:966:966))
        (PORT datad (1577:1577:1577) (1514:1514:1514))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2003:2003:2003) (1954:1954:1954))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (PORT sclr (1511:1511:1511) (1515:1515:1515))
        (PORT sload (1123:1123:1123) (1260:1260:1260))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[24\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (843:843:843))
        (PORT datab (1407:1407:1407) (1343:1343:1343))
        (PORT datac (1289:1289:1289) (1298:1298:1298))
        (PORT datad (1368:1368:1368) (1343:1343:1343))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[23\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1080:1080:1080))
        (PORT datab (958:958:958) (965:965:965))
        (PORT datad (1578:1578:1578) (1516:1516:1516))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1399:1399:1399) (1402:1402:1402))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (PORT sclr (1511:1511:1511) (1515:1515:1515))
        (PORT sload (1123:1123:1123) (1260:1260:1260))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[22\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2348:2348:2348) (2111:2111:2111))
        (PORT datab (959:959:959) (965:965:965))
        (PORT datad (1578:1578:1578) (1515:1515:1515))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1704:1704:1704) (1657:1657:1657))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (PORT sclr (1511:1511:1511) (1515:1515:1515))
        (PORT sload (1123:1123:1123) (1260:1260:1260))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[22\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (878:878:878))
        (PORT datab (1397:1397:1397) (1330:1330:1330))
        (PORT datac (1290:1290:1290) (1300:1300:1300))
        (PORT datad (1379:1379:1379) (1355:1355:1355))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[21\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1368:1368:1368))
        (PORT datab (1282:1282:1282) (1345:1345:1345))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2030:2030:2030) (1942:1942:1942))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (PORT sclr (930:930:930) (992:992:992))
        (PORT sload (1746:1746:1746) (1789:1789:1789))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[21\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (801:801:801))
        (PORT datab (1404:1404:1404) (1338:1338:1338))
        (PORT datac (1289:1289:1289) (1299:1299:1299))
        (PORT datad (1372:1372:1372) (1347:1347:1347))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1178:1178:1178))
        (PORT datab (1279:1279:1279) (1341:1341:1341))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2147:2147:2147))
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (PORT ena (7440:7440:7440) (7827:7827:7827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2040:2040:2040))
        (PORT d[1] (7696:7696:7696) (7234:7234:7234))
        (PORT d[2] (7870:7870:7870) (7479:7479:7479))
        (PORT d[3] (2769:2769:2769) (2545:2545:2545))
        (PORT d[4] (7064:7064:7064) (6696:6696:6696))
        (PORT d[5] (3003:3003:3003) (2817:2817:2817))
        (PORT d[6] (8080:8080:8080) (7581:7581:7581))
        (PORT d[7] (6191:6191:6191) (5992:5992:5992))
        (PORT d[8] (6399:6399:6399) (6086:6086:6086))
        (PORT d[9] (5431:5431:5431) (5204:5204:5204))
        (PORT d[10] (3933:3933:3933) (3630:3630:3630))
        (PORT d[11] (6942:6942:6942) (6610:6610:6610))
        (PORT d[12] (8578:8578:8578) (7964:7964:7964))
        (PORT clk (2760:2760:2760) (2776:2776:2776))
        (PORT ena (7435:7435:7435) (7822:7822:7822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4096:4096:4096))
        (PORT clk (2760:2760:2760) (2776:2776:2776))
        (PORT ena (7435:7435:7435) (7822:7822:7822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6746:6746:6746) (6449:6449:6449))
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (PORT ena (7440:7440:7440) (7827:7827:7827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (PORT d[0] (7440:7440:7440) (7827:7827:7827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4672:4672:4672) (4309:4309:4309))
        (PORT clk (2785:2785:2785) (2798:2798:2798))
        (PORT ena (10379:10379:10379) (11014:11014:11014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4345:4345:4345))
        (PORT d[1] (7407:7407:7407) (6872:6872:6872))
        (PORT d[2] (8464:8464:8464) (8176:8176:8176))
        (PORT d[3] (8858:8858:8858) (8540:8540:8540))
        (PORT d[4] (5963:5963:5963) (5486:5486:5486))
        (PORT d[5] (5271:5271:5271) (4854:4854:4854))
        (PORT d[6] (7445:7445:7445) (7156:7156:7156))
        (PORT d[7] (3371:3371:3371) (3286:3286:3286))
        (PORT d[8] (4578:4578:4578) (4476:4476:4476))
        (PORT d[9] (5062:5062:5062) (4884:4884:4884))
        (PORT d[10] (5461:5461:5461) (5228:5228:5228))
        (PORT d[11] (6940:6940:6940) (6826:6826:6826))
        (PORT d[12] (5407:5407:5407) (5003:5003:5003))
        (PORT clk (2781:2781:2781) (2793:2793:2793))
        (PORT ena (10374:10374:10374) (11009:11009:11009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5551:5551:5551) (5544:5544:5544))
        (PORT clk (2781:2781:2781) (2793:2793:2793))
        (PORT ena (10374:10374:10374) (11009:11009:11009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4863:4863:4863) (4697:4697:4697))
        (PORT clk (2785:2785:2785) (2798:2798:2798))
        (PORT ena (10379:10379:10379) (11014:11014:11014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2798:2798:2798))
        (PORT d[0] (10379:10379:10379) (11014:11014:11014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~217\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2598:2598:2598) (2441:2441:2441))
        (PORT datab (4779:4779:4779) (4832:4832:4832))
        (PORT datac (1862:1862:1862) (1662:1662:1662))
        (PORT datad (3735:3735:3735) (3503:3503:3503))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5790:5790:5790) (5533:5533:5533))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (10777:10777:10777) (11427:11427:11427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4470:4470:4470) (4222:4222:4222))
        (PORT d[1] (7891:7891:7891) (7319:7319:7319))
        (PORT d[2] (8853:8853:8853) (8553:8553:8553))
        (PORT d[3] (9683:9683:9683) (9303:9303:9303))
        (PORT d[4] (6730:6730:6730) (6217:6217:6217))
        (PORT d[5] (4869:4869:4869) (4476:4476:4476))
        (PORT d[6] (6970:6970:6970) (6661:6661:6661))
        (PORT d[7] (4202:4202:4202) (4056:4056:4056))
        (PORT d[8] (5392:5392:5392) (5234:5234:5234))
        (PORT d[9] (4161:4161:4161) (4004:4004:4004))
        (PORT d[10] (5468:5468:5468) (5241:5241:5241))
        (PORT d[11] (7449:7449:7449) (7298:7298:7298))
        (PORT d[12] (5776:5776:5776) (5348:5348:5348))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (10772:10772:10772) (11422:11422:11422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8488:8488:8488) (8207:8207:8207))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (10772:10772:10772) (11422:11422:11422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5291:5291:5291) (5122:5122:5122))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (10777:10777:10777) (11427:11427:11427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT d[0] (10777:10777:10777) (11427:11427:11427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5770:5770:5770) (5512:5512:5512))
        (PORT clk (2758:2758:2758) (2777:2777:2777))
        (PORT ena (10786:10786:10786) (11436:11436:11436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4905:4905:4905) (4625:4625:4625))
        (PORT d[1] (7898:7898:7898) (7326:7326:7326))
        (PORT d[2] (9311:9311:9311) (8955:8955:8955))
        (PORT d[3] (9624:9624:9624) (9248:9248:9248))
        (PORT d[4] (6405:6405:6405) (6004:6004:6004))
        (PORT d[5] (4878:4878:4878) (4485:4485:4485))
        (PORT d[6] (6671:6671:6671) (6378:6378:6378))
        (PORT d[7] (2938:2938:2938) (2868:2868:2868))
        (PORT d[8] (5357:5357:5357) (5204:5204:5204))
        (PORT d[9] (4207:4207:4207) (4064:4064:4064))
        (PORT d[10] (4628:4628:4628) (4405:4405:4405))
        (PORT d[11] (7416:7416:7416) (7269:7269:7269))
        (PORT d[12] (6150:6150:6150) (5696:5696:5696))
        (PORT clk (2754:2754:2754) (2772:2772:2772))
        (PORT ena (10781:10781:10781) (11431:11431:11431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5053:5053:5053) (4817:4817:4817))
        (PORT clk (2754:2754:2754) (2772:2772:2772))
        (PORT ena (10781:10781:10781) (11431:11431:11431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5670:5670:5670) (5475:5475:5475))
        (PORT clk (2758:2758:2758) (2777:2777:2777))
        (PORT ena (10786:10786:10786) (11436:11436:11436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2777:2777:2777))
        (PORT d[0] (10786:10786:10786) (11436:11436:11436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1677:1677:1677) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~216\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2641:2641:2641) (2517:2517:2517))
        (PORT datab (4780:4780:4780) (4834:4834:4834))
        (PORT datac (3250:3250:3250) (2996:2996:2996))
        (PORT datad (2555:2555:2555) (2386:2386:2386))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~218\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (5546:5546:5546) (5419:5419:5419))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3485w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1344:1344:1344))
        (PORT datab (338:338:338) (412:412:412))
        (PORT datac (1188:1188:1188) (1103:1103:1103))
        (PORT datad (1108:1108:1108) (1020:1020:1020))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5882:5882:5882) (5413:5413:5413))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (10381:10381:10381) (11009:11009:11009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4469:4469:4469) (4224:4224:4224))
        (PORT d[1] (7490:7490:7490) (6947:6947:6947))
        (PORT d[2] (8882:8882:8882) (8544:8544:8544))
        (PORT d[3] (9224:9224:9224) (8877:8877:8877))
        (PORT d[4] (6678:6678:6678) (6162:6162:6162))
        (PORT d[5] (5102:5102:5102) (4662:4662:4662))
        (PORT d[6] (7813:7813:7813) (7500:7500:7500))
        (PORT d[7] (2550:2550:2550) (2505:2505:2505))
        (PORT d[8] (4955:4955:4955) (4829:4829:4829))
        (PORT d[9] (4208:4208:4208) (4065:4065:4065))
        (PORT d[10] (5748:5748:5748) (5497:5497:5497))
        (PORT d[11] (7018:7018:7018) (6897:6897:6897))
        (PORT d[12] (5769:5769:5769) (5341:5341:5341))
        (PORT clk (2777:2777:2777) (2793:2793:2793))
        (PORT ena (10376:10376:10376) (11004:11004:11004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5440:5440:5440) (5002:5002:5002))
        (PORT clk (2777:2777:2777) (2793:2793:2793))
        (PORT ena (10376:10376:10376) (11004:11004:11004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5551:5551:5551) (5336:5336:5336))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (10381:10381:10381) (11009:11009:11009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT d[0] (10381:10381:10381) (11009:11009:11009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6223:6223:6223) (5988:5988:5988))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (12312:12312:12312) (13196:13196:13196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5453:5453:5453) (5275:5275:5275))
        (PORT d[1] (9441:9441:9441) (8781:8781:8781))
        (PORT d[2] (9265:9265:9265) (8982:8982:8982))
        (PORT d[3] (8718:8718:8718) (8345:8345:8345))
        (PORT d[4] (6832:6832:6832) (6403:6403:6403))
        (PORT d[5] (7037:7037:7037) (6416:6416:6416))
        (PORT d[6] (7891:7891:7891) (7630:7630:7630))
        (PORT d[7] (3378:3378:3378) (3337:3337:3337))
        (PORT d[8] (5432:5432:5432) (5335:5335:5335))
        (PORT d[9] (5440:5440:5440) (5319:5319:5319))
        (PORT d[10] (6291:6291:6291) (6083:6083:6083))
        (PORT d[11] (6452:6452:6452) (6315:6315:6315))
        (PORT d[12] (6633:6633:6633) (6194:6194:6194))
        (PORT clk (2778:2778:2778) (2794:2794:2794))
        (PORT ena (12307:12307:12307) (13191:13191:13191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6657:6657:6657) (5976:5976:5976))
        (PORT clk (2778:2778:2778) (2794:2794:2794))
        (PORT ena (12307:12307:12307) (13191:13191:13191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5743:5743:5743) (5596:5596:5596))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (12312:12312:12312) (13196:13196:13196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT d[0] (12312:12312:12312) (13196:13196:13196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3475w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1340:1340:1340))
        (PORT datab (328:328:328) (399:399:399))
        (PORT datac (1190:1190:1190) (1104:1104:1104))
        (PORT datad (1116:1116:1116) (1029:1029:1029))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5784:5784:5784) (5526:5526:5526))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (10785:10785:10785) (11435:11435:11435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (3842:3842:3842))
        (PORT d[1] (8195:8195:8195) (7593:7593:7593))
        (PORT d[2] (8868:8868:8868) (8570:8570:8570))
        (PORT d[3] (9657:9657:9657) (9279:9279:9279))
        (PORT d[4] (6748:6748:6748) (6216:6216:6216))
        (PORT d[5] (4917:4917:4917) (4522:4522:4522))
        (PORT d[6] (6919:6919:6919) (6611:6611:6611))
        (PORT d[7] (2552:2552:2552) (2509:2509:2509))
        (PORT d[8] (4934:4934:4934) (4824:4824:4824))
        (PORT d[9] (4195:4195:4195) (4050:4050:4050))
        (PORT d[10] (5822:5822:5822) (5555:5555:5555))
        (PORT d[11] (7415:7415:7415) (7268:7268:7268))
        (PORT d[12] (5746:5746:5746) (5324:5324:5324))
        (PORT clk (2762:2762:2762) (2778:2778:2778))
        (PORT ena (10780:10780:10780) (11430:11430:11430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7415:7415:7415) (7080:7080:7080))
        (PORT clk (2762:2762:2762) (2778:2778:2778))
        (PORT ena (10780:10780:10780) (11430:11430:11430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (5101:5101:5101))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (10785:10785:10785) (11435:11435:11435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT d[0] (10785:10785:10785) (11435:11435:11435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2784:2784:2784))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2784:2784:2784))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2784:2784:2784))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2784:2784:2784))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~210\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2749:2749:2749) (2582:2582:2582))
        (PORT datab (2682:2682:2682) (2530:2530:2530))
        (PORT datac (4006:4006:4006) (3978:3978:3978))
        (PORT datad (1835:1835:1835) (1680:1680:1680))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5000:5000:5000))
        (PORT clk (2792:2792:2792) (2811:2811:2811))
        (PORT ena (9979:9979:9979) (10585:10585:10585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5020:5020:5020))
        (PORT d[1] (7012:7012:7012) (6484:6484:6484))
        (PORT d[2] (8480:8480:8480) (8190:8190:8190))
        (PORT d[3] (9088:9088:9088) (8741:8741:8741))
        (PORT d[4] (5583:5583:5583) (5120:5120:5120))
        (PORT d[5] (4891:4891:4891) (4502:4502:4502))
        (PORT d[6] (7414:7414:7414) (7127:7127:7127))
        (PORT d[7] (3331:3331:3331) (3248:3248:3248))
        (PORT d[8] (4541:4541:4541) (4439:4439:4439))
        (PORT d[9] (5451:5451:5451) (5245:5245:5245))
        (PORT d[10] (5038:5038:5038) (4834:4834:4834))
        (PORT d[11] (6580:6580:6580) (6489:6489:6489))
        (PORT d[12] (5373:5373:5373) (4973:4973:4973))
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (PORT ena (9974:9974:9974) (10580:10580:10580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3213:3213:3213))
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (PORT ena (9974:9974:9974) (10580:10580:10580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5689:5689:5689) (5472:5472:5472))
        (PORT clk (2792:2792:2792) (2811:2811:2811))
        (PORT ena (9979:9979:9979) (10585:10585:10585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2811:2811:2811))
        (PORT d[0] (9979:9979:9979) (10585:10585:10585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~211\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2100:2100:2100))
        (PORT datab (4051:4051:4051) (4022:4022:4022))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (2717:2717:2717) (2478:2478:2478))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3445w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1340:1340:1340))
        (PORT datab (330:330:330) (401:401:401))
        (PORT datac (1189:1189:1189) (1104:1104:1104))
        (PORT datad (1114:1114:1114) (1028:1028:1028))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5230:5230:5230) (4892:4892:4892))
        (PORT clk (2810:2810:2810) (2821:2821:2821))
        (PORT ena (9238:9238:9238) (9780:9780:9780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (2900:2900:2900))
        (PORT d[1] (7811:7811:7811) (7413:7413:7413))
        (PORT d[2] (8301:8301:8301) (7942:7942:7942))
        (PORT d[3] (3974:3974:3974) (3676:3676:3676))
        (PORT d[4] (6968:6968:6968) (6596:6596:6596))
        (PORT d[5] (3409:3409:3409) (3202:3202:3202))
        (PORT d[6] (5705:5705:5705) (5367:5367:5367))
        (PORT d[7] (4941:4941:4941) (4822:4822:4822))
        (PORT d[8] (5193:5193:5193) (4938:4938:4938))
        (PORT d[9] (4249:4249:4249) (4089:4089:4089))
        (PORT d[10] (6063:6063:6063) (5938:5938:5938))
        (PORT d[11] (7346:7346:7346) (7018:7018:7018))
        (PORT d[12] (7279:7279:7279) (6742:6742:6742))
        (PORT clk (2806:2806:2806) (2816:2816:2816))
        (PORT ena (9233:9233:9233) (9775:9775:9775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (3708:3708:3708))
        (PORT clk (2806:2806:2806) (2816:2816:2816))
        (PORT ena (9233:9233:9233) (9775:9775:9775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5570:5570:5570) (5357:5357:5357))
        (PORT clk (2810:2810:2810) (2821:2821:2821))
        (PORT ena (9238:9238:9238) (9780:9780:9780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2821:2821:2821))
        (PORT d[0] (9238:9238:9238) (9780:9780:9780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3425w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1342:1342:1342))
        (PORT datab (335:335:335) (409:409:409))
        (PORT datac (1189:1189:1189) (1103:1103:1103))
        (PORT datad (1110:1110:1110) (1023:1023:1023))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6618:6618:6618) (6397:6397:6397))
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (PORT ena (11916:11916:11916) (12777:12777:12777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4792:4792:4792))
        (PORT d[1] (9041:9041:9041) (8396:8396:8396))
        (PORT d[2] (8799:8799:8799) (8518:8518:8518))
        (PORT d[3] (8295:8295:8295) (7942:7942:7942))
        (PORT d[4] (7577:7577:7577) (7117:7117:7117))
        (PORT d[5] (6342:6342:6342) (5763:5763:5763))
        (PORT d[6] (7452:7452:7452) (7209:7209:7209))
        (PORT d[7] (3381:3381:3381) (3352:3352:3352))
        (PORT d[8] (5022:5022:5022) (4938:4938:4938))
        (PORT d[9] (5006:5006:5006) (4907:4907:4907))
        (PORT d[10] (5883:5883:5883) (5696:5696:5696))
        (PORT d[11] (6455:6455:6455) (6281:6281:6281))
        (PORT d[12] (5790:5790:5790) (5395:5395:5395))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (11911:11911:11911) (12772:12772:12772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5459:5459:5459) (5360:5360:5360))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (11911:11911:11911) (12772:12772:12772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5230:5230:5230))
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (PORT ena (11916:11916:11916) (12777:12777:12777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (PORT d[0] (11916:11916:11916) (12777:12777:12777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3435w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1343:1343:1343))
        (PORT datab (336:336:336) (409:409:409))
        (PORT datac (1189:1189:1189) (1103:1103:1103))
        (PORT datad (1110:1110:1110) (1022:1022:1022))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7314:7314:7314) (7025:7025:7025))
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT ena (11899:11899:11899) (12771:12771:12771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5010:5010:5010) (4852:4852:4852))
        (PORT d[1] (9063:9063:9063) (8421:8421:8421))
        (PORT d[2] (9298:9298:9298) (8982:8982:8982))
        (PORT d[3] (8312:8312:8312) (7960:7960:7960))
        (PORT d[4] (7641:7641:7641) (7172:7172:7172))
        (PORT d[5] (6335:6335:6335) (5756:5756:5756))
        (PORT d[6] (7495:7495:7495) (7255:7255:7255))
        (PORT d[7] (3375:3375:3375) (3346:3346:3346))
        (PORT d[8] (4950:4950:4950) (4858:4858:4858))
        (PORT d[9] (5699:5699:5699) (5549:5549:5549))
        (PORT d[10] (5929:5929:5929) (5744:5744:5744))
        (PORT d[11] (5662:5662:5662) (5575:5575:5575))
        (PORT d[12] (5880:5880:5880) (5469:5469:5469))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (11894:11894:11894) (12766:12766:12766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5834:5834:5834) (5485:5485:5485))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (11894:11894:11894) (12766:12766:12766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5399:5399:5399) (5275:5275:5275))
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT ena (11899:11899:11899) (12771:12771:12771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT d[0] (11899:11899:11899) (12771:12771:12771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3408w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1344:1344:1344))
        (PORT datab (340:340:340) (415:415:415))
        (PORT datac (1188:1188:1188) (1102:1102:1102))
        (PORT datad (1106:1106:1106) (1018:1018:1018))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2429:2429:2429))
        (PORT clk (2761:2761:2761) (2780:2780:2780))
        (PORT ena (10330:10330:10330) (10907:10907:10907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6204:6204:6204) (5982:5982:5982))
        (PORT d[1] (4885:4885:4885) (4536:4536:4536))
        (PORT d[2] (8340:8340:8340) (7984:7984:7984))
        (PORT d[3] (6193:6193:6193) (5704:5704:5704))
        (PORT d[4] (5546:5546:5546) (5177:5177:5177))
        (PORT d[5] (3885:3885:3885) (3592:3592:3592))
        (PORT d[6] (3062:3062:3062) (2841:2841:2841))
        (PORT d[7] (6036:6036:6036) (5881:5881:5881))
        (PORT d[8] (6035:6035:6035) (5818:5818:5818))
        (PORT d[9] (4211:4211:4211) (4001:4001:4001))
        (PORT d[10] (3800:3800:3800) (3513:3513:3513))
        (PORT d[11] (2915:2915:2915) (2728:2728:2728))
        (PORT d[12] (4986:4986:4986) (4572:4572:4572))
        (PORT clk (2757:2757:2757) (2775:2775:2775))
        (PORT ena (10325:10325:10325) (10902:10902:10902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5801:5801:5801) (5523:5523:5523))
        (PORT clk (2757:2757:2757) (2775:2775:2775))
        (PORT ena (10325:10325:10325) (10902:10902:10902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6425:6425:6425) (6152:6152:6152))
        (PORT clk (2761:2761:2761) (2780:2780:2780))
        (PORT ena (10330:10330:10330) (10907:10907:10907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2780:2780:2780))
        (PORT d[0] (10330:10330:10330) (10907:10907:10907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~212\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3090:3090:3090) (2918:2918:2918))
        (PORT datab (2681:2681:2681) (2529:2529:2529))
        (PORT datac (4008:4008:4008) (3980:3980:3980))
        (PORT datad (1463:1463:1463) (1321:1321:1321))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~213\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3368:3368:3368) (3167:3167:3167))
        (PORT datab (4053:4053:4053) (4024:4024:4024))
        (PORT datac (4586:4586:4586) (4255:4255:4255))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~214\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5908:5908:5908) (5600:5600:5600))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (4095:4095:4095) (3937:3937:3937))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (426:426:426))
        (PORT datad (1537:1537:1537) (1516:1516:1516))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (299:299:299) (383:383:383))
        (PORT datad (1536:1536:1536) (1516:1516:1516))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1002:1002:1002) (1022:1022:1022))
        (PORT datad (806:806:806) (771:771:771))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2516:2516:2516))
        (PORT d[1] (4579:4579:4579) (4231:4231:4231))
        (PORT d[2] (3075:3075:3075) (3022:3022:3022))
        (PORT d[3] (2842:2842:2842) (2595:2595:2595))
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT ena (5035:5035:5035) (5308:5308:5308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2548:2548:2548))
        (PORT d[1] (9958:9958:9958) (9366:9366:9366))
        (PORT d[2] (6599:6599:6599) (6143:6143:6143))
        (PORT d[3] (4645:4645:4645) (4283:4283:4283))
        (PORT d[4] (3881:3881:3881) (3597:3597:3597))
        (PORT d[5] (9117:9117:9117) (8754:8754:8754))
        (PORT d[6] (10028:10028:10028) (9423:9423:9423))
        (PORT d[7] (6882:6882:6882) (6823:6823:6823))
        (PORT d[8] (6858:6858:6858) (6507:6507:6507))
        (PORT d[9] (6198:6198:6198) (5835:5835:5835))
        (PORT d[10] (7772:7772:7772) (7342:7342:7342))
        (PORT clk (2832:2832:2832) (2847:2847:2847))
        (PORT ena (5030:5030:5030) (5303:5303:5303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2860:2860:2860))
        (PORT clk (2832:2832:2832) (2847:2847:2847))
        (PORT ena (5030:5030:5030) (5303:5303:5303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5038:5038:5038) (4669:4669:4669))
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT ena (5035:5035:5035) (5308:5308:5308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT d[0] (5035:5035:5035) (5308:5308:5308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~215\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5907:5907:5907) (5599:5599:5599))
        (PORT datab (4058:4058:4058) (4031:4031:4031))
        (PORT datac (4282:4282:4282) (3913:3913:3913))
        (PORT datad (2620:2620:2620) (2481:2481:2481))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~219\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2149:2149:2149))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (4097:4097:4097) (3939:3939:3939))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[10\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (421:421:421))
        (PORT datab (2422:2422:2422) (2209:2209:2209))
        (PORT datad (822:822:822) (755:755:755))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[10\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2092:2092:2092))
        (PORT datab (843:843:843) (795:795:795))
        (PORT datac (561:561:561) (557:557:557))
        (PORT datad (784:784:784) (724:724:724))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2879:2879:2879) (2813:2813:2813))
        (PORT ena (1722:1722:1722) (1648:1648:1648))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2039:2039:2039) (1936:1936:1936))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (PORT sclr (930:930:930) (992:992:992))
        (PORT sload (1746:1746:1746) (1789:1789:1789))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1106:1106:1106))
        (PORT datab (907:907:907) (833:833:833))
        (PORT datad (2683:2683:2683) (2564:2564:2564))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[18\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1167:1167:1167))
        (PORT datab (1278:1278:1278) (1339:1339:1339))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1499:1499:1499))
        (PORT datab (1928:1928:1928) (1741:1741:1741))
        (PORT datac (1256:1256:1256) (1227:1227:1227))
        (PORT datad (1246:1246:1246) (1158:1158:1158))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT asdata (1277:1277:1277) (1251:1251:1251))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (656:656:656))
        (PORT datab (402:402:402) (500:500:500))
        (PORT datad (361:361:361) (416:416:416))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (653:653:653))
        (PORT datab (403:403:403) (501:501:501))
        (PORT datad (359:359:359) (415:415:415))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1269:1269:1269) (1205:1205:1205))
        (PORT datac (2050:2050:2050) (1939:1939:1939))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (526:526:526))
        (PORT datab (922:922:922) (926:926:926))
        (PORT datac (909:909:909) (872:872:872))
        (PORT datad (822:822:822) (764:764:764))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2398:2398:2398) (2344:2344:2344))
        (PORT ena (1685:1685:1685) (1602:1602:1602))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\UART_RXD\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (698:698:698) (807:807:807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4939:4939:4939) (5184:5184:5184))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2378:2378:2378) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2378:2378:2378) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|delayed_unxsync_rxdxx1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT asdata (4291:4291:4291) (4043:4043:4043))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|always4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2667:2667:2667) (2534:2534:2534))
        (PORT datac (1522:1522:1522) (1426:1426:1426))
        (PORT datad (334:334:334) (409:409:409))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|do_start_rx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (565:565:565))
        (PORT datac (1517:1517:1517) (1421:1421:1421))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (629:629:629))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (603:603:603))
        (PORT datab (3874:3874:3874) (3634:3634:3634))
        (PORT datac (355:355:355) (438:438:438))
        (PORT datad (454:454:454) (434:434:434))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (605:605:605))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (605:605:605))
        (PORT datab (3877:3877:3877) (3638:3638:3638))
        (PORT datac (351:351:351) (434:434:434))
        (PORT datad (486:486:486) (458:458:458))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (566:566:566) (585:585:585))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (602:602:602))
        (PORT datab (3872:3872:3872) (3631:3631:3631))
        (PORT datac (357:357:357) (442:442:442))
        (PORT datad (450:450:450) (428:428:428))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (618:618:618))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (482:482:482))
        (PORT datab (3880:3880:3880) (3643:3643:3643))
        (PORT datac (495:495:495) (469:469:469))
        (PORT datad (418:418:418) (547:547:547))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (627:627:627))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (499:499:499))
        (PORT datab (3870:3870:3870) (3629:3629:3629))
        (PORT datac (449:449:449) (435:435:435))
        (PORT datad (412:412:412) (541:541:541))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (421:421:421))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (663:663:663))
        (PORT datab (3451:3451:3451) (3200:3200:3200))
        (PORT datac (444:444:444) (425:425:425))
        (PORT datad (469:469:469) (447:447:447))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2407:2407:2407) (2356:2356:2356))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (580:580:580))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (495:495:495))
        (PORT datab (3872:3872:3872) (3632:3632:3632))
        (PORT datac (492:492:492) (466:466:466))
        (PORT datad (413:413:413) (542:542:542))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (589:589:589))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (604:604:604))
        (PORT datab (3875:3875:3875) (3635:3635:3635))
        (PORT datac (354:354:354) (437:437:437))
        (PORT datad (448:448:448) (422:422:422))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (426:426:426))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (661:661:661))
        (PORT datab (515:515:515) (498:498:498))
        (PORT datac (3404:3404:3404) (3158:3158:3158))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (405:405:405) (407:407:407))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2407:2407:2407) (2356:2356:2356))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (629:629:629))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (483:483:483))
        (PORT datab (3880:3880:3880) (3642:3642:3642))
        (PORT datac (445:445:445) (427:427:427))
        (PORT datad (417:417:417) (547:547:547))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (628:628:628))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (600:600:600))
        (PORT datab (3870:3870:3870) (3629:3629:3629))
        (PORT datac (360:360:360) (445:445:445))
        (PORT datad (484:484:484) (452:452:452))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (585:585:585))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (606:606:606))
        (PORT datab (3878:3878:3878) (3640:3640:3640))
        (PORT datac (348:348:348) (431:431:431))
        (PORT datad (481:481:481) (448:448:448))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (556:556:556) (570:570:570))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (606:606:606))
        (PORT datab (3878:3878:3878) (3639:3639:3639))
        (PORT datac (349:349:349) (432:432:432))
        (PORT datad (767:767:767) (703:703:703))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (448:448:448))
        (PORT datab (359:359:359) (435:435:435))
        (PORT datac (321:321:321) (399:399:399))
        (PORT datad (322:322:322) (392:392:392))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (590:590:590))
        (PORT datab (346:346:346) (429:429:429))
        (PORT datac (809:809:809) (789:789:789))
        (PORT datad (300:300:300) (376:376:376))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (PORT datab (360:360:360) (436:436:436))
        (PORT datac (538:538:538) (556:556:556))
        (PORT datad (321:321:321) (391:391:391))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (450:450:450))
        (PORT datab (281:281:281) (306:306:306))
        (PORT datac (491:491:491) (461:461:461))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_clk_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (607:607:607))
        (PORT datab (3879:3879:3879) (3641:3641:3641))
        (PORT datac (348:348:348) (430:430:430))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2664:2664:2664) (2506:2506:2506))
        (PORT datac (370:370:370) (497:497:497))
        (PORT datad (335:335:335) (410:410:410))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (502:502:502))
        (PORT datad (332:332:332) (407:407:407))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (501:501:501))
        (PORT datad (330:330:330) (407:407:407))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (462:462:462))
        (PORT datac (379:379:379) (508:508:508))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (378:378:378) (507:507:507))
        (PORT datad (330:330:330) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (497:497:497))
        (PORT datad (332:332:332) (406:406:406))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (464:464:464))
        (PORT datac (379:379:379) (509:509:509))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (453:453:453))
        (PORT datac (381:381:381) (510:510:510))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (377:377:377) (506:506:506))
        (PORT datad (524:524:524) (557:557:557))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (453:453:453))
        (PORT datac (382:382:382) (512:512:512))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (PORT ena (1037:1037:1037) (1012:1012:1012))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|delayed_unxrx_in_processxx3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2396:2396:2396))
        (PORT asdata (1380:1380:1380) (1375:1375:1375))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (611:611:611))
        (PORT datab (954:954:954) (954:954:954))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (327:327:327))
        (PORT datad (255:255:255) (287:287:287))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2379:2379:2379) (2327:2327:2327))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_rd_strobe_onset\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (892:892:892))
        (PORT datab (907:907:907) (841:841:841))
        (PORT datac (909:909:909) (872:872:872))
        (PORT datad (832:832:832) (787:787:787))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (1210:1210:1210) (1093:1093:1093))
        (PORT datac (1173:1173:1173) (1095:1095:1095))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2396:2396:2396))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|status_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (527:527:527))
        (PORT datab (922:922:922) (926:926:926))
        (PORT datac (909:909:909) (872:872:872))
        (PORT datad (839:839:839) (784:784:784))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|got_new_char\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (637:637:637))
        (PORT datac (1209:1209:1209) (1137:1137:1137))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_overrun\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (613:613:613))
        (PORT datab (323:323:323) (360:360:360))
        (PORT datad (275:275:275) (296:296:296))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_overrun\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2396:2396:2396))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (668:668:668))
        (PORT datab (368:368:368) (448:448:448))
        (PORT datac (326:326:326) (410:410:410))
        (PORT datad (331:331:331) (405:405:405))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (459:459:459))
        (PORT datab (369:369:369) (452:452:452))
        (PORT datac (327:327:327) (411:411:411))
        (PORT datad (329:329:329) (403:403:403))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (608:608:608))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (328:328:328) (413:413:413))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (642:642:642))
        (PORT datac (1209:1209:1209) (1137:1137:1137))
        (PORT datad (914:914:914) (905:905:905))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (865:865:865))
        (PORT datab (316:316:316) (353:353:353))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2396:2396:2396))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_rd_strobe_onset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (837:837:837))
        (PORT datac (865:865:865) (803:803:803))
        (PORT datad (843:843:843) (831:831:831))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1476:1476:1476))
        (PORT datab (1282:1282:1282) (1214:1214:1214))
        (PORT datac (2034:2034:2034) (1917:1917:1917))
        (PORT datad (881:881:881) (882:882:882))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (917:917:917))
        (PORT datab (278:278:278) (304:304:304))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (1149:1149:1149) (1043:1043:1043))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (872:872:872) (868:868:868))
        (PORT datad (2094:2094:2094) (2003:2003:2003))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (918:918:918))
        (PORT datab (921:921:921) (925:925:925))
        (PORT datac (1427:1427:1427) (1286:1286:1286))
        (PORT datad (264:264:264) (281:281:281))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1532:1532:1532) (1422:1422:1422))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1870:1870:1870) (1815:1815:1815))
        (PORT datad (2093:2093:2093) (2001:2001:2001))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1532:1532:1532) (1422:1422:1422))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2155:2155:2155) (2050:2050:2050))
        (PORT datad (1608:1608:1608) (1519:1519:1519))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT asdata (705:705:705) (722:722:722))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1532:1532:1532) (1422:1422:1422))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1192:1192:1192))
        (PORT datad (2094:2094:2094) (2002:2002:2002))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1532:1532:1532) (1422:1422:1422))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (422:422:422))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|always4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (345:345:345) (440:440:440))
        (PORT datad (797:797:797) (714:714:714))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1378:1378:1378) (1344:1344:1344))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (431:431:431))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1379:1379:1379) (1345:1345:1345))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (424:424:424))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1380:1380:1380) (1346:1346:1346))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (434:434:434))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (434:434:434))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (423:423:423))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1382:1382:1382) (1348:1348:1348))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (425:425:425))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[7\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (422:422:422))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1384:1384:1384) (1351:1351:1351))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (433:433:433))
        (PORT datab (342:342:342) (425:425:425))
        (PORT datac (301:301:301) (385:385:385))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (433:433:433))
        (PORT datab (341:341:341) (423:423:423))
        (PORT datac (300:300:300) (384:384:384))
        (PORT datad (302:302:302) (378:378:378))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[8\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (425:425:425))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1384:1384:1384) (1351:1351:1351))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[9\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (433:433:433))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1385:1385:1385) (1352:1352:1352))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[10\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (422:422:422))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (434:434:434))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1386:1386:1386) (1354:1354:1354))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (433:433:433))
        (PORT datab (341:341:341) (424:424:424))
        (PORT datac (301:301:301) (385:385:385))
        (PORT datad (301:301:301) (378:378:378))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[12\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (391:391:391))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2376:2376:2376) (2325:2325:2325))
        (PORT sload (1243:1243:1243) (1263:1263:1263))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (485:485:485))
        (PORT datab (545:545:545) (508:508:508))
        (PORT datac (493:493:493) (464:464:464))
        (PORT datad (536:536:536) (561:561:561))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (480:480:480))
        (PORT datad (313:313:313) (394:394:394))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2156:2156:2156) (2051:2051:2051))
        (PORT datac (920:920:920) (912:912:912))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT asdata (705:705:705) (722:722:722))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1532:1532:1532) (1422:1422:1422))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (971:971:971))
        (PORT datac (974:974:974) (1020:1020:1020))
        (PORT datad (898:898:898) (894:894:894))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (446:446:446))
        (PORT datac (345:345:345) (440:440:440))
        (PORT datad (257:257:257) (290:290:290))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1662:1662:1662) (1569:1569:1569))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1022:1022:1022) (1064:1064:1064))
        (PORT datac (304:304:304) (387:387:387))
        (PORT datad (903:903:903) (904:904:904))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1662:1662:1662) (1569:1569:1569))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (943:943:943) (948:948:948))
        (PORT datac (975:975:975) (1020:1020:1020))
        (PORT datad (304:304:304) (381:381:381))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1662:1662:1662) (1569:1569:1569))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (1062:1062:1062))
        (PORT datac (553:553:553) (582:582:582))
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1662:1662:1662) (1569:1569:1569))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (1062:1062:1062))
        (PORT datac (934:934:934) (921:921:921))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1662:1662:1662) (1569:1569:1569))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (1062:1062:1062))
        (PORT datac (876:876:876) (877:877:877))
        (PORT datad (302:302:302) (378:378:378))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1662:1662:1662) (1569:1569:1569))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1191:1191:1191) (1164:1164:1164))
        (PORT datad (2090:2090:2090) (1997:1997:1997))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1532:1532:1532) (1422:1422:1422))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1023:1023:1023) (1066:1066:1066))
        (PORT datac (306:306:306) (390:390:390))
        (PORT datad (1560:1560:1560) (1463:1463:1463))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1662:1662:1662) (1569:1569:1569))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2091:2091:2091) (1976:1976:1976))
        (PORT datac (835:835:835) (824:824:824))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT asdata (1576:1576:1576) (1461:1461:1461))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1532:1532:1532) (1422:1422:1422))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1023:1023:1023) (1065:1065:1065))
        (PORT datac (301:301:301) (386:386:386))
        (PORT datad (1223:1223:1223) (1173:1173:1173))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (PORT ena (1662:1662:1662) (1569:1569:1569))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (431:431:431))
        (PORT datab (342:342:342) (421:421:421))
        (PORT datac (301:301:301) (384:384:384))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1203:1203:1203))
        (PORT datac (346:346:346) (440:440:440))
        (PORT datad (312:312:312) (392:392:392))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (327:327:327))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (968:968:968))
        (PORT datab (343:343:343) (422:422:422))
        (PORT datac (300:300:300) (382:382:382))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|WideOr0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1202:1202:1202))
        (PORT datab (861:861:861) (828:828:828))
        (PORT datac (304:304:304) (387:387:387))
        (PORT datad (893:893:893) (838:838:838))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|do_load_shifter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (328:328:328))
        (PORT datac (906:906:906) (915:915:915))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|do_load_shifter\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (956:956:956))
        (PORT datad (492:492:492) (467:467:467))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_overrun\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (540:540:540))
        (PORT datab (551:551:551) (514:514:514))
        (PORT datad (337:337:337) (417:417:417))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_overrun\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|break_detect\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (858:858:858))
        (PORT datab (322:322:322) (359:359:359))
        (PORT datad (275:275:275) (296:296:296))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|break_detect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2396:2396:2396))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|status_reg\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (653:653:653))
        (PORT datab (622:622:622) (636:636:636))
        (PORT datac (307:307:307) (396:396:396))
        (PORT datad (528:528:528) (562:562:562))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (954:954:954))
        (PORT datab (943:943:943) (913:913:913))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (249:249:249) (274:274:274))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT asdata (1989:1989:1989) (1902:1902:1902))
        (PORT clrn (2382:2382:2382) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_003\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (584:584:584))
        (PORT datad (293:293:293) (363:363:363))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (419:419:419))
        (PORT datab (856:856:856) (820:820:820))
        (PORT datac (862:862:862) (817:817:817))
        (PORT datad (1486:1486:1486) (1369:1369:1369))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1585:1585:1585))
        (PORT datab (1685:1685:1685) (1669:1669:1669))
        (PORT datad (441:441:441) (421:421:421))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2007:2007:2007) (1972:1972:1972))
        (PORT datab (1381:1381:1381) (1347:1347:1347))
        (PORT datac (1279:1279:1279) (1285:1285:1285))
        (PORT datad (1698:1698:1698) (1564:1564:1564))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2891:2891:2891))
        (PORT clk (2785:2785:2785) (2800:2800:2800))
        (PORT ena (10364:10364:10364) (10994:10994:10994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4956:4956:4956) (4716:4716:4716))
        (PORT d[1] (7790:7790:7790) (7204:7204:7204))
        (PORT d[2] (8471:8471:8471) (8184:8184:8184))
        (PORT d[3] (8365:8365:8365) (8082:8082:8082))
        (PORT d[4] (5902:5902:5902) (5429:5429:5429))
        (PORT d[5] (5276:5276:5276) (4861:4861:4861))
        (PORT d[6] (5528:5528:5528) (5103:5103:5103))
        (PORT d[7] (3662:3662:3662) (3555:3555:3555))
        (PORT d[8] (4576:4576:4576) (4472:4472:4472))
        (PORT d[9] (5022:5022:5022) (4844:4844:4844))
        (PORT d[10] (5460:5460:5460) (5227:5227:5227))
        (PORT d[11] (6556:6556:6556) (6462:6462:6462))
        (PORT d[12] (5322:5322:5322) (4920:4920:4920))
        (PORT clk (2781:2781:2781) (2795:2795:2795))
        (PORT ena (10359:10359:10359) (10989:10989:10989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5922:5922:5922) (5882:5882:5882))
        (PORT clk (2781:2781:2781) (2795:2795:2795))
        (PORT ena (10359:10359:10359) (10989:10989:10989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4903:4903:4903) (4740:4740:4740))
        (PORT clk (2785:2785:2785) (2800:2800:2800))
        (PORT ena (10364:10364:10364) (10994:10994:10994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2800:2800:2800))
        (PORT d[0] (10364:10364:10364) (10994:10994:10994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2801:2801:2801))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1690:1690:1690))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1690:1690:1690))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3015:3015:3015))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (11991:11991:11991) (12706:12706:12706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4502:4502:4502) (4254:4254:4254))
        (PORT d[1] (9458:9458:9458) (8775:8775:8775))
        (PORT d[2] (10491:10491:10491) (10071:10071:10071))
        (PORT d[3] (10849:10849:10849) (10389:10389:10389))
        (PORT d[4] (7945:7945:7945) (7361:7361:7361))
        (PORT d[5] (3000:3000:3000) (2721:2721:2721))
        (PORT d[6] (8253:8253:8253) (7867:7867:7867))
        (PORT d[7] (3446:3446:3446) (3335:3335:3335))
        (PORT d[8] (7289:7289:7289) (6969:6969:6969))
        (PORT d[9] (4611:4611:4611) (4443:4443:4443))
        (PORT d[10] (6631:6631:6631) (6322:6322:6322))
        (PORT d[11] (6459:6459:6459) (6146:6146:6146))
        (PORT d[12] (7513:7513:7513) (6957:6957:6957))
        (PORT clk (2777:2777:2777) (2793:2793:2793))
        (PORT ena (11986:11986:11986) (12701:12701:12701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5578:5578:5578) (5396:5396:5396))
        (PORT clk (2777:2777:2777) (2793:2793:2793))
        (PORT ena (11986:11986:11986) (12701:12701:12701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2490:2490:2490))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (11991:11991:11991) (12706:12706:12706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT d[0] (11991:11991:11991) (12706:12706:12706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (1966:1966:1966))
        (PORT datab (1321:1321:1321) (1321:1321:1321))
        (PORT datac (3094:3094:3094) (2800:2800:2800))
        (PORT datad (1891:1891:1891) (1777:1777:1777))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4684:4684:4684))
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (PORT ena (9746:9746:9746) (10236:10236:10236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5550:5550:5550) (5115:5115:5115))
        (PORT d[1] (7741:7741:7741) (7355:7355:7355))
        (PORT d[2] (8936:8936:8936) (8421:8421:8421))
        (PORT d[3] (6011:6011:6011) (5478:5478:5478))
        (PORT d[4] (10011:10011:10011) (9614:9614:9614))
        (PORT d[5] (4655:4655:4655) (4279:4279:4279))
        (PORT d[6] (7043:7043:7043) (6668:6668:6668))
        (PORT d[7] (4721:4721:4721) (4718:4718:4718))
        (PORT d[8] (6076:6076:6076) (5846:5846:5846))
        (PORT d[9] (5531:5531:5531) (5352:5352:5352))
        (PORT d[10] (6442:6442:6442) (6288:6288:6288))
        (PORT d[11] (8603:8603:8603) (8254:8254:8254))
        (PORT d[12] (7189:7189:7189) (6621:6621:6621))
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (PORT ena (9741:9741:9741) (10231:10231:10231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (4479:4479:4479))
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (PORT ena (9741:9741:9741) (10231:10231:10231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4493:4493:4493) (4333:4333:4333))
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (PORT ena (9746:9746:9746) (10236:10236:10236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (PORT d[0] (9746:9746:9746) (10236:10236:10236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3753:3753:3753))
        (PORT clk (2800:2800:2800) (2818:2818:2818))
        (PORT ena (9563:9563:9563) (10096:10096:10096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5407:5407:5407) (5232:5232:5232))
        (PORT d[1] (5646:5646:5646) (5251:5251:5251))
        (PORT d[2] (8335:8335:8335) (7978:7978:7978))
        (PORT d[3] (5028:5028:5028) (4643:4643:4643))
        (PORT d[4] (4666:4666:4666) (4340:4340:4340))
        (PORT d[5] (8518:8518:8518) (7756:7756:7756))
        (PORT d[6] (3914:3914:3914) (3648:3648:3648))
        (PORT d[7] (3693:3693:3693) (3681:3681:3681))
        (PORT d[8] (5248:5248:5248) (5069:5069:5069))
        (PORT d[9] (5323:5323:5323) (5081:5081:5081))
        (PORT d[10] (6734:6734:6734) (6473:6473:6473))
        (PORT d[11] (7045:7045:7045) (6997:6997:6997))
        (PORT d[12] (8625:8625:8625) (8074:8074:8074))
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (PORT ena (9558:9558:9558) (10091:10091:10091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8042:8042:8042) (7740:7740:7740))
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (PORT ena (9558:9558:9558) (10091:10091:10091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5649:5649:5649) (5431:5431:5431))
        (PORT clk (2800:2800:2800) (2818:2818:2818))
        (PORT ena (9563:9563:9563) (10096:10096:10096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2818:2818:2818))
        (PORT d[0] (9563:9563:9563) (10096:10096:10096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2789:2789:2789) (2630:2630:2630))
        (PORT datab (1322:1322:1322) (1323:1323:1323))
        (PORT datac (2035:2035:2035) (1925:1925:1925))
        (PORT datad (1961:1961:1961) (1914:1914:1914))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1381:1381:1381) (1347:1347:1347))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (3890:3890:3890))
        (PORT clk (2796:2796:2796) (2809:2809:2809))
        (PORT ena (9749:9749:9749) (10239:10239:10239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4008:4008:4008))
        (PORT d[1] (7412:7412:7412) (7056:7056:7056))
        (PORT d[2] (8096:8096:8096) (7640:7640:7640))
        (PORT d[3] (5236:5236:5236) (4766:4766:4766))
        (PORT d[4] (9158:9158:9158) (8808:8808:8808))
        (PORT d[5] (4720:4720:4720) (4327:4327:4327))
        (PORT d[6] (6587:6587:6587) (6248:6248:6248))
        (PORT d[7] (3948:3948:3948) (3993:3993:3993))
        (PORT d[8] (5251:5251:5251) (5068:5068:5068))
        (PORT d[9] (4683:4683:4683) (4557:4557:4557))
        (PORT d[10] (6804:6804:6804) (6623:6623:6623))
        (PORT d[11] (7451:7451:7451) (7191:7191:7191))
        (PORT d[12] (7169:7169:7169) (6594:6594:6594))
        (PORT clk (2792:2792:2792) (2804:2804:2804))
        (PORT ena (9744:9744:9744) (10234:10234:10234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6035:6035:6035) (6009:6009:6009))
        (PORT clk (2792:2792:2792) (2804:2804:2804))
        (PORT ena (9744:9744:9744) (10234:10234:10234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (4737:4737:4737))
        (PORT clk (2796:2796:2796) (2809:2809:2809))
        (PORT ena (9749:9749:9749) (10239:10239:10239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2809:2809:2809))
        (PORT d[0] (9749:9749:9749) (10239:10239:10239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (3653:3653:3653))
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (PORT ena (10681:10681:10681) (11340:11340:11340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5292:5292:5292) (5013:5013:5013))
        (PORT d[1] (7483:7483:7483) (6938:6938:6938))
        (PORT d[2] (8425:8425:8425) (8142:8142:8142))
        (PORT d[3] (8756:8756:8756) (8446:8446:8446))
        (PORT d[4] (6320:6320:6320) (5829:5829:5829))
        (PORT d[5] (4882:4882:4882) (4491:4491:4491))
        (PORT d[6] (6994:6994:6994) (6716:6716:6716))
        (PORT d[7] (3802:3802:3802) (3689:3689:3689))
        (PORT d[8] (4987:4987:4987) (4858:4858:4858))
        (PORT d[9] (5441:5441:5441) (5239:5239:5239))
        (PORT d[10] (5031:5031:5031) (4826:4826:4826))
        (PORT d[11] (7051:7051:7051) (6926:6926:6926))
        (PORT d[12] (5392:5392:5392) (4992:4992:4992))
        (PORT clk (2784:2784:2784) (2800:2800:2800))
        (PORT ena (10676:10676:10676) (11335:11335:11335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6960:6960:6960) (6573:6573:6573))
        (PORT clk (2784:2784:2784) (2800:2800:2800))
        (PORT ena (10676:10676:10676) (11335:11335:11335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5152:5152:5152) (4965:4965:4965))
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (PORT ena (10681:10681:10681) (11340:11340:11340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (PORT d[0] (10681:10681:10681) (11340:11340:11340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3342:3342:3342))
        (PORT clk (2802:2802:2802) (2816:2816:2816))
        (PORT ena (9588:9588:9588) (10140:10140:10140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (4854:4854:4854))
        (PORT d[1] (6501:6501:6501) (6048:6048:6048))
        (PORT d[2] (8368:8368:8368) (8014:8014:8014))
        (PORT d[3] (5038:5038:5038) (4659:4659:4659))
        (PORT d[4] (6960:6960:6960) (6592:6592:6592))
        (PORT d[5] (8087:8087:8087) (7354:7354:7354))
        (PORT d[6] (4349:4349:4349) (4064:4064:4064))
        (PORT d[7] (4500:4500:4500) (4436:4436:4436))
        (PORT d[8] (4539:4539:4539) (4434:4434:4434))
        (PORT d[9] (4883:4883:4883) (4673:4673:4673))
        (PORT d[10] (6353:6353:6353) (6118:6118:6118))
        (PORT d[11] (6601:6601:6601) (6581:6581:6581))
        (PORT d[12] (7849:7849:7849) (7351:7351:7351))
        (PORT clk (2798:2798:2798) (2811:2811:2811))
        (PORT ena (9583:9583:9583) (10135:10135:10135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4924:4924:4924) (4509:4509:4509))
        (PORT clk (2798:2798:2798) (2811:2811:2811))
        (PORT ena (9583:9583:9583) (10135:10135:10135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5040:5040:5040))
        (PORT clk (2802:2802:2802) (2816:2816:2816))
        (PORT ena (9588:9588:9588) (10140:10140:10140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2816:2816:2816))
        (PORT d[0] (9588:9588:9588) (10140:10140:10140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1706:1706:1706))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1706:1706:1706))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2770:2770:2770))
        (PORT clk (2745:2745:2745) (2763:2763:2763))
        (PORT ena (11181:11181:11181) (11853:11853:11853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4963:4963:4963) (4664:4664:4664))
        (PORT d[1] (8584:8584:8584) (7956:7956:7956))
        (PORT d[2] (9276:9276:9276) (8955:8955:8955))
        (PORT d[3] (10080:10080:10080) (9671:9671:9671))
        (PORT d[4] (7133:7133:7133) (6598:6598:6598))
        (PORT d[5] (5273:5273:5273) (4852:4852:4852))
        (PORT d[6] (7037:7037:7037) (6721:6721:6721))
        (PORT d[7] (2958:2958:2958) (2890:2890:2890))
        (PORT d[8] (6083:6083:6083) (5842:5842:5842))
        (PORT d[9] (4225:4225:4225) (4087:4087:4087))
        (PORT d[10] (5860:5860:5860) (5606:5606:5606))
        (PORT d[11] (7838:7838:7838) (7658:7658:7658))
        (PORT d[12] (6626:6626:6626) (6134:6134:6134))
        (PORT clk (2741:2741:2741) (2758:2758:2758))
        (PORT ena (11176:11176:11176) (11848:11848:11848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6288:6288:6288) (6035:6035:6035))
        (PORT clk (2741:2741:2741) (2758:2758:2758))
        (PORT ena (11176:11176:11176) (11848:11848:11848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5673:5673:5673) (5480:5480:5480))
        (PORT clk (2745:2745:2745) (2763:2763:2763))
        (PORT ena (11181:11181:11181) (11853:11853:11853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2763:2763:2763))
        (PORT d[0] (11181:11181:11181) (11853:11853:11853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1653:1653:1653))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1653:1653:1653))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (1965:1965:1965))
        (PORT datab (1321:1321:1321) (1321:1321:1321))
        (PORT datac (2802:2802:2802) (2759:2759:2759))
        (PORT datad (2348:2348:2348) (2214:2214:2214))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2008:2008:2008) (1973:1973:1973))
        (PORT datab (3765:3765:3765) (3606:3606:3606))
        (PORT datac (2778:2778:2778) (2513:2513:2513))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3303:3303:3303))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (7845:7845:7845) (8265:8265:8265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2111:2111:2111))
        (PORT d[1] (8198:8198:8198) (7779:7779:7779))
        (PORT d[2] (8719:8719:8719) (8336:8336:8336))
        (PORT d[3] (3185:3185:3185) (2935:2935:2935))
        (PORT d[4] (6941:6941:6941) (6574:6574:6574))
        (PORT d[5] (2639:2639:2639) (2471:2471:2471))
        (PORT d[6] (7320:7320:7320) (6872:6872:6872))
        (PORT d[7] (5819:5819:5819) (5644:5644:5644))
        (PORT d[8] (5582:5582:5582) (5310:5310:5310))
        (PORT d[9] (3839:3839:3839) (3673:3673:3673))
        (PORT d[10] (3009:3009:3009) (2772:2772:2772))
        (PORT d[11] (6946:6946:6946) (6602:6602:6602))
        (PORT d[12] (8105:8105:8105) (7523:7523:7523))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (7840:7840:7840) (8260:8260:8260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (5082:5082:5082))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (7840:7840:7840) (8260:8260:8260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6000:6000:6000) (5756:5756:5756))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (7845:7845:7845) (8265:8265:8265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT d[0] (7845:7845:7845) (8265:8265:8265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3388:3388:3388))
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (PORT ena (9541:9541:9541) (10091:10091:10091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (4806:4806:4806))
        (PORT d[1] (6457:6457:6457) (6003:6003:6003))
        (PORT d[2] (8329:8329:8329) (7975:7975:7975))
        (PORT d[3] (5024:5024:5024) (4643:4643:4643))
        (PORT d[4] (6923:6923:6923) (6555:6555:6555))
        (PORT d[5] (8126:8126:8126) (7393:7393:7393))
        (PORT d[6] (4343:4343:4343) (4055:4055:4055))
        (PORT d[7] (4843:4843:4843) (4753:4753:4753))
        (PORT d[8] (4512:4512:4512) (4406:4406:4406))
        (PORT d[9] (4932:4932:4932) (4720:4720:4720))
        (PORT d[10] (6354:6354:6354) (6119:6119:6119))
        (PORT d[11] (6616:6616:6616) (6598:6598:6598))
        (PORT d[12] (8692:8692:8692) (8131:8131:8131))
        (PORT clk (2798:2798:2798) (2809:2809:2809))
        (PORT ena (9536:9536:9536) (10086:10086:10086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5867:5867:5867) (5439:5439:5439))
        (PORT clk (2798:2798:2798) (2809:2809:2809))
        (PORT ena (9536:9536:9536) (10086:10086:10086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (4710:4710:4710))
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (PORT ena (9541:9541:9541) (10091:10091:10091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (PORT d[0] (9541:9541:9541) (10091:10091:10091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4152:4152:4152))
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT ena (9955:9955:9955) (10507:10507:10507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5814:5814:5814) (5617:5617:5617))
        (PORT d[1] (6847:6847:6847) (6333:6333:6333))
        (PORT d[2] (8366:8366:8366) (8007:8007:8007))
        (PORT d[3] (5820:5820:5820) (5389:5389:5389))
        (PORT d[4] (5131:5131:5131) (4784:4784:4784))
        (PORT d[5] (3939:3939:3939) (3629:3629:3629))
        (PORT d[6] (3071:3071:3071) (2851:2851:2851))
        (PORT d[7] (5637:5637:5637) (5502:5502:5502))
        (PORT d[8] (6012:6012:6012) (5792:5792:5792))
        (PORT d[9] (3754:3754:3754) (3576:3576:3576))
        (PORT d[10] (3413:3413:3413) (3160:3160:3160))
        (PORT d[11] (2923:2923:2923) (2736:2736:2736))
        (PORT d[12] (5042:5042:5042) (4628:4628:4628))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (9950:9950:9950) (10502:10502:10502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (3976:3976:3976))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (9950:9950:9950) (10502:10502:10502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6094:6094:6094) (5847:5847:5847))
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT ena (9955:9955:9955) (10507:10507:10507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT d[0] (9955:9955:9955) (10507:10507:10507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3344:3344:3344))
        (PORT clk (2813:2813:2813) (2825:2825:2825))
        (PORT ena (9263:9263:9263) (9801:9801:9801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (2895:2895:2895))
        (PORT d[1] (7756:7756:7756) (7369:7369:7369))
        (PORT d[2] (8326:8326:8326) (7966:7966:7966))
        (PORT d[3] (4802:4802:4802) (4444:4444:4444))
        (PORT d[4] (7033:7033:7033) (6664:6664:6664))
        (PORT d[5] (3470:3470:3470) (3263:3263:3263))
        (PORT d[6] (6523:6523:6523) (6121:6121:6121))
        (PORT d[7] (4545:4545:4545) (4455:4455:4455))
        (PORT d[8] (4813:4813:4813) (4589:4589:4589))
        (PORT d[9] (4649:4649:4649) (4468:4468:4468))
        (PORT d[10] (6014:6014:6014) (5878:5878:5878))
        (PORT d[11] (7282:7282:7282) (6962:6962:6962))
        (PORT d[12] (7289:7289:7289) (6750:6750:6750))
        (PORT clk (2809:2809:2809) (2820:2820:2820))
        (PORT ena (9258:9258:9258) (9796:9796:9796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7905:7905:7905) (7643:7643:7643))
        (PORT clk (2809:2809:2809) (2820:2820:2820))
        (PORT ena (9258:9258:9258) (9796:9796:9796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5195:5195:5195) (5005:5005:5005))
        (PORT clk (2813:2813:2813) (2825:2825:2825))
        (PORT ena (9263:9263:9263) (9801:9801:9801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2825:2825:2825))
        (PORT d[0] (9263:9263:9263) (9801:9801:9801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (1968:1968:1968))
        (PORT datab (1322:1322:1322) (1322:1322:1322))
        (PORT datac (1916:1916:1916) (1798:1798:1798))
        (PORT datad (3195:3195:3195) (3124:3124:3124))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (1961:1961:1961))
        (PORT datab (2520:2520:2520) (2284:2284:2284))
        (PORT datac (2642:2642:2642) (2455:2455:2455))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4656:4656:4656) (4537:4537:4537))
        (PORT datab (1384:1384:1384) (1352:1352:1352))
        (PORT datac (239:239:239) (266:266:266))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (310:310:310))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4610:4610:4610) (4488:4488:4488))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (1339:1339:1339) (1235:1235:1235))
        (PORT datac (1581:1581:1581) (1423:1423:1423))
        (PORT datad (247:247:247) (272:272:272))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT ena (1704:1704:1704) (1620:1620:1620))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2280:2280:2280) (2171:2171:2171))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (PORT sclr (930:930:930) (992:992:992))
        (PORT sload (1746:1746:1746) (1789:1789:1789))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1124:1124:1124))
        (PORT datab (1548:1548:1548) (1474:1474:1474))
        (PORT datad (848:848:848) (786:786:786))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[17\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1113:1113:1113))
        (PORT datab (1277:1277:1277) (1339:1339:1339))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2813:2813:2813) (2624:2624:2624))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (PORT sclr (930:930:930) (992:992:992))
        (PORT sload (1746:1746:1746) (1789:1789:1789))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1597:1597:1597))
        (PORT datab (869:869:869) (810:810:810))
        (PORT datad (1449:1449:1449) (1287:1287:1287))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1778:1778:1778) (1707:1707:1707))
        (PORT datab (1164:1164:1164) (1062:1062:1062))
        (PORT datad (805:805:805) (758:758:758))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2153:2153:2153))
        (PORT datab (1196:1196:1196) (1078:1078:1078))
        (PORT datad (843:843:843) (780:780:780))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1343:1343:1343) (1266:1266:1266))
        (PORT clrn (2390:2390:2390) (2341:2341:2341))
        (PORT sload (1929:1929:1929) (1882:1882:1882))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[11\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1427:1427:1427))
        (PORT datab (1262:1262:1262) (1206:1206:1206))
        (PORT datac (923:923:923) (887:887:887))
        (PORT datad (929:929:929) (946:946:946))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (718:718:718))
        (PORT datab (2166:2166:2166) (2084:2084:2084))
        (PORT datad (1117:1117:1117) (1006:1006:1006))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (960:960:960) (948:948:948))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (991:991:991))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1537:1537:1537) (1433:1433:1433))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1650:1650:1650) (1534:1534:1534))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (PORT sload (1900:1900:1900) (1858:1858:1858))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (390:390:390))
        (PORT datab (1662:1662:1662) (1586:1586:1586))
        (PORT datac (1166:1166:1166) (1044:1044:1044))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (886:886:886))
        (PORT datab (1588:1588:1588) (1443:1443:1443))
        (PORT datac (1586:1586:1586) (1489:1489:1489))
        (PORT datad (911:911:911) (929:929:929))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2396:2396:2396) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (802:802:802))
        (PORT datab (1606:1606:1606) (1546:1546:1546))
        (PORT datad (732:732:732) (659:659:659))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1245:1245:1245) (1197:1197:1197))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1932:1932:1932) (1796:1796:1796))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (PORT sload (2043:2043:2043) (2002:2002:2002))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (803:803:803))
        (PORT datab (1840:1840:1840) (1730:1730:1730))
        (PORT datad (792:792:792) (705:705:705))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1907:1907:1907) (1754:1754:1754))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (PORT sload (2043:2043:2043) (2002:2002:2002))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (2058:2058:2058))
        (PORT datab (1172:1172:1172) (1100:1100:1100))
        (PORT datac (1572:1572:1572) (1430:1430:1430))
        (PORT datad (1617:1617:1617) (1549:1549:1549))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2000:2000:2000))
        (PORT datab (1222:1222:1222) (1141:1141:1141))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1150:1150:1150))
        (PORT datab (1711:1711:1711) (1615:1615:1615))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1237:1237:1237))
        (PORT datab (1148:1148:1148) (1074:1074:1074))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1185:1185:1185))
        (PORT datab (825:825:825) (816:816:816))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1269:1269:1269))
        (PORT datab (873:873:873) (848:848:848))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (849:849:849))
        (PORT datab (1175:1175:1175) (1188:1188:1188))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (894:894:894))
        (PORT datab (1194:1194:1194) (1206:1206:1206))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2365:2365:2365) (2205:2205:2205))
        (PORT datab (2200:2200:2200) (2062:2062:2062))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1179:1179:1179))
        (PORT datab (1816:1816:1816) (1812:1812:1812))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1798:1798:1798))
        (PORT datab (1256:1256:1256) (1198:1198:1198))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (923:923:923))
        (PORT datab (1750:1750:1750) (1734:1734:1734))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2438:2438:2438) (2342:2342:2342))
        (PORT datab (1513:1513:1513) (1455:1455:1455))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2110:2110:2110))
        (PORT datab (1888:1888:1888) (1794:1794:1794))
        (PORT datad (1127:1127:1127) (1044:1044:1044))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1274:1274:1274) (1201:1201:1201))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (655:655:655))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (604:604:604))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1503:1503:1503) (1397:1397:1397))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (PORT sload (1900:1900:1900) (1858:1858:1858))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1117:1117:1117))
        (PORT datab (1417:1417:1417) (1377:1377:1377))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (915:915:915))
        (PORT datab (1680:1680:1680) (1599:1599:1599))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1116:1116:1116))
        (PORT datab (1247:1247:1247) (1270:1270:1270))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (891:891:891))
        (PORT datab (1228:1228:1228) (1198:1198:1198))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1105:1105:1105))
        (PORT datab (1152:1152:1152) (1191:1191:1191))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1168:1168:1168))
        (PORT datab (1237:1237:1237) (1164:1164:1164))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1191:1191:1191))
        (PORT datab (951:951:951) (922:922:922))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2206:2206:2206))
        (PORT datab (1316:1316:1316) (1253:1253:1253))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1395:1395:1395))
        (PORT datab (2427:2427:2427) (2354:2354:2354))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1815:1815:1815))
        (PORT datab (1334:1334:1334) (1267:1267:1267))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2692:2692:2692) (2600:2600:2600))
        (PORT datab (913:913:913) (893:893:893))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1463:1463:1463))
        (PORT datab (880:880:880) (863:863:863))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1871:1871:1871))
        (PORT datab (1216:1216:1216) (1185:1185:1185))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1376:1376:1376))
        (PORT datab (1867:1867:1867) (1650:1650:1650))
        (PORT datad (2242:2242:2242) (2051:2051:2051))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1216:1216:1216) (1148:1148:1148))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (857:857:857) (829:829:829))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1576:1576:1576) (1467:1467:1467))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (PORT sload (1900:1900:1900) (1858:1858:1858))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1268:1268:1268))
        (PORT datab (1253:1253:1253) (1208:1208:1208))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1216:1216:1216))
        (PORT datab (1260:1260:1260) (1275:1275:1275))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1450:1450:1450))
        (PORT datab (1173:1173:1173) (1207:1207:1207))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1390:1390:1390))
        (PORT datab (1818:1818:1818) (1812:1812:1812))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1551:1551:1551))
        (PORT datab (2049:2049:2049) (1944:1944:1944))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1331:1331:1331))
        (PORT datab (958:958:958) (958:958:958))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1199:1199:1199))
        (PORT datab (1313:1313:1313) (1248:1248:1248))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1281:1281:1281))
        (PORT datab (1596:1596:1596) (1516:1516:1516))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1824:1824:1824) (1820:1820:1820))
        (PORT datab (1864:1864:1864) (1695:1695:1695))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2107:2107:2107))
        (PORT datab (1105:1105:1105) (1143:1143:1143))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1564:1564:1564))
        (PORT datab (1269:1269:1269) (1234:1234:1234))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1981:1981:1981) (1866:1866:1866))
        (PORT datab (880:880:880) (794:794:794))
        (PORT datad (718:718:718) (659:659:659))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1342:1342:1342) (1272:1272:1272))
        (PORT clrn (2403:2403:2403) (2352:2352:2352))
        (PORT sclr (1512:1512:1512) (1613:1613:1613))
        (PORT sload (1650:1650:1650) (1754:1754:1754))
        (PORT ena (1780:1780:1780) (1730:1730:1730))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1878:1878:1878))
        (PORT datab (855:855:855) (816:816:816))
        (PORT datad (790:790:790) (711:711:711))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (958:958:958) (942:942:942))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (597:597:597))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[14\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (844:844:844))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[15\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1238:1238:1238))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1605:1605:1605) (1510:1510:1510))
        (PORT clrn (2403:2403:2403) (2352:2352:2352))
        (PORT sclr (1512:1512:1512) (1613:1613:1613))
        (PORT sload (1650:1650:1650) (1754:1754:1754))
        (PORT ena (1780:1780:1780) (1730:1730:1730))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[16\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1244:1244:1244) (1186:1186:1186))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1662:1662:1662) (1539:1539:1539))
        (PORT clrn (2390:2390:2390) (2341:2341:2341))
        (PORT sload (1929:1929:1929) (1882:1882:1882))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1300:1300:1300))
        (PORT datab (1439:1439:1439) (1394:1394:1394))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2196:2196:2196))
        (PORT datac (888:888:888) (830:830:830))
        (PORT datad (1383:1383:1383) (1330:1330:1330))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (496:496:496))
        (PORT datab (1610:1610:1610) (1560:1560:1560))
        (PORT datac (271:271:271) (316:316:316))
        (PORT datad (1556:1556:1556) (1473:1473:1473))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1029:1029:1029))
        (PORT datab (340:340:340) (369:369:369))
        (PORT datac (1554:1554:1554) (1466:1466:1466))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2415:2415:2415))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2350:2350:2350))
        (PORT ena (1675:1675:1675) (1602:1602:1602))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[17\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (602:602:602))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1254:1254:1254) (1184:1184:1184))
        (PORT clrn (2390:2390:2390) (2341:2341:2341))
        (PORT sload (1929:1929:1929) (1882:1882:1882))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (959:959:959))
        (PORT datab (1380:1380:1380) (1358:1358:1358))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1015:1015:1015))
        (PORT datab (2036:2036:2036) (1930:1930:1930))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1242:1242:1242))
        (PORT datab (1607:1607:1607) (1489:1489:1489))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1458:1458:1458))
        (PORT datab (1553:1553:1553) (1454:1454:1454))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1275:1275:1275))
        (PORT datab (1877:1877:1877) (1716:1716:1716))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1203:1203:1203))
        (PORT datab (1660:1660:1660) (1543:1543:1543))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1500:1500:1500))
        (PORT datab (1414:1414:1414) (1357:1357:1357))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1995:1995:1995) (1861:1861:1861))
        (PORT datab (1275:1275:1275) (1235:1235:1235))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1540:1540:1540))
        (PORT datab (1580:1580:1580) (1499:1499:1499))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1500:1500:1500))
        (PORT datab (1308:1308:1308) (1240:1240:1240))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1468:1468:1468))
        (PORT datab (1169:1169:1169) (1205:1205:1205))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1253:1253:1253))
        (PORT datab (1600:1600:1600) (1487:1487:1487))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (337:337:337))
        (PORT datab (1144:1144:1144) (1106:1106:1106))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1217:1217:1217))
        (PORT datab (928:928:928) (935:935:935))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1259:1259:1259))
        (PORT datab (2065:2065:2065) (1968:1968:1968))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1214:1214:1214))
        (PORT datab (1618:1618:1618) (1493:1493:1493))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2157:2157:2157))
        (PORT datab (928:928:928) (926:926:926))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1478:1478:1478))
        (PORT datab (980:980:980) (976:976:976))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1570:1570:1570))
        (PORT datab (1596:1596:1596) (1495:1495:1495))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2283:2283:2283))
        (PORT datab (1351:1351:1351) (1291:1291:1291))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1247:1247:1247))
        (PORT datab (1989:1989:1989) (1932:1932:1932))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1468:1468:1468))
        (PORT datab (1305:1305:1305) (1239:1239:1239))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1312:1312:1312))
        (PORT datab (2167:2167:2167) (1994:1994:1994))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1282:1282:1282))
        (PORT datab (2158:2158:2158) (2024:2024:2024))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1700:1700:1700))
        (PORT datab (896:896:896) (836:836:836))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (913:913:913))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (236:236:236) (263:263:263))
        (PORT datad (483:483:483) (473:473:473))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1985:1985:1985) (1885:1885:1885))
        (PORT datac (1006:1006:1006) (1026:1026:1026))
        (PORT datad (872:872:872) (816:816:816))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[31\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1211:1211:1211))
        (PORT datab (353:353:353) (418:418:418))
        (PORT datac (293:293:293) (371:371:371))
        (PORT datad (1371:1371:1371) (1343:1343:1343))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[30\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1776:1776:1776) (1605:1605:1605))
        (PORT datab (964:964:964) (970:970:970))
        (PORT datad (1323:1323:1323) (1327:1327:1327))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1666:1666:1666) (1623:1623:1623))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (PORT sclr (1568:1568:1568) (1566:1566:1566))
        (PORT sload (1734:1734:1734) (1805:1805:1805))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (913:913:913))
        (PORT datab (1495:1495:1495) (1375:1375:1375))
        (PORT datac (1735:1735:1735) (1640:1640:1640))
        (PORT datad (834:834:834) (775:775:775))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (553:553:553))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (849:849:849) (785:785:785))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1979:1979:1979) (1878:1878:1878))
        (PORT datac (1015:1015:1015) (1037:1037:1037))
        (PORT datad (790:790:790) (749:749:749))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1651:1651:1651))
        (PORT datab (354:354:354) (419:419:419))
        (PORT datac (1220:1220:1220) (1171:1171:1171))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[29\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1357:1357:1357))
        (PORT datab (566:566:566) (524:524:524))
        (PORT datac (1348:1348:1348) (1295:1295:1295))
        (PORT datad (1373:1373:1373) (1348:1348:1348))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (915:915:915))
        (PORT datab (533:533:533) (521:521:521))
        (PORT datac (1450:1450:1450) (1315:1315:1315))
        (PORT datad (1246:1246:1246) (1190:1190:1190))
        (IOPATH dataa combout (471:471:471) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2373:2373:2373) (2212:2212:2212))
        (PORT datab (1601:1601:1601) (1547:1547:1547))
        (PORT datac (849:849:849) (801:801:801))
        (PORT datad (1159:1159:1159) (1078:1078:1078))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[29\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1309:1309:1309))
        (PORT datab (1820:1820:1820) (1762:1762:1762))
        (PORT datac (1727:1727:1727) (1668:1668:1668))
        (PORT datad (2107:2107:2107) (1945:1945:1945))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (861:861:861))
        (PORT datab (1218:1218:1218) (1141:1141:1141))
        (PORT datac (812:812:812) (736:736:736))
        (PORT datad (787:787:787) (732:732:732))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2344:2344:2344))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (972:972:972) (975:975:975))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2299:2299:2299))
        (PORT d[1] (2322:2322:2322) (2145:2145:2145))
        (PORT d[2] (2935:2935:2935) (2704:2704:2704))
        (PORT d[3] (4917:4917:4917) (4731:4731:4731))
        (PORT clk (2820:2820:2820) (2839:2839:2839))
        (PORT ena (12224:12224:12224) (12907:12907:12907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5793:5793:5793) (5523:5523:5523))
        (PORT d[1] (2989:2989:2989) (2769:2769:2769))
        (PORT d[2] (5066:5066:5066) (4725:4725:4725))
        (PORT d[3] (2448:2448:2448) (2260:2260:2260))
        (PORT d[4] (2653:2653:2653) (2449:2449:2449))
        (PORT d[5] (7773:7773:7773) (7391:7391:7391))
        (PORT d[6] (2639:2639:2639) (2428:2428:2428))
        (PORT d[7] (8324:8324:8324) (8102:8102:8102))
        (PORT d[8] (2786:2786:2786) (2560:2560:2560))
        (PORT d[9] (2755:2755:2755) (2583:2583:2583))
        (PORT d[10] (4677:4677:4677) (4373:4373:4373))
        (PORT clk (2816:2816:2816) (2834:2834:2834))
        (PORT ena (12219:12219:12219) (12902:12902:12902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1940:1940:1940))
        (PORT clk (2816:2816:2816) (2834:2834:2834))
        (PORT ena (12219:12219:12219) (12902:12902:12902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4097:4097:4097))
        (PORT clk (2820:2820:2820) (2839:2839:2839))
        (PORT ena (12224:12224:12224) (12907:12907:12907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2839:2839:2839))
        (PORT d[0] (12224:12224:12224) (12907:12907:12907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1729:1729:1729))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1729:1729:1729))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2889:2889:2889) (2715:2715:2715))
        (PORT datab (4627:4627:4627) (4541:4541:4541))
        (PORT datac (4536:4536:4536) (4406:4406:4406))
        (PORT datad (4326:4326:4326) (4103:4103:4103))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2914:2914:2914))
        (PORT clk (2754:2754:2754) (2770:2770:2770))
        (PORT ena (14822:14822:14822) (15680:15680:15680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (4916:4916:4916))
        (PORT d[1] (8021:8021:8021) (7489:7489:7489))
        (PORT d[2] (7464:7464:7464) (6989:6989:6989))
        (PORT d[3] (8861:8861:8861) (8363:8363:8363))
        (PORT d[4] (8052:8052:8052) (7519:7519:7519))
        (PORT d[5] (5610:5610:5610) (5264:5264:5264))
        (PORT d[6] (7469:7469:7469) (6958:6958:6958))
        (PORT d[7] (6140:6140:6140) (5952:5952:5952))
        (PORT d[8] (6080:6080:6080) (5867:5867:5867))
        (PORT d[9] (7478:7478:7478) (6947:6947:6947))
        (PORT d[10] (7414:7414:7414) (7005:7005:7005))
        (PORT d[11] (4226:4226:4226) (4020:4020:4020))
        (PORT d[12] (4481:4481:4481) (4293:4293:4293))
        (PORT clk (2750:2750:2750) (2765:2765:2765))
        (PORT ena (14817:14817:14817) (15675:15675:15675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (4848:4848:4848))
        (PORT clk (2750:2750:2750) (2765:2765:2765))
        (PORT ena (14817:14817:14817) (15675:15675:15675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6977:6977:6977) (6387:6387:6387))
        (PORT clk (2754:2754:2754) (2770:2770:2770))
        (PORT ena (14822:14822:14822) (15680:15680:15680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2770:2770:2770))
        (PORT d[0] (14822:14822:14822) (15680:15680:15680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3614:3614:3614))
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT ena (5027:5027:5027) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5840:5840:5840) (5686:5686:5686))
        (PORT d[1] (6686:6686:6686) (6236:6236:6236))
        (PORT d[2] (6045:6045:6045) (5611:5611:5611))
        (PORT d[3] (6838:6838:6838) (6379:6379:6379))
        (PORT d[4] (6621:6621:6621) (6182:6182:6182))
        (PORT d[5] (6117:6117:6117) (5872:5872:5872))
        (PORT d[6] (6494:6494:6494) (6007:6007:6007))
        (PORT d[7] (5025:5025:5025) (4978:4978:4978))
        (PORT d[8] (4954:4954:4954) (4833:4833:4833))
        (PORT d[9] (6577:6577:6577) (6109:6109:6109))
        (PORT d[10] (6109:6109:6109) (5675:5675:5675))
        (PORT d[11] (6095:6095:6095) (6049:6049:6049))
        (PORT d[12] (4840:4840:4840) (4605:4605:4605))
        (PORT clk (2813:2813:2813) (2827:2827:2827))
        (PORT ena (5022:5022:5022) (5189:5189:5189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5869:5869:5869) (5829:5829:5829))
        (PORT clk (2813:2813:2813) (2827:2827:2827))
        (PORT ena (5022:5022:5022) (5189:5189:5189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6006:6006:6006) (5537:5537:5537))
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT ena (5027:5027:5027) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT d[0] (5027:5027:5027) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (1676:1676:1676))
        (PORT datab (2374:2374:2374) (2207:2207:2207))
        (PORT datac (4535:4535:4535) (4405:4405:4405))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3305:3305:3305))
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT ena (5065:5065:5065) (5236:5236:5236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6365:6365:6365) (6174:6174:6174))
        (PORT d[1] (6312:6312:6312) (5893:5893:5893))
        (PORT d[2] (6354:6354:6354) (5887:5887:5887))
        (PORT d[3] (6156:6156:6156) (5788:5788:5788))
        (PORT d[4] (6568:6568:6568) (6146:6146:6146))
        (PORT d[5] (6107:6107:6107) (5861:5861:5861))
        (PORT d[6] (6226:6226:6226) (5776:5776:5776))
        (PORT d[7] (5039:5039:5039) (4994:4994:4994))
        (PORT d[8] (4972:4972:4972) (4851:4851:4851))
        (PORT d[9] (5567:5567:5567) (5182:5182:5182))
        (PORT d[10] (5684:5684:5684) (5284:5284:5284))
        (PORT d[11] (6426:6426:6426) (6333:6333:6333))
        (PORT d[12] (4824:4824:4824) (4591:4591:4591))
        (PORT clk (2813:2813:2813) (2827:2827:2827))
        (PORT ena (5060:5060:5060) (5231:5231:5231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6214:6214:6214) (5693:5693:5693))
        (PORT clk (2813:2813:2813) (2827:2827:2827))
        (PORT ena (5060:5060:5060) (5231:5231:5231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6038:6038:6038) (5562:5562:5562))
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT ena (5065:5065:5065) (5236:5236:5236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT d[0] (5065:5065:5065) (5236:5236:5236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (3722:3722:3722))
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT ena (8163:8163:8163) (8612:8612:8612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6395:6395:6395) (6218:6218:6218))
        (PORT d[1] (5045:5045:5045) (4707:4707:4707))
        (PORT d[2] (6920:6920:6920) (6432:6432:6432))
        (PORT d[3] (4460:4460:4460) (4181:4181:4181))
        (PORT d[4] (7376:7376:7376) (6876:6876:6876))
        (PORT d[5] (5640:5640:5640) (5363:5363:5363))
        (PORT d[6] (4604:4604:4604) (4270:4270:4270))
        (PORT d[7] (6297:6297:6297) (6185:6185:6185))
        (PORT d[8] (4501:4501:4501) (4397:4397:4397))
        (PORT d[9] (6161:6161:6161) (5760:5760:5760))
        (PORT d[10] (6445:6445:6445) (5998:5998:5998))
        (PORT d[11] (7358:7358:7358) (7243:7243:7243))
        (PORT d[12] (4462:4462:4462) (4198:4198:4198))
        (PORT clk (2758:2758:2758) (2774:2774:2774))
        (PORT ena (8158:8158:8158) (8607:8607:8607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6081:6081:6081) (5584:5584:5584))
        (PORT clk (2758:2758:2758) (2774:2774:2774))
        (PORT ena (8158:8158:8158) (8607:8607:8607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6568:6568:6568) (6109:6109:6109))
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT ena (8163:8163:8163) (8612:8612:8612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT d[0] (8163:8163:8163) (8612:8612:8612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4589:4589:4589) (4465:4465:4465))
        (PORT datab (4394:4394:4394) (4158:4158:4158))
        (PORT datac (2343:2343:2343) (2175:2175:2175))
        (PORT datad (1185:1185:1185) (1096:1096:1096))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (4385:4385:4385) (4147:4147:4147))
        (PORT datac (4574:4574:4574) (4506:4506:4506))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (3651:3651:3651))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (16394:16394:16394) (17346:17346:17346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5772:5772:5772) (5604:5604:5604))
        (PORT d[1] (8516:8516:8516) (8060:8060:8060))
        (PORT d[2] (6817:6817:6817) (6363:6363:6363))
        (PORT d[3] (7541:7541:7541) (7101:7101:7101))
        (PORT d[4] (7500:7500:7500) (6972:6972:6972))
        (PORT d[5] (5823:5823:5823) (5441:5441:5441))
        (PORT d[6] (7819:7819:7819) (7181:7181:7181))
        (PORT d[7] (4208:4208:4208) (4136:4136:4136))
        (PORT d[8] (5343:5343:5343) (5183:5183:5183))
        (PORT d[9] (6899:6899:6899) (6404:6404:6404))
        (PORT d[10] (7736:7736:7736) (7324:7324:7324))
        (PORT d[11] (5630:5630:5630) (5537:5537:5537))
        (PORT d[12] (4915:4915:4915) (4732:4732:4732))
        (PORT clk (2796:2796:2796) (2811:2811:2811))
        (PORT ena (16389:16389:16389) (17341:17341:17341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3596:3596:3596))
        (PORT clk (2796:2796:2796) (2811:2811:2811))
        (PORT ena (16389:16389:16389) (17341:17341:17341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7309:7309:7309) (6688:6688:6688))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (16394:16394:16394) (17346:17346:17346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT d[0] (16394:16394:16394) (17346:17346:17346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1706:1706:1706))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1706:1706:1706))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3451:3451:3451))
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (PORT ena (16917:16917:16917) (18068:18068:18068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5849:5849:5849) (5686:5686:5686))
        (PORT d[1] (9721:9721:9721) (9293:9293:9293))
        (PORT d[2] (6930:6930:6930) (6546:6546:6546))
        (PORT d[3] (7949:7949:7949) (7500:7500:7500))
        (PORT d[4] (8997:8997:8997) (8269:8269:8269))
        (PORT d[5] (6351:6351:6351) (6004:6004:6004))
        (PORT d[6] (8797:8797:8797) (8293:8293:8293))
        (PORT d[7] (4682:4682:4682) (4646:4646:4646))
        (PORT d[8] (5294:5294:5294) (5184:5184:5184))
        (PORT d[9] (8004:8004:8004) (7354:7354:7354))
        (PORT d[10] (7753:7753:7753) (7412:7412:7412))
        (PORT d[11] (5784:5784:5784) (5568:5568:5568))
        (PORT d[12] (5406:5406:5406) (5259:5259:5259))
        (PORT clk (2797:2797:2797) (2813:2813:2813))
        (PORT ena (16912:16912:16912) (18063:18063:18063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7395:7395:7395) (7060:7060:7060))
        (PORT clk (2797:2797:2797) (2813:2813:2813))
        (PORT ena (16912:16912:16912) (18063:18063:18063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7518:7518:7518) (6805:6805:6805))
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (PORT ena (16917:16917:16917) (18068:18068:18068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (PORT d[0] (16917:16917:16917) (18068:18068:18068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3679:3679:3679))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (4693:4693:4693) (4836:4836:4836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6754:6754:6754) (6533:6533:6533))
        (PORT d[1] (5860:5860:5860) (5474:5474:5474))
        (PORT d[2] (5305:5305:5305) (4921:4921:4921))
        (PORT d[3] (5705:5705:5705) (5359:5359:5359))
        (PORT d[4] (5820:5820:5820) (5423:5423:5423))
        (PORT d[5] (6211:6211:6211) (5966:5966:5966))
        (PORT d[6] (6447:6447:6447) (5973:5973:5973))
        (PORT d[7] (5449:5449:5449) (5381:5381:5381))
        (PORT d[8] (4570:4570:4570) (4472:4472:4472))
        (PORT d[9] (4871:4871:4871) (4536:4536:4536))
        (PORT d[10] (5261:5261:5261) (4883:4883:4883))
        (PORT d[11] (6561:6561:6561) (6489:6489:6489))
        (PORT d[12] (4473:4473:4473) (4259:4259:4259))
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (PORT ena (4688:4688:4688) (4831:4831:4831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6042:6042:6042) (5673:5673:5673))
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (PORT ena (4688:4688:4688) (4831:4831:4831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5658:5658:5658) (5213:5213:5213))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (4693:4693:4693) (4836:4836:4836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT d[0] (4693:4693:4693) (4836:4836:4836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4587:4587:4587) (4463:4463:4463))
        (PORT datab (4392:4392:4392) (4156:4156:4156))
        (PORT datac (4197:4197:4197) (3792:3792:3792))
        (PORT datad (1980:1980:1980) (1821:1821:1821))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2980:2980:2980))
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (PORT ena (4569:4569:4569) (4719:4719:4719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5528:5528:5528) (5418:5418:5418))
        (PORT d[1] (6273:6273:6273) (5851:5851:5851))
        (PORT d[2] (5787:5787:5787) (5372:5372:5372))
        (PORT d[3] (5298:5298:5298) (4977:4977:4977))
        (PORT d[4] (6271:6271:6271) (5835:5835:5835))
        (PORT d[5] (6594:6594:6594) (6319:6319:6319))
        (PORT d[6] (6169:6169:6169) (5721:5721:5721))
        (PORT d[7] (6211:6211:6211) (6101:6101:6101))
        (PORT d[8] (4543:4543:4543) (4443:4443:4443))
        (PORT d[9] (5298:5298:5298) (4953:4953:4953))
        (PORT d[10] (5640:5640:5640) (5238:5238:5238))
        (PORT d[11] (6912:6912:6912) (6823:6823:6823))
        (PORT d[12] (4882:4882:4882) (4646:4646:4646))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (4564:4564:4564) (4714:4714:4714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5755:5755:5755) (5284:5284:5284))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (4564:4564:4564) (4714:4714:4714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5201:5201:5201) (4771:4771:4771))
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (PORT ena (4569:4569:4569) (4719:4719:4719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (PORT d[0] (4569:4569:4569) (4719:4719:4719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4585:4585:4585) (4461:4461:4461))
        (PORT datab (2906:2906:2906) (2787:2787:2787))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (1962:1962:1962) (1787:1787:1787))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3609:3609:3609))
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (PORT ena (4662:4662:4662) (4804:4804:4804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5539:5539:5539) (5430:5430:5430))
        (PORT d[1] (6322:6322:6322) (5898:5898:5898))
        (PORT d[2] (6405:6405:6405) (5940:5940:5940))
        (PORT d[3] (5798:5798:5798) (5435:5435:5435))
        (PORT d[4] (6216:6216:6216) (5814:5814:5814))
        (PORT d[5] (6204:6204:6204) (5958:5958:5958))
        (PORT d[6] (6163:6163:6163) (5713:5713:5713))
        (PORT d[7] (5434:5434:5434) (5365:5365:5365))
        (PORT d[8] (5016:5016:5016) (4885:4885:4885))
        (PORT d[9] (7026:7026:7026) (6519:6519:6519))
        (PORT d[10] (5659:5659:5659) (5256:5256:5256))
        (PORT d[11] (6514:6514:6514) (6444:6444:6444))
        (PORT d[12] (5205:5205:5205) (4937:4937:4937))
        (PORT clk (2806:2806:2806) (2818:2818:2818))
        (PORT ena (4657:4657:4657) (4799:4799:4799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8791:8791:8791) (8631:8631:8631))
        (PORT clk (2806:2806:2806) (2818:2818:2818))
        (PORT ena (4657:4657:4657) (4799:4799:4799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5631:5631:5631) (5191:5191:5191))
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (PORT ena (4662:4662:4662) (4804:4804:4804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (PORT d[0] (4662:4662:4662) (4804:4804:4804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3343:3343:3343))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (8526:8526:8526) (8999:8999:8999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (5811:5811:5811))
        (PORT d[1] (5469:5469:5469) (5097:5097:5097))
        (PORT d[2] (6169:6169:6169) (5733:5733:5733))
        (PORT d[3] (4839:4839:4839) (4543:4543:4543))
        (PORT d[4] (6939:6939:6939) (6460:6460:6460))
        (PORT d[5] (5679:5679:5679) (5408:5408:5408))
        (PORT d[6] (4975:4975:4975) (4614:4614:4614))
        (PORT d[7] (6346:6346:6346) (6223:6223:6223))
        (PORT d[8] (4491:4491:4491) (4386:4386:4386))
        (PORT d[9] (5749:5749:5749) (5371:5371:5371))
        (PORT d[10] (6062:6062:6062) (5641:5641:5641))
        (PORT d[11] (7299:7299:7299) (7183:7183:7183))
        (PORT d[12] (5311:5311:5311) (5044:5044:5044))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (8521:8521:8521) (8994:8994:8994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (4716:4716:4716))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (8521:8521:8521) (8994:8994:8994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6153:6153:6153) (5728:5728:5728))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (8526:8526:8526) (8999:8999:8999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT d[0] (8526:8526:8526) (8999:8999:8999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4161:4161:4161))
        (PORT clk (2771:2771:2771) (2786:2786:2786))
        (PORT ena (16610:16610:16610) (17753:17753:17753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5220:5220:5220))
        (PORT d[1] (9795:9795:9795) (9345:9345:9345))
        (PORT d[2] (7771:7771:7771) (7342:7342:7342))
        (PORT d[3] (8791:8791:8791) (8299:8299:8299))
        (PORT d[4] (9895:9895:9895) (9124:9124:9124))
        (PORT d[5] (7158:7158:7158) (6755:6755:6755))
        (PORT d[6] (9635:9635:9635) (9073:9073:9073))
        (PORT d[7] (6161:6161:6161) (5992:5992:5992))
        (PORT d[8] (6525:6525:6525) (6330:6330:6330))
        (PORT d[9] (8851:8851:8851) (8144:8144:8144))
        (PORT d[10] (9202:9202:9202) (8742:8742:8742))
        (PORT d[11] (6663:6663:6663) (6387:6387:6387))
        (PORT d[12] (6249:6249:6249) (6046:6046:6046))
        (PORT clk (2767:2767:2767) (2781:2781:2781))
        (PORT ena (16605:16605:16605) (17748:17748:17748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6250:6250:6250) (5946:5946:5946))
        (PORT clk (2767:2767:2767) (2781:2781:2781))
        (PORT ena (16605:16605:16605) (17748:17748:17748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8358:8358:8358) (7593:7593:7593))
        (PORT clk (2771:2771:2771) (2786:2786:2786))
        (PORT ena (16610:16610:16610) (17753:17753:17753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2786:2786:2786))
        (PORT d[0] (16610:16610:16610) (17753:17753:17753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3276:3276:3276))
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT ena (4505:4505:4505) (4674:4674:4674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5971:5971:5971) (5827:5827:5827))
        (PORT d[1] (6222:6222:6222) (5799:5799:5799))
        (PORT d[2] (5722:5722:5722) (5309:5309:5309))
        (PORT d[3] (5321:5321:5321) (4992:4992:4992))
        (PORT d[4] (6183:6183:6183) (5758:5758:5758))
        (PORT d[5] (6123:6123:6123) (5871:5871:5871))
        (PORT d[6] (5359:5359:5359) (4969:4969:4969))
        (PORT d[7] (5855:5855:5855) (5764:5764:5764))
        (PORT d[8] (4577:4577:4577) (4473:4473:4473))
        (PORT d[9] (5306:5306:5306) (4964:4964:4964))
        (PORT d[10] (5592:5592:5592) (5192:5192:5192))
        (PORT d[11] (4197:4197:4197) (4031:4031:4031))
        (PORT d[12] (4881:4881:4881) (4645:4645:4645))
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (PORT ena (4500:4500:4500) (4669:4669:4669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3569:3569:3569))
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (PORT ena (4500:4500:4500) (4669:4669:4669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5236:5236:5236) (4818:4818:4818))
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT ena (4505:4505:4505) (4674:4674:4674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT d[0] (4505:4505:4505) (4674:4674:4674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4583:4583:4583) (4457:4457:4457))
        (PORT datab (4386:4386:4386) (4149:4149:4149))
        (PORT datac (2393:2393:2393) (2306:2306:2306))
        (PORT datad (1587:1587:1587) (1466:1466:1466))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2401:2401:2401) (2220:2220:2220))
        (PORT datab (1638:1638:1638) (1489:1489:1489))
        (PORT datac (4537:4537:4537) (4407:4407:4407))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4686:4686:4686) (4564:4564:4564))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4572:4572:4572) (4503:4503:4503))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (310:310:310))
        (PORT datab (274:274:274) (299:299:299))
        (PORT datac (4641:4641:4641) (4517:4517:4517))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (944:944:944))
        (PORT datab (3116:3116:3116) (2897:2897:2897))
        (PORT datad (894:894:894) (869:869:869))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (594:594:594))
        (PORT datab (1200:1200:1200) (1142:1142:1142))
        (PORT datac (1131:1131:1131) (1109:1109:1109))
        (PORT datad (1035:1035:1035) (1065:1065:1065))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT ena (1686:1686:1686) (1702:1702:1702))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[29\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (586:586:586))
        (PORT datab (353:353:353) (418:418:418))
        (PORT datac (1235:1235:1235) (1187:1187:1187))
        (PORT datad (1372:1372:1372) (1344:1344:1344))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2412:2412:2412))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1847:1847:1847) (1661:1661:1661))
        (PORT clrn (2399:2399:2399) (2348:2348:2348))
        (PORT sload (2152:2152:2152) (2174:2174:2174))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1002:1002:1002) (1022:1022:1022))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~285\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2468:2468:2468))
        (PORT datab (5169:5169:5169) (4930:4930:4930))
        (PORT datac (3224:3224:3224) (3217:3217:3217))
        (PORT datad (1784:1784:1784) (1628:1628:1628))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4101:4101:4101))
        (PORT clk (2792:2792:2792) (2810:2810:2810))
        (PORT ena (9964:9964:9964) (10527:10527:10527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5416:5416:5416) (5242:5242:5242))
        (PORT d[1] (6480:6480:6480) (6006:6006:6006))
        (PORT d[2] (8346:8346:8346) (7987:7987:7987))
        (PORT d[3] (6056:6056:6056) (5603:5603:5603))
        (PORT d[4] (5073:5073:5073) (4723:4723:4723))
        (PORT d[5] (9267:9267:9267) (8447:8447:8447))
        (PORT d[6] (3506:3506:3506) (3264:3264:3264))
        (PORT d[7] (5254:5254:5254) (5148:5148:5148))
        (PORT d[8] (5257:5257:5257) (5085:5085:5085))
        (PORT d[9] (4120:4120:4120) (3903:3903:3903))
        (PORT d[10] (2940:2940:2940) (2706:2706:2706))
        (PORT d[11] (6999:6999:6999) (6954:6954:6954))
        (PORT d[12] (8632:8632:8632) (8081:8081:8081))
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (PORT ena (9959:9959:9959) (10522:10522:10522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5748:5748:5748) (5472:5472:5472))
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (PORT ena (9959:9959:9959) (10522:10522:10522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4393:4393:4393))
        (PORT clk (2792:2792:2792) (2810:2810:2810))
        (PORT ena (9964:9964:9964) (10527:10527:10527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2810:2810:2810))
        (PORT d[0] (9964:9964:9964) (10527:10527:10527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3350:3350:3350))
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (PORT ena (9535:9535:9535) (10072:10072:10072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5046:5046:5046) (4892:4892:4892))
        (PORT d[1] (5680:5680:5680) (5284:5284:5284))
        (PORT d[2] (7972:7972:7972) (7645:7645:7645))
        (PORT d[3] (5656:5656:5656) (5230:5230:5230))
        (PORT d[4] (4643:4643:4643) (4314:4314:4314))
        (PORT d[5] (8454:8454:8454) (7693:7693:7693))
        (PORT d[6] (3899:3899:3899) (3637:3637:3637))
        (PORT d[7] (4891:4891:4891) (4798:4798:4798))
        (PORT d[8] (4492:4492:4492) (4384:4384:4384))
        (PORT d[9] (5275:5275:5275) (5037:5037:5037))
        (PORT d[10] (6777:6777:6777) (6510:6510:6510))
        (PORT d[11] (6625:6625:6625) (6608:6608:6608))
        (PORT d[12] (8246:8246:8246) (7721:7721:7721))
        (PORT clk (2803:2803:2803) (2820:2820:2820))
        (PORT ena (9530:9530:9530) (10067:10067:10067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8409:8409:8409) (8073:8073:8073))
        (PORT clk (2803:2803:2803) (2820:2820:2820))
        (PORT ena (9530:9530:9530) (10067:10067:10067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4109:4109:4109) (4012:4012:4012))
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (PORT ena (9535:9535:9535) (10072:10072:10072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (PORT d[0] (9535:9535:9535) (10072:10072:10072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~286\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2189:2189:2189))
        (PORT datab (1723:1723:1723) (1681:1681:1681))
        (PORT datac (1857:1857:1857) (1794:1794:1794))
        (PORT datad (2075:2075:2075) (1967:1967:1967))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (3782:3782:3782))
        (PORT clk (2797:2797:2797) (2815:2815:2815))
        (PORT ena (9564:9564:9564) (10097:10097:10097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5241:5241:5241))
        (PORT d[1] (6099:6099:6099) (5642:5642:5642))
        (PORT d[2] (8376:8376:8376) (8016:8016:8016))
        (PORT d[3] (6090:6090:6090) (5634:5634:5634))
        (PORT d[4] (4700:4700:4700) (4374:4374:4374))
        (PORT d[5] (8841:8841:8841) (8054:8054:8054))
        (PORT d[6] (3498:3498:3498) (3256:3256:3256))
        (PORT d[7] (5246:5246:5246) (5139:5139:5139))
        (PORT d[8] (5595:5595:5595) (5396:5396:5396))
        (PORT d[9] (5318:5318:5318) (5078:5078:5078))
        (PORT d[10] (2925:2925:2925) (2698:2698:2698))
        (PORT d[11] (7046:7046:7046) (6998:6998:6998))
        (PORT d[12] (8631:8631:8631) (8081:8081:8081))
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT ena (9559:9559:9559) (10092:10092:10092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5165:5165:5165) (5121:5121:5121))
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT ena (9559:9559:9559) (10092:10092:10092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (4430:4430:4430))
        (PORT clk (2797:2797:2797) (2815:2815:2815))
        (PORT ena (9564:9564:9564) (10097:10097:10097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2815:2815:2815))
        (PORT d[0] (9564:9564:9564) (10097:10097:10097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1426:1426:1426))
        (PORT clk (2803:2803:2803) (2813:2813:2813))
        (PORT ena (6699:6699:6699) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1321:1321:1321))
        (PORT d[1] (1269:1269:1269) (1182:1182:1182))
        (PORT d[2] (4823:4823:4823) (4458:4458:4458))
        (PORT d[3] (1620:1620:1620) (1477:1477:1477))
        (PORT d[4] (1325:1325:1325) (1234:1234:1234))
        (PORT d[5] (1316:1316:1316) (1241:1241:1241))
        (PORT d[6] (1272:1272:1272) (1189:1189:1189))
        (PORT d[7] (952:952:952) (892:892:892))
        (PORT d[8] (1916:1916:1916) (1757:1757:1757))
        (PORT d[9] (3338:3338:3338) (3141:3141:3141))
        (PORT d[10] (5057:5057:5057) (4677:4677:4677))
        (PORT d[11] (2945:2945:2945) (2705:2705:2705))
        (PORT d[12] (3663:3663:3663) (3395:3395:3395))
        (PORT clk (2799:2799:2799) (2808:2808:2808))
        (PORT ena (6694:6694:6694) (7045:7045:7045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1759:1759:1759))
        (PORT clk (2799:2799:2799) (2808:2808:2808))
        (PORT ena (6694:6694:6694) (7045:7045:7045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1404:1404:1404))
        (PORT clk (2803:2803:2803) (2813:2813:2813))
        (PORT ena (6699:6699:6699) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2813:2813:2813))
        (PORT d[0] (6699:6699:6699) (7050:7050:7050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~287\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2485:2485:2485) (2315:2315:2315))
        (PORT datac (1041:1041:1041) (934:934:934))
        (PORT datad (1539:1539:1539) (1475:1475:1475))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (1724:1724:1724) (1683:1683:1683))
        (PORT datac (4456:4456:4456) (4320:4320:4320))
        (PORT datad (746:746:746) (677:677:677))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3183:3183:3183))
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (PORT ena (8508:8508:8508) (8971:8971:8971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (2843:2843:2843))
        (PORT d[1] (7793:7793:7793) (7399:7399:7399))
        (PORT d[2] (7905:7905:7905) (7574:7574:7574))
        (PORT d[3] (3588:3588:3588) (3324:3324:3324))
        (PORT d[4] (6992:6992:6992) (6625:6625:6625))
        (PORT d[5] (3024:3024:3024) (2837:2837:2837))
        (PORT d[6] (6881:6881:6881) (6456:6456:6456))
        (PORT d[7] (4982:4982:4982) (4860:4860:4860))
        (PORT d[8] (5193:5193:5193) (4939:4939:4939))
        (PORT d[9] (4576:4576:4576) (4397:4397:4397))
        (PORT d[10] (6393:6393:6393) (6240:6240:6240))
        (PORT d[11] (7727:7727:7727) (7374:7374:7374))
        (PORT d[12] (7310:7310:7310) (6773:6773:6773))
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT ena (8503:8503:8503) (8966:8966:8966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4689:4689:4689))
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT ena (8503:8503:8503) (8966:8966:8966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3267:3267:3267))
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (PORT ena (8508:8508:8508) (8971:8971:8971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (PORT d[0] (8508:8508:8508) (8971:8971:8971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1868:1868:1868))
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (PORT ena (11101:11101:11101) (11719:11719:11719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3096:3096:3096))
        (PORT d[1] (3414:3414:3414) (3134:3134:3134))
        (PORT d[2] (5857:5857:5857) (5471:5471:5471))
        (PORT d[3] (2381:2381:2381) (2190:2190:2190))
        (PORT d[4] (2306:2306:2306) (2140:2140:2140))
        (PORT d[5] (3058:3058:3058) (2871:2871:2871))
        (PORT d[6] (1835:1835:1835) (1673:1673:1673))
        (PORT d[7] (1436:1436:1436) (1305:1305:1305))
        (PORT d[8] (2269:2269:2269) (2081:2081:2081))
        (PORT d[9] (5465:5465:5465) (5169:5169:5169))
        (PORT d[10] (5069:5069:5069) (4701:4701:4701))
        (PORT d[11] (1633:1633:1633) (1525:1525:1525))
        (PORT d[12] (2385:2385:2385) (2198:2198:2198))
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (PORT ena (11096:11096:11096) (11714:11714:11714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2327:2327:2327))
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (PORT ena (11096:11096:11096) (11714:11714:11714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5676:5676:5676) (5208:5208:5208))
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (PORT ena (11101:11101:11101) (11719:11719:11719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (PORT d[0] (11101:11101:11101) (11719:11719:11719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (2854:2854:2854))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (8219:8219:8219) (8662:8662:8662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2500:2500:2500))
        (PORT d[1] (7801:7801:7801) (7408:7408:7408))
        (PORT d[2] (8364:8364:8364) (8004:8004:8004))
        (PORT d[3] (3578:3578:3578) (3304:3304:3304))
        (PORT d[4] (7023:7023:7023) (6664:6664:6664))
        (PORT d[5] (3817:3817:3817) (3589:3589:3589))
        (PORT d[6] (6913:6913:6913) (6487:6487:6487))
        (PORT d[7] (5408:5408:5408) (5256:5256:5256))
        (PORT d[8] (5203:5203:5203) (4957:4957:4957))
        (PORT d[9] (5000:5000:5000) (4790:4790:4790))
        (PORT d[10] (5996:5996:5996) (5856:5856:5856))
        (PORT d[11] (7388:7388:7388) (7053:7053:7053))
        (PORT d[12] (7689:7689:7689) (7134:7134:7134))
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (PORT ena (8214:8214:8214) (8657:8657:8657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8035:8035:8035) (7781:7781:7781))
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (PORT ena (8214:8214:8214) (8657:8657:8657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3266:3266:3266))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (8219:8219:8219) (8662:8662:8662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT d[0] (8219:8219:8219) (8662:8662:8662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2652:2652:2652))
        (PORT clk (2821:2821:2821) (2839:2839:2839))
        (PORT ena (12223:12223:12223) (12906:12906:12906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5787:5787:5787) (5543:5543:5543))
        (PORT d[1] (2952:2952:2952) (2733:2733:2733))
        (PORT d[2] (5421:5421:5421) (5047:5047:5047))
        (PORT d[3] (2386:2386:2386) (2204:2204:2204))
        (PORT d[4] (5096:5096:5096) (4751:4751:4751))
        (PORT d[5] (7774:7774:7774) (7392:7392:7392))
        (PORT d[6] (2622:2622:2622) (2413:2413:2413))
        (PORT d[7] (8775:8775:8775) (8523:8523:8523))
        (PORT d[8] (2318:2318:2318) (2119:2119:2119))
        (PORT d[9] (2733:2733:2733) (2562:2562:2562))
        (PORT d[10] (4645:4645:4645) (4342:4342:4342))
        (PORT d[11] (5115:5115:5115) (4859:4859:4859))
        (PORT d[12] (3664:3664:3664) (3402:3402:3402))
        (PORT clk (2817:2817:2817) (2834:2834:2834))
        (PORT ena (12218:12218:12218) (12901:12901:12901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6486:6486:6486) (6128:6128:6128))
        (PORT clk (2817:2817:2817) (2834:2834:2834))
        (PORT ena (12218:12218:12218) (12901:12901:12901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4422:4422:4422))
        (PORT clk (2821:2821:2821) (2839:2839:2839))
        (PORT ena (12223:12223:12223) (12906:12906:12906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2839:2839:2839))
        (PORT d[0] (12223:12223:12223) (12906:12906:12906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1729:1729:1729))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1729:1729:1729))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~280\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3221:3221:3221) (3147:3147:3147))
        (PORT datab (1724:1724:1724) (1683:1683:1683))
        (PORT datac (1864:1864:1864) (1802:1802:1802))
        (PORT datad (1954:1954:1954) (1788:1788:1788))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~281\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3304:3304:3304) (3203:3203:3203))
        (PORT datab (1911:1911:1911) (1847:1847:1847))
        (PORT datac (815:815:815) (746:746:746))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (2804:2804:2804))
        (PORT clk (2811:2811:2811) (2827:2827:2827))
        (PORT ena (8184:8184:8184) (8619:8619:8619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (2822:2822:2822))
        (PORT d[1] (7802:7802:7802) (7409:7409:7409))
        (PORT d[2] (8379:8379:8379) (8020:8020:8020))
        (PORT d[3] (3547:3547:3547) (3275:3275:3275))
        (PORT d[4] (7056:7056:7056) (6695:6695:6695))
        (PORT d[5] (3046:3046:3046) (2855:2855:2855))
        (PORT d[6] (7267:7267:7267) (6816:6816:6816))
        (PORT d[7] (5375:5375:5375) (5227:5227:5227))
        (PORT d[8] (5546:5546:5546) (5276:5276:5276))
        (PORT d[9] (4638:4638:4638) (4460:4460:4460))
        (PORT d[10] (3306:3306:3306) (3039:3039:3039))
        (PORT d[11] (6975:6975:6975) (6676:6676:6676))
        (PORT d[12] (7767:7767:7767) (7211:7211:7211))
        (PORT clk (2807:2807:2807) (2822:2822:2822))
        (PORT ena (8179:8179:8179) (8614:8614:8614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6737:6737:6737) (6708:6708:6708))
        (PORT clk (2807:2807:2807) (2822:2822:2822))
        (PORT ena (8179:8179:8179) (8614:8614:8614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3258:3258:3258))
        (PORT clk (2811:2811:2811) (2827:2827:2827))
        (PORT ena (8184:8184:8184) (8619:8619:8619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2827:2827:2827))
        (PORT d[0] (8184:8184:8184) (8619:8619:8619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (3191:3191:3191))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (9745:9745:9745) (10235:10235:10235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5155:5155:5155) (4749:4749:4749))
        (PORT d[1] (7396:7396:7396) (7043:7043:7043))
        (PORT d[2] (8935:8935:8935) (8420:8420:8420))
        (PORT d[3] (5293:5293:5293) (4822:4822:4822))
        (PORT d[4] (9587:9587:9587) (9219:9219:9219))
        (PORT d[5] (4623:4623:4623) (4247:4247:4247))
        (PORT d[6] (6647:6647:6647) (6301:6301:6301))
        (PORT d[7] (4749:4749:4749) (4732:4732:4732))
        (PORT d[8] (6077:6077:6077) (5845:5845:5845))
        (PORT d[9] (5531:5531:5531) (5352:5352:5352))
        (PORT d[10] (6435:6435:6435) (6280:6280:6280))
        (PORT d[11] (8565:8565:8565) (8216:8216:8216))
        (PORT d[12] (7497:7497:7497) (6910:6910:6910))
        (PORT clk (2787:2787:2787) (2802:2802:2802))
        (PORT ena (9740:9740:9740) (10230:10230:10230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5591:5591:5591) (5174:5174:5174))
        (PORT clk (2787:2787:2787) (2802:2802:2802))
        (PORT ena (9740:9740:9740) (10230:10230:10230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3032:3032:3032))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (9745:9745:9745) (10235:10235:10235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT d[0] (9745:9745:9745) (10235:10235:10235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2457:2457:2457))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (8190:8190:8190) (8636:8636:8636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2507:2507:2507))
        (PORT d[1] (8257:8257:8257) (7833:7833:7833))
        (PORT d[2] (8322:8322:8322) (7966:7966:7966))
        (PORT d[3] (3601:3601:3601) (3319:3319:3319))
        (PORT d[4] (6984:6984:6984) (6625:6625:6625))
        (PORT d[5] (2999:2999:2999) (2814:2814:2814))
        (PORT d[6] (7321:7321:7321) (6870:6870:6870))
        (PORT d[7] (5416:5416:5416) (5265:5265:5265))
        (PORT d[8] (5593:5593:5593) (5320:5320:5320))
        (PORT d[9] (4598:4598:4598) (4423:4423:4423))
        (PORT d[10] (3756:3756:3756) (3451:3451:3451))
        (PORT d[11] (6955:6955:6955) (6616:6616:6616))
        (PORT d[12] (8097:8097:8097) (7508:7508:7508))
        (PORT clk (2804:2804:2804) (2819:2819:2819))
        (PORT ena (8185:8185:8185) (8631:8631:8631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6127:6127:6127) (5776:5776:5776))
        (PORT clk (2804:2804:2804) (2819:2819:2819))
        (PORT ena (8185:8185:8185) (8631:8631:8631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3212:3212:3212))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (8190:8190:8190) (8636:8636:8636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT d[0] (8190:8190:8190) (8636:8636:8636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4849:4849:4849) (4469:4469:4469))
        (PORT clk (2769:2769:2769) (2787:2787:2787))
        (PORT ena (10319:10319:10319) (10913:10913:10913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5815:5815:5815) (5618:5618:5618))
        (PORT d[1] (6879:6879:6879) (6364:6364:6364))
        (PORT d[2] (8340:8340:8340) (7983:7983:7983))
        (PORT d[3] (5827:5827:5827) (5397:5397:5397))
        (PORT d[4] (5500:5500:5500) (5130:5130:5130))
        (PORT d[5] (3911:3911:3911) (3607:3607:3607))
        (PORT d[6] (3079:3079:3079) (2858:2858:2858))
        (PORT d[7] (5686:5686:5686) (5555:5555:5555))
        (PORT d[8] (5648:5648:5648) (5440:5440:5440))
        (PORT d[9] (4165:4165:4165) (3953:3953:3953))
        (PORT d[10] (3444:3444:3444) (3191:3191:3191))
        (PORT d[11] (2847:2847:2847) (2664:2664:2664))
        (PORT d[12] (5033:5033:5033) (4620:4620:4620))
        (PORT clk (2765:2765:2765) (2782:2782:2782))
        (PORT ena (10314:10314:10314) (10908:10908:10908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6109:6109:6109) (5795:5795:5795))
        (PORT clk (2765:2765:2765) (2782:2782:2782))
        (PORT ena (10314:10314:10314) (10908:10908:10908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4918:4918:4918) (4758:4758:4758))
        (PORT clk (2769:2769:2769) (2787:2787:2787))
        (PORT ena (10319:10319:10319) (10913:10913:10913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2787:2787:2787))
        (PORT d[0] (10319:10319:10319) (10913:10913:10913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~282\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2247:2247:2247) (2084:2084:2084))
        (PORT datab (1724:1724:1724) (1683:1683:1683))
        (PORT datac (1865:1865:1865) (1804:1804:1804))
        (PORT datad (2021:2021:2021) (1918:1918:1918))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~283\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3324:3324:3324) (3022:3022:3022))
        (PORT datab (4611:4611:4611) (4369:4369:4369))
        (PORT datac (1856:1856:1856) (1792:1792:1792))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~284\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (314:314:314))
        (PORT datab (4506:4506:4506) (4358:4358:4358))
        (PORT datac (4633:4633:4633) (4503:4503:4503))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1336:1336:1336))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4634:4634:4634) (4504:4504:4504))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (805:805:805))
        (PORT datab (1222:1222:1222) (1101:1101:1101))
        (PORT datad (1774:1774:1774) (1682:1682:1682))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (594:594:594))
        (PORT datab (1609:1609:1609) (1457:1457:1457))
        (PORT datac (1130:1130:1130) (1108:1108:1108))
        (PORT datad (1034:1034:1034) (1064:1064:1064))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT ena (1686:1686:1686) (1702:1702:1702))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[28\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1467:1467:1467))
        (PORT datab (1820:1820:1820) (1762:1762:1762))
        (PORT datac (1725:1725:1725) (1665:1665:1665))
        (PORT datad (1244:1244:1244) (1188:1188:1188))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (850:850:850))
        (PORT datab (1217:1217:1217) (1140:1140:1140))
        (PORT datac (808:808:808) (771:771:771))
        (PORT datad (596:596:596) (609:609:609))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (828:828:828))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (750:750:750) (687:687:687))
        (PORT datad (837:837:837) (796:796:796))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2371:2371:2371) (2210:2210:2210))
        (PORT datab (1603:1603:1603) (1550:1550:1550))
        (PORT datac (1207:1207:1207) (1126:1126:1126))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1365:1365:1365))
        (PORT datab (562:562:562) (589:589:589))
        (PORT datac (294:294:294) (371:371:371))
        (PORT datad (1666:1666:1666) (1526:1526:1526))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[25\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1358:1358:1358))
        (PORT datab (1192:1192:1192) (1075:1075:1075))
        (PORT datac (1345:1345:1345) (1291:1291:1291))
        (PORT datad (1376:1376:1376) (1352:1352:1352))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1696:1696:1696) (1625:1625:1625))
        (PORT clrn (2394:2394:2394) (2344:2344:2344))
        (PORT sload (2097:2097:2097) (2128:2128:2128))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1349:1349:1349))
        (PORT datab (353:353:353) (439:439:439))
        (PORT datad (314:314:314) (392:392:392))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1643:1643:1643) (1584:1584:1584))
        (PORT clrn (2394:2394:2394) (2344:2344:2344))
        (PORT sload (2097:2097:2097) (2128:2128:2128))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[23\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1348:1348:1348))
        (PORT datab (364:364:364) (441:441:441))
        (PORT datad (313:313:313) (390:390:390))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2648:2648:2648) (2459:2459:2459))
        (PORT clrn (2394:2394:2394) (2344:2344:2344))
        (PORT sload (2097:2097:2097) (2128:2128:2128))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1349:1349:1349))
        (PORT datab (930:930:930) (932:932:932))
        (PORT datad (315:315:315) (392:392:392))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2348:2348:2348) (2218:2218:2218))
        (PORT clrn (2394:2394:2394) (2344:2344:2344))
        (PORT sload (2097:2097:2097) (2128:2128:2128))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[21\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1092:1092:1092))
        (PORT datab (372:372:372) (456:456:456))
        (PORT datad (961:961:961) (949:949:949))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1963:1963:1963) (1852:1852:1852))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1099:1099:1099))
        (PORT datab (371:371:371) (455:455:455))
        (PORT datad (323:323:323) (394:394:394))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1363:1363:1363) (1365:1365:1365))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1096:1096:1096))
        (PORT datab (371:371:371) (454:454:454))
        (PORT datad (331:331:331) (405:405:405))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1652:1652:1652) (1602:1602:1602))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (463:463:463))
        (PORT datab (372:372:372) (455:455:455))
        (PORT datad (1017:1017:1017) (1034:1034:1034))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1821:1821:1821) (1773:1773:1773))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1102:1102:1102))
        (PORT datab (365:365:365) (443:443:443))
        (PORT datad (331:331:331) (405:405:405))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2024:2024:2024) (1940:1940:1940))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (467:467:467))
        (PORT datab (371:371:371) (451:451:451))
        (PORT datad (1011:1011:1011) (1027:1027:1027))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1909:1909:1909) (1790:1790:1790))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (622:622:622))
        (PORT datab (370:370:370) (453:453:453))
        (PORT datad (1009:1009:1009) (1024:1024:1024))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1950:1950:1950) (1856:1856:1856))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1088:1088:1088))
        (PORT datab (371:371:371) (455:455:455))
        (PORT datad (329:329:329) (406:406:406))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1652:1652:1652) (1598:1598:1598))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1093:1093:1093))
        (PORT datab (371:371:371) (454:454:454))
        (PORT datad (331:331:331) (408:408:408))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1676:1676:1676) (1609:1609:1609))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (474:474:474))
        (PORT datab (372:372:372) (455:455:455))
        (PORT datad (1016:1016:1016) (1032:1032:1032))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1296:1296:1296) (1269:1269:1269))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1100:1100:1100))
        (PORT datab (372:372:372) (452:452:452))
        (PORT datad (329:329:329) (406:406:406))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1025:1025:1025) (1046:1046:1046))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (463:463:463))
        (PORT datab (605:605:605) (632:632:632))
        (PORT datad (1020:1020:1020) (1038:1038:1038))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1646:1646:1646) (1603:1603:1603))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1098:1098:1098))
        (PORT datab (371:371:371) (451:451:451))
        (PORT datad (333:333:333) (407:407:407))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2196:2196:2196) (2134:2134:2134))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (467:467:467))
        (PORT datab (882:882:882) (873:873:873))
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1388:1388:1388) (1375:1375:1375))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1091:1091:1091))
        (PORT datab (1277:1277:1277) (1213:1213:1213))
        (PORT datad (330:330:330) (404:404:404))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1707:1707:1707) (1649:1649:1649))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (PORT sload (2079:2079:2079) (2114:2114:2114))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (452:452:452))
        (PORT datab (1008:1008:1008) (1017:1017:1017))
        (PORT datad (1191:1191:1191) (1128:1128:1128))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1294:1294:1294) (1268:1268:1268))
        (PORT clrn (2388:2388:2388) (2340:2340:2340))
        (PORT sload (3090:3090:3090) (2975:2975:2975))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (611:611:611))
        (PORT datab (1011:1011:1011) (1020:1020:1020))
        (PORT datad (323:323:323) (393:393:393))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (973:973:973) (1004:1004:1004))
        (PORT clrn (2388:2388:2388) (2340:2340:2340))
        (PORT sload (3090:3090:3090) (2975:2975:2975))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1015:1015:1015))
        (PORT datab (1010:1010:1010) (1019:1019:1019))
        (PORT datad (542:542:542) (565:565:565))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1289:1289:1289) (1246:1246:1246))
        (PORT clrn (2388:2388:2388) (2340:2340:2340))
        (PORT sload (3090:3090:3090) (2975:2975:2975))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (559:559:559))
        (PORT datab (371:371:371) (454:454:454))
        (PORT datad (970:970:970) (956:956:956))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1634:1634:1634) (1563:1563:1563))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sload (2417:2417:2417) (2407:2407:2407))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (450:450:450))
        (PORT datab (371:371:371) (455:455:455))
        (PORT datad (397:397:397) (505:505:505))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1385:1385:1385) (1374:1374:1374))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sload (2417:2417:2417) (2407:2407:2407))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (555:555:555))
        (PORT datab (371:371:371) (455:455:455))
        (PORT datad (329:329:329) (406:406:406))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1340:1340:1340) (1296:1296:1296))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sload (2417:2417:2417) (2407:2407:2407))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (330:330:330))
        (PORT datab (370:370:370) (454:454:454))
        (PORT datad (396:396:396) (503:503:503))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1667:1667:1667) (1611:1611:1611))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sload (2417:2417:2417) (2407:2407:2407))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_logical\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1113:1113:1113))
        (PORT datab (1775:1775:1775) (1727:1727:1727))
        (PORT datad (1624:1624:1624) (1555:1555:1555))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_logical\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2142:2142:2142))
        (PORT datab (1690:1690:1690) (1610:1610:1610))
        (PORT datad (1129:1129:1129) (1048:1048:1048))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (460:460:460))
        (PORT datab (334:334:334) (410:410:410))
        (PORT datac (321:321:321) (400:400:400))
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (330:330:330))
        (PORT datab (372:372:372) (452:452:452))
        (PORT datad (396:396:396) (503:503:503))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1958:1958:1958) (1861:1861:1861))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sload (2417:2417:2417) (2407:2407:2407))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (558:558:558))
        (PORT datab (363:363:363) (440:440:440))
        (PORT datad (539:539:539) (566:566:566))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1680:1680:1680) (1608:1608:1608))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sload (2417:2417:2417) (2407:2407:2407))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[29\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (558:558:558))
        (PORT datab (1301:1301:1301) (1216:1216:1216))
        (PORT datad (330:330:330) (407:407:407))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2368:2368:2368) (2224:2224:2224))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sload (2417:2417:2417) (2407:2407:2407))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1229:1229:1229))
        (PORT datab (1306:1306:1306) (1254:1254:1254))
        (PORT datad (312:312:312) (395:395:395))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1920:1920:1920) (1820:1820:1820))
        (PORT clrn (2394:2394:2394) (2344:2344:2344))
        (PORT sload (2097:2097:2097) (2128:2128:2128))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1347:1347:1347))
        (PORT datab (387:387:387) (464:464:464))
        (PORT datad (310:310:310) (390:390:390))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1713:1713:1713) (1658:1658:1658))
        (PORT clrn (2394:2394:2394) (2344:2344:2344))
        (PORT sload (2097:2097:2097) (2128:2128:2128))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[27\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1531:1531:1531))
        (PORT datab (1771:1771:1771) (1707:1707:1707))
        (PORT datac (1240:1240:1240) (1200:1200:1200))
        (PORT datad (1759:1759:1759) (1715:1715:1715))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (445:445:445))
        (PORT datab (882:882:882) (801:801:801))
        (PORT datac (1168:1168:1168) (1093:1093:1093))
        (PORT datad (490:490:490) (462:462:462))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (862:862:862))
        (PORT datab (1084:1084:1084) (1066:1066:1066))
        (PORT datac (1223:1223:1223) (1118:1118:1118))
        (PORT datad (1058:1058:1058) (1032:1032:1032))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1603:1603:1603) (1549:1549:1549))
        (PORT datac (2309:2309:2309) (2164:2164:2164))
        (PORT datad (1182:1182:1182) (1074:1074:1074))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1499:1499:1499))
        (PORT datab (1146:1146:1146) (1218:1218:1218))
        (PORT datac (767:767:767) (699:699:699))
        (PORT datad (1936:1936:1936) (1795:1795:1795))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT asdata (1933:1933:1933) (1848:1848:1848))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (806:806:806))
        (PORT datab (2889:2889:2889) (2891:2891:2891))
        (PORT datad (1774:1774:1774) (1681:1681:1681))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (593:593:593))
        (PORT datab (1079:1079:1079) (1115:1115:1115))
        (PORT datac (1128:1128:1128) (1106:1106:1106))
        (PORT datad (864:864:864) (804:804:804))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT ena (1686:1686:1686) (1702:1702:1702))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (419:419:419))
        (PORT datab (618:618:618) (624:624:624))
        (PORT datac (1336:1336:1336) (1311:1311:1311))
        (PORT datad (1666:1666:1666) (1525:1525:1525))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[26\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (500:500:500))
        (PORT datab (1408:1408:1408) (1344:1344:1344))
        (PORT datac (1289:1289:1289) (1298:1298:1298))
        (PORT datad (1367:1367:1367) (1342:1342:1342))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[26\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2285:2285:2285))
        (PORT datab (1820:1820:1820) (1762:1762:1762))
        (PORT datac (1726:1726:1726) (1667:1667:1667))
        (PORT datad (1219:1219:1219) (1185:1185:1185))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (894:894:894))
        (PORT datab (547:547:547) (510:510:510))
        (PORT datac (1168:1168:1168) (1093:1093:1093))
        (PORT datad (313:313:313) (393:393:393))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (814:814:814))
        (PORT datab (1124:1124:1124) (1009:1009:1009))
        (PORT datac (710:710:710) (643:643:643))
        (PORT datad (708:708:708) (646:646:646))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1978:1978:1978) (1876:1876:1876))
        (PORT datac (1017:1017:1017) (1040:1040:1040))
        (PORT datad (240:240:240) (258:258:258))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (794:794:794))
        (PORT datab (916:916:916) (894:894:894))
        (PORT datad (3687:3687:3687) (3402:3402:3402))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (593:593:593))
        (PORT datab (1448:1448:1448) (1374:1374:1374))
        (PORT datac (1128:1128:1128) (1106:1106:1106))
        (PORT datad (1032:1032:1032) (1061:1061:1061))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT ena (1686:1686:1686) (1702:1702:1702))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1651:1651:1651))
        (PORT datab (354:354:354) (420:420:420))
        (PORT datac (297:297:297) (375:375:375))
        (PORT datad (938:938:938) (941:941:941))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[20\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1283:1283:1283))
        (PORT datab (1592:1592:1592) (1434:1434:1434))
        (PORT datad (1881:1881:1881) (1691:1691:1691))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (421:421:421))
        (PORT datad (1534:1534:1534) (1512:1512:1512))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6919:6919:6919) (6600:6600:6600))
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT ena (14230:14230:14230) (15227:15227:15227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4829:4829:4829) (4584:4584:4584))
        (PORT d[1] (11466:11466:11466) (10959:10959:10959))
        (PORT d[2] (10254:10254:10254) (9694:9694:9694))
        (PORT d[3] (10919:10919:10919) (10331:10331:10331))
        (PORT d[4] (12023:12023:12023) (11131:11131:11131))
        (PORT d[5] (9156:9156:9156) (8638:8638:8638))
        (PORT d[6] (12025:12025:12025) (11316:11316:11316))
        (PORT d[7] (4332:4332:4332) (4237:4237:4237))
        (PORT d[8] (8579:8579:8579) (8270:8270:8270))
        (PORT d[9] (10866:10866:10866) (10044:10044:10044))
        (PORT d[10] (10929:10929:10929) (10401:10401:10401))
        (PORT d[11] (5614:5614:5614) (5399:5399:5399))
        (PORT d[12] (8269:8269:8269) (7962:7962:7962))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (14225:14225:14225) (15222:15222:15222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5144:5144:5144))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (14225:14225:14225) (15222:15222:15222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7921:7921:7921) (7169:7169:7169))
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT ena (14230:14230:14230) (15227:15227:15227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT d[0] (14230:14230:14230) (15227:15227:15227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2114:2114:2114))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (7816:7816:7816) (8238:8238:8238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2118:2118:2118))
        (PORT d[1] (7309:7309:7309) (6887:6887:6887))
        (PORT d[2] (8726:8726:8726) (8343:8343:8343))
        (PORT d[3] (6497:6497:6497) (6072:6072:6072))
        (PORT d[4] (6980:6980:6980) (6606:6606:6606))
        (PORT d[5] (2584:2584:2584) (2423:2423:2423))
        (PORT d[6] (7730:7730:7730) (7256:7256:7256))
        (PORT d[7] (5827:5827:5827) (5653:5653:5653))
        (PORT d[8] (5980:5980:5980) (5689:5689:5689))
        (PORT d[9] (5008:5008:5008) (4809:4809:4809))
        (PORT d[10] (3417:3417:3417) (3145:3145:3145))
        (PORT d[11] (7166:7166:7166) (6762:6762:6762))
        (PORT d[12] (8514:8514:8514) (7897:7897:7897))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (7811:7811:7811) (8233:8233:8233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6111:6111:6111) (6128:6128:6128))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (7811:7811:7811) (8233:8233:8233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5729:5729:5729) (5359:5359:5359))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (7816:7816:7816) (8238:8238:8238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT d[0] (7816:7816:7816) (8238:8238:8238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~237\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2709:2709:2709) (2724:2724:2724))
        (PORT datab (2903:2903:2903) (2815:2815:2815))
        (PORT datac (3278:3278:3278) (3259:3259:3259))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5545:5545:5545) (5127:5127:5127))
        (PORT clk (2785:2785:2785) (2804:2804:2804))
        (PORT ena (11797:11797:11797) (12379:12379:12379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6602:6602:6602) (6171:6171:6171))
        (PORT d[1] (7865:7865:7865) (7539:7539:7539))
        (PORT d[2] (9778:9778:9778) (9289:9289:9289))
        (PORT d[3] (7993:7993:7993) (7350:7350:7350))
        (PORT d[4] (9518:9518:9518) (9103:9103:9103))
        (PORT d[5] (8434:8434:8434) (7601:7601:7601))
        (PORT d[6] (8749:8749:8749) (8332:8332:8332))
        (PORT d[7] (4751:4751:4751) (4743:4743:4743))
        (PORT d[8] (5258:5258:5258) (5097:5097:5097))
        (PORT d[9] (4715:4715:4715) (4609:4609:4609))
        (PORT d[10] (8110:8110:8110) (7899:7899:7899))
        (PORT d[11] (7454:7454:7454) (7205:7205:7205))
        (PORT d[12] (10867:10867:10867) (9882:9882:9882))
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (PORT ena (11792:11792:11792) (12374:12374:12374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5498:5498:5498) (5198:5198:5198))
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (PORT ena (11792:11792:11792) (12374:12374:12374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8191:8191:8191) (7680:7680:7680))
        (PORT clk (2785:2785:2785) (2804:2804:2804))
        (PORT ena (11797:11797:11797) (12379:12379:12379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2804:2804:2804))
        (PORT d[0] (11797:11797:11797) (12379:12379:12379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5478:5478:5478) (5013:5013:5013))
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (PORT ena (12076:12076:12076) (12726:12726:12726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7642:7642:7642) (7092:7092:7092))
        (PORT d[1] (10949:10949:10949) (10337:10337:10337))
        (PORT d[2] (7973:7973:7973) (7402:7402:7402))
        (PORT d[3] (9954:9954:9954) (9191:9191:9191))
        (PORT d[4] (6956:6956:6956) (6693:6693:6693))
        (PORT d[5] (8774:8774:8774) (8374:8374:8374))
        (PORT d[6] (11021:11021:11021) (10439:10439:10439))
        (PORT d[7] (7216:7216:7216) (6583:6583:6583))
        (PORT d[8] (4895:4895:4895) (4688:4688:4688))
        (PORT d[9] (7399:7399:7399) (7019:7019:7019))
        (PORT d[10] (11077:11077:11077) (10500:10500:10500))
        (PORT d[11] (8232:8232:8232) (7774:7774:7774))
        (PORT d[12] (9144:9144:9144) (8678:8678:8678))
        (PORT clk (2810:2810:2810) (2826:2826:2826))
        (PORT ena (12071:12071:12071) (12721:12721:12721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6607:6607:6607) (6234:6234:6234))
        (PORT clk (2810:2810:2810) (2826:2826:2826))
        (PORT ena (12071:12071:12071) (12721:12721:12721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2596:2596:2596))
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (PORT ena (12076:12076:12076) (12726:12726:12726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (PORT d[0] (12076:12076:12076) (12726:12726:12726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~236\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3326:3326:3326) (3316:3316:3316))
        (PORT datab (3971:3971:3971) (3792:3792:3792))
        (PORT datac (5812:5812:5812) (5351:5351:5351))
        (PORT datad (868:868:868) (819:819:819))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~238\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5877:5877:5877) (5401:5401:5401))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (4424:4424:4424) (4344:4344:4344))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (433:433:433))
        (PORT datad (1535:1535:1535) (1515:1515:1515))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1528:1528:1528))
        (PORT d[1] (1652:1652:1652) (1537:1537:1537))
        (PORT d[2] (1461:1461:1461) (1306:1306:1306))
        (PORT d[3] (1574:1574:1574) (1414:1414:1414))
        (PORT clk (2811:2811:2811) (2827:2827:2827))
        (PORT ena (6689:6689:6689) (7028:7028:7028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (564:564:564) (556:556:556))
        (PORT d[1] (1671:1671:1671) (1557:1557:1557))
        (PORT d[2] (4817:4817:4817) (4470:4470:4470))
        (PORT d[3] (1616:1616:1616) (1470:1470:1470))
        (PORT d[4] (1345:1345:1345) (1256:1256:1256))
        (PORT d[5] (933:933:933) (875:875:875))
        (PORT d[6] (891:891:891) (838:838:838))
        (PORT d[7] (945:945:945) (885:885:885))
        (PORT d[8] (1634:1634:1634) (1498:1498:1498))
        (PORT d[9] (3385:3385:3385) (3186:3186:3186))
        (PORT d[10] (4757:4757:4757) (4404:4404:4404))
        (PORT clk (2807:2807:2807) (2822:2822:2822))
        (PORT ena (6684:6684:6684) (7023:7023:7023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1779:1779:1779))
        (PORT clk (2807:2807:2807) (2822:2822:2822))
        (PORT ena (6684:6684:6684) (7023:7023:7023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1144:1144:1144))
        (PORT clk (2811:2811:2811) (2827:2827:2827))
        (PORT ena (6689:6689:6689) (7028:7028:7028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2827:2827:2827))
        (PORT d[0] (6689:6689:6689) (7028:7028:7028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~235\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1443:1443:1443))
        (PORT datab (4539:4539:4539) (4454:4454:4454))
        (PORT datac (1869:1869:1869) (1748:1748:1748))
        (PORT datad (888:888:888) (813:813:813))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (4529:4529:4529))
        (PORT clk (2801:2801:2801) (2814:2814:2814))
        (PORT ena (10113:10113:10113) (10631:10631:10631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5092:5092:5092) (4686:4686:4686))
        (PORT d[1] (7381:7381:7381) (7008:7008:7008))
        (PORT d[2] (8404:8404:8404) (7911:7911:7911))
        (PORT d[3] (5626:5626:5626) (5128:5128:5128))
        (PORT d[4] (8698:8698:8698) (8391:8391:8391))
        (PORT d[5] (5010:5010:5010) (4590:4590:4590))
        (PORT d[6] (6980:6980:6980) (6614:6614:6614))
        (PORT d[7] (4006:4006:4006) (4060:4060:4060))
        (PORT d[8] (4802:4802:4802) (4639:4639:4639))
        (PORT d[9] (5004:5004:5004) (4853:4853:4853))
        (PORT d[10] (6856:6856:6856) (6668:6668:6668))
        (PORT d[11] (7399:7399:7399) (7123:7123:7123))
        (PORT d[12] (7544:7544:7544) (6943:6943:6943))
        (PORT clk (2797:2797:2797) (2809:2809:2809))
        (PORT ena (10108:10108:10108) (10626:10626:10626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3409:3409:3409))
        (PORT clk (2797:2797:2797) (2809:2809:2809))
        (PORT ena (10108:10108:10108) (10626:10626:10626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (4466:4466:4466))
        (PORT clk (2801:2801:2801) (2814:2814:2814))
        (PORT ena (10113:10113:10113) (10631:10631:10631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2814:2814:2814))
        (PORT d[0] (10113:10113:10113) (10631:10631:10631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (5475:5475:5475))
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT ena (10194:10194:10194) (10665:10665:10665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5032:5032:5032))
        (PORT d[1] (7463:7463:7463) (7117:7117:7117))
        (PORT d[2] (8613:8613:8613) (8196:8196:8196))
        (PORT d[3] (6436:6436:6436) (5894:5894:5894))
        (PORT d[4] (8259:8259:8259) (7916:7916:7916))
        (PORT d[5] (6748:6748:6748) (6040:6040:6040))
        (PORT d[6] (7478:7478:7478) (7134:7134:7134))
        (PORT d[7] (4808:4808:4808) (4859:4859:4859))
        (PORT d[8] (6049:6049:6049) (5855:5855:5855))
        (PORT d[9] (5491:5491:5491) (5378:5378:5378))
        (PORT d[10] (6862:6862:6862) (6730:6730:6730))
        (PORT d[11] (7884:7884:7884) (7655:7655:7655))
        (PORT d[12] (9230:9230:9230) (8343:8343:8343))
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (PORT ena (10189:10189:10189) (10660:10660:10660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3583:3583:3583))
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (PORT ena (10189:10189:10189) (10660:10660:10660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6508:6508:6508) (6115:6115:6115))
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT ena (10194:10194:10194) (10665:10665:10665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT d[0] (10194:10194:10194) (10665:10665:10665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6518:6518:6518) (6207:6207:6207))
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT ena (14229:14229:14229) (15227:15227:15227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7784:7784:7784) (7396:7396:7396))
        (PORT d[1] (11874:11874:11874) (11363:11363:11363))
        (PORT d[2] (10255:10255:10255) (9695:9695:9695))
        (PORT d[3] (10889:10889:10889) (10299:10299:10299))
        (PORT d[4] (12423:12423:12423) (11503:11503:11503))
        (PORT d[5] (9197:9197:9197) (8676:8676:8676))
        (PORT d[6] (12033:12033:12033) (11324:11324:11324))
        (PORT d[7] (4310:4310:4310) (4216:4216:4216))
        (PORT d[8] (8627:8627:8627) (8316:8316:8316))
        (PORT d[9] (5471:5471:5471) (5313:5313:5313))
        (PORT d[10] (10918:10918:10918) (10391:10391:10391))
        (PORT d[11] (6413:6413:6413) (6139:6139:6139))
        (PORT d[12] (8626:8626:8626) (8291:8291:8291))
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (PORT ena (14224:14224:14224) (15222:15222:15222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6990:6990:6990) (6668:6668:6668))
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (PORT ena (14224:14224:14224) (15222:15222:15222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8725:8725:8725) (7903:7903:7903))
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT ena (14229:14229:14229) (15227:15227:15227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT d[0] (14229:14229:14229) (15227:15227:15227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6420:6420:6420) (6078:6078:6078))
        (PORT clk (2791:2791:2791) (2805:2805:2805))
        (PORT ena (10676:10676:10676) (11355:11355:11355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (4739:4739:4739))
        (PORT d[1] (7737:7737:7737) (7166:7166:7166))
        (PORT d[2] (8706:8706:8706) (8391:8391:8391))
        (PORT d[3] (8346:8346:8346) (8061:8061:8061))
        (PORT d[4] (6278:6278:6278) (5755:5755:5755))
        (PORT d[5] (5616:5616:5616) (5167:5167:5167))
        (PORT d[6] (7398:7398:7398) (7094:7094:7094))
        (PORT d[7] (3219:3219:3219) (3130:3130:3130))
        (PORT d[8] (4554:4554:4554) (4448:4448:4448))
        (PORT d[9] (4632:4632:4632) (4480:4480:4480))
        (PORT d[10] (5079:5079:5079) (4874:4874:4874))
        (PORT d[11] (6457:6457:6457) (6374:6374:6374))
        (PORT d[12] (5342:5342:5342) (4940:4940:4940))
        (PORT clk (2787:2787:2787) (2800:2800:2800))
        (PORT ena (10671:10671:10671) (11350:11350:11350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7897:7897:7897) (7559:7559:7559))
        (PORT clk (2787:2787:2787) (2800:2800:2800))
        (PORT ena (10671:10671:10671) (11350:11350:11350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5999:5999:5999) (5464:5464:5464))
        (PORT clk (2791:2791:2791) (2805:2805:2805))
        (PORT ena (10676:10676:10676) (11355:11355:11355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2805:2805:2805))
        (PORT d[0] (10676:10676:10676) (11355:11355:11355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~230\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3049:3049:3049) (2860:2860:2860))
        (PORT datab (3732:3732:3732) (3710:3710:3710))
        (PORT datac (1728:1728:1728) (1646:1646:1646))
        (PORT datad (2874:2874:2874) (2712:2712:2712))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~231\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3357:3357:3357) (3179:3179:3179))
        (PORT datab (6705:6705:6705) (6286:6286:6286))
        (PORT datac (3681:3681:3681) (3658:3658:3658))
        (PORT datad (446:446:446) (424:424:424))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7257:7257:7257) (6922:6922:6922))
        (PORT clk (2812:2812:2812) (2830:2830:2830))
        (PORT ena (13845:13845:13845) (14820:14820:14820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3451:3451:3451))
        (PORT d[1] (11076:11076:11076) (10327:10327:10327))
        (PORT d[2] (10664:10664:10664) (10082:10082:10082))
        (PORT d[3] (11294:11294:11294) (10678:10678:10678))
        (PORT d[4] (12428:12428:12428) (11530:11530:11530))
        (PORT d[5] (9524:9524:9524) (8976:8976:8976))
        (PORT d[6] (12452:12452:12452) (11710:11710:11710))
        (PORT d[7] (4750:4750:4750) (4630:4630:4630))
        (PORT d[8] (9047:9047:9047) (8706:8706:8706))
        (PORT d[9] (5481:5481:5481) (5320:5320:5320))
        (PORT d[10] (11314:11314:11314) (10761:10761:10761))
        (PORT d[11] (6449:6449:6449) (6175:6175:6175))
        (PORT d[12] (8660:8660:8660) (8324:8324:8324))
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (PORT ena (13840:13840:13840) (14815:14815:14815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7557:7557:7557) (7217:7217:7217))
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (PORT ena (13840:13840:13840) (14815:14815:14815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8302:8302:8302) (7517:7517:7517))
        (PORT clk (2812:2812:2812) (2830:2830:2830))
        (PORT ena (13845:13845:13845) (14820:14820:14820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2830:2830:2830))
        (PORT d[0] (13845:13845:13845) (14820:14820:14820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6800:6800:6800) (6429:6429:6429))
        (PORT clk (2790:2790:2790) (2803:2803:2803))
        (PORT ena (10373:10373:10373) (11002:11002:11002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4974:4974:4974) (4738:4738:4738))
        (PORT d[1] (7792:7792:7792) (7228:7228:7228))
        (PORT d[2] (9433:9433:9433) (9038:9038:9038))
        (PORT d[3] (8761:8761:8761) (8441:8441:8441))
        (PORT d[4] (5984:5984:5984) (5511:5511:5511))
        (PORT d[5] (5289:5289:5289) (4877:4877:4877))
        (PORT d[6] (7388:7388:7388) (7082:7082:7082))
        (PORT d[7] (2910:2910:2910) (2860:2860:2860))
        (PORT d[8] (4568:4568:4568) (4464:4464:4464))
        (PORT d[9] (5029:5029:5029) (4848:4848:4848))
        (PORT d[10] (5408:5408:5408) (5173:5173:5173))
        (PORT d[11] (6465:6465:6465) (6370:6370:6370))
        (PORT d[12] (5341:5341:5341) (4939:4939:4939))
        (PORT clk (2786:2786:2786) (2798:2798:2798))
        (PORT ena (10368:10368:10368) (10997:10997:10997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5071:5071:5071) (4963:4963:4963))
        (PORT clk (2786:2786:2786) (2798:2798:2798))
        (PORT ena (10368:10368:10368) (10997:10997:10997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5652:5652:5652) (5167:5167:5167))
        (PORT clk (2790:2790:2790) (2803:2803:2803))
        (PORT ena (10373:10373:10373) (11002:11002:11002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2803:2803:2803))
        (PORT d[0] (10373:10373:10373) (11002:11002:11002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6424:6424:6424) (6055:6055:6055))
        (PORT clk (2795:2795:2795) (2814:2814:2814))
        (PORT ena (12405:12405:12405) (13140:13140:13140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (4638:4638:4638))
        (PORT d[1] (9821:9821:9821) (9125:9125:9125))
        (PORT d[2] (10470:10470:10470) (9846:9846:9846))
        (PORT d[3] (11318:11318:11318) (10690:10690:10690))
        (PORT d[4] (7605:7605:7605) (7096:7096:7096))
        (PORT d[5] (3197:3197:3197) (2919:2919:2919))
        (PORT d[6] (10824:10824:10824) (10099:10099:10099))
        (PORT d[7] (5421:5421:5421) (5235:5235:5235))
        (PORT d[8] (6055:6055:6055) (5791:5791:5791))
        (PORT d[9] (3289:3289:3289) (3001:3001:3001))
        (PORT d[10] (5461:5461:5461) (5227:5227:5227))
        (PORT d[11] (5572:5572:5572) (5303:5303:5303))
        (PORT d[12] (7505:7505:7505) (7137:7137:7137))
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (PORT ena (12400:12400:12400) (13135:13135:13135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6256:6256:6256) (5894:5894:5894))
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (PORT ena (12400:12400:12400) (13135:13135:13135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3051:3051:3051))
        (PORT clk (2795:2795:2795) (2814:2814:2814))
        (PORT ena (12405:12405:12405) (13140:13140:13140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2814:2814:2814))
        (PORT d[0] (12405:12405:12405) (13140:13140:13140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6846:6846:6846) (6473:6473:6473))
        (PORT clk (2789:2789:2789) (2802:2802:2802))
        (PORT ena (10372:10372:10372) (11001:11001:11001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (4731:4731:4731))
        (PORT d[1] (7769:7769:7769) (7207:7207:7207))
        (PORT d[2] (8468:8468:8468) (8182:8182:8182))
        (PORT d[3] (8720:8720:8720) (8385:8385:8385))
        (PORT d[4] (5989:5989:5989) (5516:5516:5516))
        (PORT d[5] (5288:5288:5288) (4876:4876:4876))
        (PORT d[6] (7034:7034:7034) (6762:6762:6762))
        (PORT d[7] (3339:3339:3339) (3253:3253:3253))
        (PORT d[8] (4615:4615:4615) (4510:4510:4510))
        (PORT d[9] (5054:5054:5054) (4874:4874:4874))
        (PORT d[10] (5422:5422:5422) (5189:5189:5189))
        (PORT d[11] (6142:6142:6142) (6078:6078:6078))
        (PORT d[12] (5029:5029:5029) (4652:4652:4652))
        (PORT clk (2785:2785:2785) (2797:2797:2797))
        (PORT ena (10367:10367:10367) (10996:10996:10996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6164:6164:6164) (5725:5725:5725))
        (PORT clk (2785:2785:2785) (2797:2797:2797))
        (PORT ena (10367:10367:10367) (10996:10996:10996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5610:5610:5610) (5129:5129:5129))
        (PORT clk (2789:2789:2789) (2802:2802:2802))
        (PORT ena (10372:10372:10372) (11001:11001:11001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2802:2802:2802))
        (PORT d[0] (10372:10372:10372) (11001:11001:11001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~232\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1551:1551:1551))
        (PORT datab (2917:2917:2917) (2756:2756:2756))
        (PORT datac (3683:3683:3683) (3661:3661:3661))
        (PORT datad (2704:2704:2704) (2509:2509:2509))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~233\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3066:3066:3066) (2756:2756:2756))
        (PORT datab (2846:2846:2846) (2618:2618:2618))
        (PORT datac (3683:3683:3683) (3661:3661:3661))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~234\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (4712:4712:4712) (4495:4495:4495))
        (PORT datac (4865:4865:4865) (4708:4708:4708))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~239\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4690:4690:4690) (4554:4554:4554))
        (PORT datab (2497:2497:2497) (2304:2304:2304))
        (PORT datac (238:238:238) (265:265:265))
        (PORT datad (2791:2791:2791) (2547:2547:2547))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1488:1488:1488))
        (PORT datab (1993:1993:1993) (1841:1841:1841))
        (PORT datac (1099:1099:1099) (1171:1171:1171))
        (PORT datad (908:908:908) (847:847:847))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT asdata (1740:1740:1740) (1670:1670:1670))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[20\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (1935:1935:1935))
        (PORT datab (2516:2516:2516) (2436:2436:2436))
        (PORT datad (1533:1533:1533) (1383:1383:1383))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[20\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (809:809:809))
        (PORT datab (958:958:958) (908:908:908))
        (PORT datac (1754:1754:1754) (1596:1596:1596))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (PORT ena (2020:2020:2020) (1900:1900:1900))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[14\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (885:885:885))
        (PORT datab (952:952:952) (974:974:974))
        (PORT datac (1905:1905:1905) (1704:1704:1704))
        (PORT datad (814:814:814) (809:809:809))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2396:2396:2396) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1875:1875:1875))
        (PORT datab (812:812:812) (744:744:744))
        (PORT datad (1147:1147:1147) (1021:1021:1021))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1310:1310:1310) (1241:1241:1241))
        (PORT clrn (2403:2403:2403) (2352:2352:2352))
        (PORT sclr (1512:1512:1512) (1613:1613:1613))
        (PORT sload (1650:1650:1650) (1754:1754:1754))
        (PORT ena (1780:1780:1780) (1730:1730:1730))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (1990:1990:1990))
        (PORT datab (1008:1008:1008) (986:986:986))
        (PORT datac (907:907:907) (898:898:898))
        (PORT datad (358:358:358) (451:451:451))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3267:3267:3267))
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (PORT ena (15398:15398:15398) (16460:16460:16460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6252:6252:6252) (5987:5987:5987))
        (PORT d[1] (10693:10693:10693) (10236:10236:10236))
        (PORT d[2] (9765:9765:9765) (9202:9202:9202))
        (PORT d[3] (9996:9996:9996) (9442:9442:9442))
        (PORT d[4] (11137:11137:11137) (10301:10301:10301))
        (PORT d[5] (7964:7964:7964) (7521:7521:7521))
        (PORT d[6] (10778:10778:10778) (10147:10147:10147))
        (PORT d[7] (7343:7343:7343) (7092:7092:7092))
        (PORT d[8] (7398:7398:7398) (7157:7157:7157))
        (PORT d[9] (10011:10011:10011) (9236:9236:9236))
        (PORT d[10] (10115:10115:10115) (9624:9624:9624))
        (PORT d[11] (4819:4819:4819) (4643:4643:4643))
        (PORT d[12] (7396:7396:7396) (7127:7127:7127))
        (PORT clk (2821:2821:2821) (2836:2836:2836))
        (PORT ena (15393:15393:15393) (16455:16455:16455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5058:5058:5058))
        (PORT clk (2821:2821:2821) (2836:2836:2836))
        (PORT ena (15393:15393:15393) (16455:16455:16455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9565:9565:9565) (8739:8739:8739))
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (PORT ena (15398:15398:15398) (16460:16460:16460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (PORT d[0] (15398:15398:15398) (16460:16460:16460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3625:3625:3625))
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT ena (14634:14634:14634) (15652:15652:15652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4492:4492:4492) (4302:4302:4302))
        (PORT d[1] (11058:11058:11058) (10576:10576:10576))
        (PORT d[2] (9820:9820:9820) (9280:9280:9280))
        (PORT d[3] (10481:10481:10481) (9905:9905:9905))
        (PORT d[4] (11585:11585:11585) (10731:10731:10731))
        (PORT d[5] (8749:8749:8749) (8255:8255:8255))
        (PORT d[6] (11171:11171:11171) (10516:10516:10516))
        (PORT d[7] (3900:3900:3900) (3825:3825:3825))
        (PORT d[8] (8207:8207:8207) (7915:7915:7915))
        (PORT d[9] (10462:10462:10462) (9667:9667:9667))
        (PORT d[10] (10517:10517:10517) (10006:10006:10006))
        (PORT d[11] (5202:5202:5202) (5011:5011:5011))
        (PORT d[12] (7846:7846:7846) (7559:7559:7559))
        (PORT clk (2832:2832:2832) (2847:2847:2847))
        (PORT ena (14629:14629:14629) (15647:15647:15647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4018:4018:4018))
        (PORT clk (2832:2832:2832) (2847:2847:2847))
        (PORT ena (14629:14629:14629) (15647:15647:15647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9933:9933:9933) (9081:9081:9081))
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT ena (14634:14634:14634) (15652:15652:15652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT d[0] (14634:14634:14634) (15652:15652:15652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2480:2480:2480) (2334:2334:2334))
        (PORT datab (2911:2911:2911) (2527:2527:2527))
        (PORT datac (3713:3713:3713) (3531:3531:3531))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3647:3647:3647))
        (PORT clk (2832:2832:2832) (2851:2851:2851))
        (PORT ena (15012:15012:15012) (16051:16051:16051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6958:6958:6958) (6625:6625:6625))
        (PORT d[1] (11037:11037:11037) (10564:10564:10564))
        (PORT d[2] (10145:10145:10145) (9567:9567:9567))
        (PORT d[3] (10397:10397:10397) (9822:9822:9822))
        (PORT d[4] (11577:11577:11577) (10722:10722:10722))
        (PORT d[5] (8358:8358:8358) (7891:7891:7891))
        (PORT d[6] (11156:11156:11156) (10500:10500:10500))
        (PORT d[7] (3412:3412:3412) (3368:3368:3368))
        (PORT d[8] (7818:7818:7818) (7555:7555:7555))
        (PORT d[9] (10418:10418:10418) (9619:9619:9619))
        (PORT d[10] (10510:10510:10510) (9999:9999:9999))
        (PORT d[11] (5225:5225:5225) (5025:5025:5025))
        (PORT d[12] (7801:7801:7801) (7509:7509:7509))
        (PORT clk (2828:2828:2828) (2846:2846:2846))
        (PORT ena (15007:15007:15007) (16046:16046:16046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4615:4615:4615))
        (PORT clk (2828:2828:2828) (2846:2846:2846))
        (PORT ena (15007:15007:15007) (16046:16046:16046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9943:9943:9943) (9089:9089:9089))
        (PORT clk (2832:2832:2832) (2851:2851:2851))
        (PORT ena (15012:15012:15012) (16051:16051:16051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2851:2851:2851))
        (PORT d[0] (15012:15012:15012) (16051:16051:16051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1741:1741:1741))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1741:1741:1741))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2811:2811:2811))
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (PORT ena (6629:6629:6629) (6994:6994:6994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (4840:4840:4840))
        (PORT d[1] (3411:3411:3411) (3166:3166:3166))
        (PORT d[2] (3848:3848:3848) (3575:3575:3575))
        (PORT d[3] (3220:3220:3220) (3011:3011:3011))
        (PORT d[4] (4633:4633:4633) (4309:4309:4309))
        (PORT d[5] (6971:6971:6971) (6637:6637:6637))
        (PORT d[6] (5353:5353:5353) (4985:4985:4985))
        (PORT d[7] (7874:7874:7874) (7672:7672:7672))
        (PORT d[8] (4498:4498:4498) (4330:4330:4330))
        (PORT d[9] (7383:7383:7383) (6919:6919:6919))
        (PORT d[10] (3839:3839:3839) (3581:3581:3581))
        (PORT d[11] (4280:4280:4280) (4079:4079:4079))
        (PORT d[12] (2797:2797:2797) (2575:2575:2575))
        (PORT clk (2826:2826:2826) (2843:2843:2843))
        (PORT ena (6624:6624:6624) (6989:6989:6989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (3465:3465:3465))
        (PORT clk (2826:2826:2826) (2843:2843:2843))
        (PORT ena (6624:6624:6624) (6989:6989:6989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (3716:3716:3716))
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (PORT ena (6629:6629:6629) (6994:6994:6994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (PORT d[0] (6629:6629:6629) (6994:6994:6994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1738:1738:1738))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1738:1738:1738))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3763:3763:3763) (3581:3581:3581))
        (PORT datac (3268:3268:3268) (2874:2874:2874))
        (PORT datad (1414:1414:1414) (1277:1277:1277))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4018:4018:4018) (3901:3901:3901))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (3691:3691:3691) (3459:3459:3459))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2874:2874:2874))
        (PORT clk (2830:2830:2830) (2849:2849:2849))
        (PORT ena (15020:15020:15020) (16058:16058:16058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6576:6576:6576) (6285:6285:6285))
        (PORT d[1] (11061:11061:11061) (10587:10587:10587))
        (PORT d[2] (9405:9405:9405) (8887:8887:8887))
        (PORT d[3] (10074:10074:10074) (9526:9526:9526))
        (PORT d[4] (11575:11575:11575) (10699:10699:10699))
        (PORT d[5] (8387:8387:8387) (7909:7909:7909))
        (PORT d[6] (11199:11199:11199) (10534:10534:10534))
        (PORT d[7] (3891:3891:3891) (3804:3804:3804))
        (PORT d[8] (7808:7808:7808) (7546:7546:7546))
        (PORT d[9] (10411:10411:10411) (9611:9611:9611))
        (PORT d[10] (10121:10121:10121) (9637:9637:9637))
        (PORT d[11] (5228:5228:5228) (5025:5025:5025))
        (PORT d[12] (7794:7794:7794) (7501:7501:7501))
        (PORT clk (2826:2826:2826) (2844:2844:2844))
        (PORT ena (15015:15015:15015) (16053:16053:16053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8026:8026:8026) (7701:7701:7701))
        (PORT clk (2826:2826:2826) (2844:2844:2844))
        (PORT ena (15015:15015:15015) (16053:16053:16053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9896:9896:9896) (9045:9045:9045))
        (PORT clk (2830:2830:2830) (2849:2849:2849))
        (PORT ena (15020:15020:15020) (16058:16058:16058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2849:2849:2849))
        (PORT d[0] (15020:15020:15020) (16058:16058:16058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2850:2850:2850))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2850:2850:2850))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2850:2850:2850))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2850:2850:2850))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3226:3226:3226))
        (PORT clk (2804:2804:2804) (2822:2822:2822))
        (PORT ena (12824:12824:12824) (13576:13576:13576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4519:4519:4519) (4258:4258:4258))
        (PORT d[1] (10072:10072:10072) (9432:9432:9432))
        (PORT d[2] (9644:9644:9644) (9071:9071:9071))
        (PORT d[3] (10925:10925:10925) (10317:10317:10317))
        (PORT d[4] (7105:7105:7105) (6643:6643:6643))
        (PORT d[5] (4470:4470:4470) (4101:4101:4101))
        (PORT d[6] (10435:10435:10435) (9732:9732:9732))
        (PORT d[7] (5011:5011:5011) (4857:4857:4857))
        (PORT d[8] (5264:5264:5264) (5052:5052:5052))
        (PORT d[9] (9520:9520:9520) (8866:8866:8866))
        (PORT d[10] (9998:9998:9998) (9401:9401:9401))
        (PORT d[11] (5170:5170:5170) (4930:4930:4930))
        (PORT d[12] (7017:7017:7017) (6678:6678:6678))
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT ena (12819:12819:12819) (13571:13571:13571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5425:5425:5425) (5131:5131:5131))
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT ena (12819:12819:12819) (13571:13571:13571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9454:9454:9454) (8696:8696:8696))
        (PORT clk (2804:2804:2804) (2822:2822:2822))
        (PORT ena (12824:12824:12824) (13576:13576:13576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2822:2822:2822))
        (PORT d[0] (12824:12824:12824) (13576:13576:13576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3324:3324:3324))
        (PORT clk (2822:2822:2822) (2840:2840:2840))
        (PORT ena (15405:15405:15405) (16467:16467:16467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6177:6177:6177) (5916:5916:5916))
        (PORT d[1] (10651:10651:10651) (10197:10197:10197))
        (PORT d[2] (8989:8989:8989) (8493:8493:8493))
        (PORT d[3] (9668:9668:9668) (9139:9139:9139))
        (PORT d[4] (11136:11136:11136) (10279:10279:10279))
        (PORT d[5] (7996:7996:7996) (7542:7542:7542))
        (PORT d[6] (11217:11217:11217) (10551:10551:10551))
        (PORT d[7] (7300:7300:7300) (7056:7056:7056))
        (PORT d[8] (7397:7397:7397) (7156:7156:7156))
        (PORT d[9] (10004:10004:10004) (9228:9228:9228))
        (PORT d[10] (9726:9726:9726) (9263:9263:9263))
        (PORT d[11] (5179:5179:5179) (4973:4973:4973))
        (PORT d[12] (7389:7389:7389) (7119:7119:7119))
        (PORT clk (2818:2818:2818) (2835:2835:2835))
        (PORT ena (15400:15400:15400) (16462:16462:16462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5817:5817:5817) (5579:5579:5579))
        (PORT clk (2818:2818:2818) (2835:2835:2835))
        (PORT ena (15400:15400:15400) (16462:16462:16462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9479:9479:9479) (8652:8652:8652))
        (PORT clk (2822:2822:2822) (2840:2840:2840))
        (PORT ena (15405:15405:15405) (16467:16467:16467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2840:2840:2840))
        (PORT d[0] (15405:15405:15405) (16467:16467:16467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1730:1730:1730))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1730:1730:1730))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1462:1462:1462))
        (PORT datab (3759:3759:3759) (3577:3577:3577))
        (PORT datac (2410:2410:2410) (2277:2277:2277))
        (PORT datad (3691:3691:3691) (3459:3459:3459))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (3970:3970:3970))
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT ena (14633:14633:14633) (15651:15651:15651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4320:4320:4320))
        (PORT d[1] (11496:11496:11496) (11008:11008:11008))
        (PORT d[2] (9821:9821:9821) (9281:9281:9281))
        (PORT d[3] (10490:10490:10490) (9923:9923:9923))
        (PORT d[4] (12030:12030:12030) (11147:11147:11147))
        (PORT d[5] (8790:8790:8790) (8293:8293:8293))
        (PORT d[6] (12017:12017:12017) (11302:11302:11302))
        (PORT d[7] (3877:3877:3877) (3804:3804:3804))
        (PORT d[8] (8238:8238:8238) (7946:7946:7946))
        (PORT d[9] (10831:10831:10831) (10009:10009:10009))
        (PORT d[10] (10516:10516:10516) (10011:10011:10011))
        (PORT d[11] (6005:6005:6005) (5758:5758:5758))
        (PORT d[12] (8216:8216:8216) (7901:7901:7901))
        (PORT clk (2832:2832:2832) (2847:2847:2847))
        (PORT ena (14628:14628:14628) (15646:15646:15646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4457:4457:4457))
        (PORT clk (2832:2832:2832) (2847:2847:2847))
        (PORT ena (14628:14628:14628) (15646:15646:15646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10286:10286:10286) (9413:9413:9413))
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT ena (14633:14633:14633) (15651:15651:15651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2852:2852:2852))
        (PORT d[0] (14633:14633:14633) (15651:15651:15651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3362:3362:3362) (2953:2953:2953))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (3709:3709:3709) (3527:3527:3527))
        (PORT datad (2558:2558:2558) (2350:2350:2350))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3214:3214:3214))
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (PORT ena (13213:13213:13213) (13988:13988:13988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (3887:3887:3887))
        (PORT d[1] (10040:10040:10040) (9401:9401:9401))
        (PORT d[2] (9646:9646:9646) (9070:9070:9070))
        (PORT d[3] (10919:10919:10919) (10310:10310:10310))
        (PORT d[4] (6781:6781:6781) (6327:6327:6327))
        (PORT d[5] (4040:4040:4040) (3712:3712:3712))
        (PORT d[6] (7939:7939:7939) (7446:7446:7446))
        (PORT d[7] (4958:4958:4958) (4799:4799:4799))
        (PORT d[8] (5318:5318:5318) (5098:5098:5098))
        (PORT d[9] (9479:9479:9479) (8827:8827:8827))
        (PORT d[10] (9991:9991:9991) (9393:9393:9393))
        (PORT d[11] (5130:5130:5130) (4890:4890:4890))
        (PORT d[12] (6657:6657:6657) (6345:6345:6345))
        (PORT clk (2799:2799:2799) (2817:2817:2817))
        (PORT ena (13208:13208:13208) (13983:13983:13983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2568:2568:2568))
        (PORT clk (2799:2799:2799) (2817:2817:2817))
        (PORT ena (13208:13208:13208) (13983:13983:13983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8980:8980:8980) (8258:8258:8258))
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (PORT ena (13213:13213:13213) (13988:13988:13988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (PORT d[0] (13213:13213:13213) (13988:13988:13988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3285:3285:3285))
        (PORT clk (2827:2827:2827) (2846:2846:2846))
        (PORT ena (15015:15015:15015) (16045:16045:16045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (5957:5957:5957))
        (PORT d[1] (10642:10642:10642) (10172:10172:10172))
        (PORT d[2] (9367:9367:9367) (8848:8848:8848))
        (PORT d[3] (10010:10010:10010) (9457:9457:9457))
        (PORT d[4] (11176:11176:11176) (10340:10340:10340))
        (PORT d[5] (8339:8339:8339) (7865:7865:7865))
        (PORT d[6] (10819:10819:10819) (10185:10185:10185))
        (PORT d[7] (2983:2983:2983) (2965:2965:2965))
        (PORT d[8] (7753:7753:7753) (7489:7489:7489))
        (PORT d[9] (10083:10083:10083) (9304:9304:9304))
        (PORT d[10] (10162:10162:10162) (9668:9668:9668))
        (PORT d[11] (4819:4819:4819) (4644:4644:4644))
        (PORT d[12] (7468:7468:7468) (7195:7195:7195))
        (PORT clk (2823:2823:2823) (2841:2841:2841))
        (PORT ena (15010:15010:15010) (16040:16040:16040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7352:7352:7352) (7017:7017:7017))
        (PORT clk (2823:2823:2823) (2841:2841:2841))
        (PORT ena (15010:15010:15010) (16040:16040:16040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9543:9543:9543) (8718:8718:8718))
        (PORT clk (2827:2827:2827) (2846:2846:2846))
        (PORT ena (15015:15015:15015) (16045:16045:16045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2846:2846:2846))
        (PORT d[0] (15015:15015:15015) (16045:16045:16045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3282:3282:3282))
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (PORT ena (15020:15020:15020) (16059:16059:16059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6585:6585:6585) (6291:6291:6291))
        (PORT d[1] (10645:10645:10645) (10182:10182:10182))
        (PORT d[2] (9404:9404:9404) (8886:8886:8886))
        (PORT d[3] (10081:10081:10081) (9526:9526:9526))
        (PORT d[4] (11143:11143:11143) (10309:10309:10309))
        (PORT d[5] (8345:8345:8345) (7872:7872:7872))
        (PORT d[6] (10782:10782:10782) (10155:10155:10155))
        (PORT d[7] (3435:3435:3435) (3383:3383:3383))
        (PORT d[8] (7768:7768:7768) (7506:7506:7506))
        (PORT d[9] (10055:10055:10055) (9284:9284:9284))
        (PORT d[10] (10122:10122:10122) (9632:9632:9632))
        (PORT d[11] (4804:4804:4804) (4634:4634:4634))
        (PORT d[12] (7438:7438:7438) (7174:7174:7174))
        (PORT clk (2826:2826:2826) (2843:2843:2843))
        (PORT ena (15015:15015:15015) (16054:16054:16054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6214:6214:6214) (5938:5938:5938))
        (PORT clk (2826:2826:2826) (2843:2843:2843))
        (PORT ena (15015:15015:15015) (16054:16054:16054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9544:9544:9544) (8719:8719:8719))
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (PORT ena (15020:15020:15020) (16059:16059:16059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (PORT d[0] (15020:15020:15020) (16059:16059:16059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1738:1738:1738))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1738:1738:1738))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3441:3441:3441) (3068:3068:3068))
        (PORT datab (3762:3762:3762) (3580:3580:3580))
        (PORT datac (1987:1987:1987) (1885:1885:1885))
        (PORT datad (3688:3688:3688) (3456:3456:3456))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2828:2828:2828))
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT ena (13225:13225:13225) (14000:14000:14000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4446:4446:4446) (4200:4200:4200))
        (PORT d[1] (10095:10095:10095) (9453:9453:9453))
        (PORT d[2] (9600:9600:9600) (9026:9026:9026))
        (PORT d[3] (10514:10514:10514) (9929:9929:9929))
        (PORT d[4] (6754:6754:6754) (6307:6307:6307))
        (PORT d[5] (4128:4128:4128) (3796:3796:3796))
        (PORT d[6] (9998:9998:9998) (9326:9326:9326))
        (PORT d[7] (4587:4587:4587) (4447:4447:4447))
        (PORT d[8] (5314:5314:5314) (5094:5094:5094))
        (PORT d[9] (9437:9437:9437) (8785:8785:8785))
        (PORT d[10] (9970:9970:9970) (9370:9370:9370))
        (PORT d[11] (5104:5104:5104) (4860:4860:4860))
        (PORT d[12] (6695:6695:6695) (6371:6371:6371))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (13220:13220:13220) (13995:13995:13995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3522:3522:3522))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (13220:13220:13220) (13995:13995:13995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9015:9015:9015) (8286:8286:8286))
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT ena (13225:13225:13225) (14000:14000:14000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT d[0] (13225:13225:13225) (14000:14000:14000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1506:1506:1506))
        (PORT datab (3759:3759:3759) (3576:3576:3576))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (1489:1489:1489) (1355:1355:1355))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4016:4016:4016) (3898:3898:3898))
        (PORT datab (274:274:274) (298:298:298))
        (PORT datac (4126:4126:4126) (3973:3973:3973))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1621:1621:1621))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3302:3302:3302))
        (PORT d[1] (2930:2930:2930) (2829:2829:2829))
        (PORT d[2] (3016:3016:3016) (2981:2981:2981))
        (PORT d[3] (2539:2539:2539) (2487:2487:2487))
        (PORT clk (2822:2822:2822) (2841:2841:2841))
        (PORT ena (7001:7001:7001) (7391:7391:7391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7634:7634:7634) (7378:7378:7378))
        (PORT d[1] (3807:3807:3807) (3535:3535:3535))
        (PORT d[2] (3805:3805:3805) (3538:3538:3538))
        (PORT d[3] (3242:3242:3242) (3031:3031:3031))
        (PORT d[4] (3450:3450:3450) (3217:3217:3217))
        (PORT d[5] (6917:6917:6917) (6580:6580:6580))
        (PORT d[6] (4958:4958:4958) (4612:4612:4612))
        (PORT d[7] (7557:7557:7557) (7369:7369:7369))
        (PORT d[8] (4044:4044:4044) (3911:3911:3911))
        (PORT d[9] (7410:7410:7410) (6943:6943:6943))
        (PORT d[10] (3775:3775:3775) (3516:3516:3516))
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (PORT ena (6996:6996:6996) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2360:2360:2360))
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (PORT ena (6996:6996:6996) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3343:3343:3343))
        (PORT clk (2822:2822:2822) (2841:2841:2841))
        (PORT ena (7001:7001:7001) (7391:7391:7391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2841:2841:2841))
        (PORT d[0] (7001:7001:7001) (7391:7391:7391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4022:4022:4022) (3905:3905:3905))
        (PORT datab (3761:3761:3761) (3579:3579:3579))
        (PORT datac (1848:1848:1848) (1680:1680:1680))
        (PORT datad (3689:3689:3689) (3457:3457:3457))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (278:278:278) (304:304:304))
        (PORT datac (4124:4124:4124) (3970:3970:3970))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (803:803:803))
        (PORT datab (2532:2532:2532) (2299:2299:2299))
        (PORT datad (1769:1769:1769) (1676:1676:1676))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (595:595:595))
        (PORT datab (882:882:882) (817:817:817))
        (PORT datac (1133:1133:1133) (1111:1111:1111))
        (PORT datad (1037:1037:1037) (1067:1067:1067))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT ena (1686:1686:1686) (1702:1702:1702))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (892:892:892))
        (PORT datab (351:351:351) (437:437:437))
        (PORT datac (1169:1169:1169) (1093:1093:1093))
        (PORT datad (772:772:772) (707:707:707))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (488:488:488))
        (PORT datab (1256:1256:1256) (1188:1188:1188))
        (PORT datac (1578:1578:1578) (1470:1470:1470))
        (PORT datad (245:245:245) (270:270:270))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[25\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1567:1567:1567))
        (PORT datab (1820:1820:1820) (1762:1762:1762))
        (PORT datac (1724:1724:1724) (1664:1664:1664))
        (PORT datad (1537:1537:1537) (1446:1446:1446))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (314:314:314))
        (PORT datab (285:285:285) (313:313:313))
        (PORT datac (1169:1169:1169) (1094:1094:1094))
        (PORT datad (727:727:727) (655:655:655))
        (IOPATH dataa combout (471:471:471) (481:481:481))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2344:2344:2344))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1269:1269:1269))
        (PORT datab (1411:1411:1411) (1345:1345:1345))
        (PORT datac (302:302:302) (384:384:384))
        (PORT datad (921:921:921) (917:917:917))
        (IOPATH dataa combout (393:393:393) (407:407:407))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2663:2663:2663) (2506:2506:2506))
        (PORT clrn (2377:2377:2377) (2329:2329:2329))
        (PORT sload (1947:1947:1947) (2043:2043:2043))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1601:1601:1601) (1568:1568:1568))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5109:5109:5109) (4982:4982:4982))
        (PORT datab (4432:4432:4432) (4257:4257:4257))
        (PORT datac (4798:4798:4798) (4504:4504:4504))
        (PORT datad (2821:2821:2821) (2618:2618:2618))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4135:4135:4135) (3791:3791:3791))
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT ena (13464:13464:13464) (14417:14417:14417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (3885:3885:3885))
        (PORT d[1] (10680:10680:10680) (9958:9958:9958))
        (PORT d[2] (10936:10936:10936) (10526:10526:10526))
        (PORT d[3] (9071:9071:9071) (8638:8638:8638))
        (PORT d[4] (7798:7798:7798) (7349:7349:7349))
        (PORT d[5] (8260:8260:8260) (7564:7564:7564))
        (PORT d[6] (9162:9162:9162) (8833:8833:8833))
        (PORT d[7] (4705:4705:4705) (4578:4578:4578))
        (PORT d[8] (5888:5888:5888) (5799:5799:5799))
        (PORT d[9] (5081:5081:5081) (4946:4946:4946))
        (PORT d[10] (8324:8324:8324) (7996:7996:7996))
        (PORT d[11] (6859:6859:6859) (6561:6561:6561))
        (PORT d[12] (7844:7844:7844) (7320:7320:7320))
        (PORT clk (2796:2796:2796) (2812:2812:2812))
        (PORT ena (13459:13459:13459) (14412:14412:14412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9212:9212:9212) (8893:8893:8893))
        (PORT clk (2796:2796:2796) (2812:2812:2812))
        (PORT ena (13459:13459:13459) (14412:14412:14412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11128:11128:11128) (10207:10207:10207))
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT ena (13464:13464:13464) (14417:14417:14417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT d[0] (13464:13464:13464) (14417:14417:14417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6964:6964:6964) (6461:6461:6461))
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT ena (14032:14032:14032) (14846:14846:14846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4415:4415:4415))
        (PORT d[1] (8836:8836:8836) (8262:8262:8262))
        (PORT d[2] (8328:8328:8328) (7811:7811:7811))
        (PORT d[3] (9678:9678:9678) (9135:9135:9135))
        (PORT d[4] (8912:8912:8912) (8337:8337:8337))
        (PORT d[5] (6424:6424:6424) (6021:6021:6021))
        (PORT d[6] (9103:9103:9103) (8482:8482:8482))
        (PORT d[7] (6952:6952:6952) (6714:6714:6714))
        (PORT d[8] (7400:7400:7400) (7105:7105:7105))
        (PORT d[9] (8295:8295:8295) (7715:7715:7715))
        (PORT d[10] (8616:8616:8616) (8125:8125:8125))
        (PORT d[11] (3904:3904:3904) (3729:3729:3729))
        (PORT d[12] (5383:5383:5383) (5141:5141:5141))
        (PORT clk (2796:2796:2796) (2810:2810:2810))
        (PORT ena (14027:14027:14027) (14841:14841:14841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6565:6565:6565) (6123:6123:6123))
        (PORT clk (2796:2796:2796) (2810:2810:2810))
        (PORT ena (14027:14027:14027) (14841:14841:14841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7772:7772:7772) (7132:7132:7132))
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT ena (14032:14032:14032) (14846:14846:14846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT d[0] (14032:14032:14032) (14846:14846:14846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2154:2154:2154) (2043:2043:2043))
        (PORT datab (3367:3367:3367) (3360:3360:3360))
        (PORT datac (3167:3167:3167) (2914:2914:2914))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (2898:2898:2898))
        (PORT clk (2827:2827:2827) (2846:2846:2846))
        (PORT ena (6993:6993:6993) (7385:7385:7385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4984:4984:4984) (4790:4790:4790))
        (PORT d[1] (3839:3839:3839) (3564:3564:3564))
        (PORT d[2] (3903:3903:3903) (3629:3629:3629))
        (PORT d[3] (3178:3178:3178) (2968:2968:2968))
        (PORT d[4] (4234:4234:4234) (3935:3935:3935))
        (PORT d[5] (6965:6965:6965) (6625:6625:6625))
        (PORT d[6] (3416:3416:3416) (3154:3154:3154))
        (PORT d[7] (7859:7859:7859) (7655:7655:7655))
        (PORT d[8] (4037:4037:4037) (3903:3903:3903))
        (PORT d[9] (7428:7428:7428) (6958:6958:6958))
        (PORT d[10] (3797:3797:3797) (3541:3541:3541))
        (PORT d[11] (4310:4310:4310) (4101:4101:4101))
        (PORT d[12] (4863:4863:4863) (4580:4580:4580))
        (PORT clk (2823:2823:2823) (2841:2841:2841))
        (PORT ena (6988:6988:6988) (7380:7380:7380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2664:2664:2664))
        (PORT clk (2823:2823:2823) (2841:2841:2841))
        (PORT ena (6988:6988:6988) (7380:7380:7380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3379:3379:3379))
        (PORT clk (2827:2827:2827) (2846:2846:2846))
        (PORT ena (6993:6993:6993) (7385:7385:7385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2846:2846:2846))
        (PORT d[0] (6993:6993:6993) (7385:7385:7385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2586:2586:2586))
        (PORT clk (2792:2792:2792) (2811:2811:2811))
        (PORT ena (12396:12396:12396) (13132:13132:13132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (4646:4646:4646))
        (PORT d[1] (9821:9821:9821) (9124:9124:9124))
        (PORT d[2] (10453:10453:10453) (9830:9830:9830))
        (PORT d[3] (11298:11298:11298) (10669:10669:10669))
        (PORT d[4] (7606:7606:7606) (7097:7097:7097))
        (PORT d[5] (3600:3600:3600) (3282:3282:3282))
        (PORT d[6] (10792:10792:10792) (10075:10075:10075))
        (PORT d[7] (5403:5403:5403) (5215:5215:5215))
        (PORT d[8] (6068:6068:6068) (5805:5805:5805))
        (PORT d[9] (5000:5000:5000) (4804:4804:4804))
        (PORT d[10] (7361:7361:7361) (7011:7011:7011))
        (PORT d[11] (6040:6040:6040) (5751:5751:5751))
        (PORT d[12] (3156:3156:3156) (2889:2889:2889))
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (PORT ena (12391:12391:12391) (13127:13127:13127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6253:6253:6253) (5994:5994:5994))
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (PORT ena (12391:12391:12391) (13127:13127:13127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9778:9778:9778) (8994:8994:8994))
        (PORT clk (2792:2792:2792) (2811:2811:2811))
        (PORT ena (12396:12396:12396) (13132:13132:13132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2811:2811:2811))
        (PORT d[0] (12396:12396:12396) (13132:13132:13132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3491:3491:3491) (3185:3185:3185))
        (PORT datab (2946:2946:2946) (2780:2780:2780))
        (PORT datac (3318:3318:3318) (3311:3311:3311))
        (PORT datad (1179:1179:1179) (1094:1094:1094))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (2948:2948:2948) (2782:2782:2782))
        (PORT datac (5207:5207:5207) (4975:4975:4975))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7150:7150:7150) (6715:6715:6715))
        (PORT clk (2771:2771:2771) (2786:2786:2786))
        (PORT ena (16588:16588:16588) (17728:17728:17728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6234:6234:6234) (6045:6045:6045))
        (PORT d[1] (9489:9489:9489) (9078:9078:9078))
        (PORT d[2] (7775:7775:7775) (7344:7344:7344))
        (PORT d[3] (8453:8453:8453) (7985:7985:7985))
        (PORT d[4] (9855:9855:9855) (9063:9063:9063))
        (PORT d[5] (6805:6805:6805) (6420:6420:6420))
        (PORT d[6] (10030:10030:10030) (9436:9436:9436))
        (PORT d[7] (5790:5790:5790) (5637:5637:5637))
        (PORT d[8] (6169:6169:6169) (5999:5999:5999))
        (PORT d[9] (8772:8772:8772) (8069:8069:8069))
        (PORT d[10] (8538:8538:8538) (8133:8133:8133))
        (PORT d[11] (6666:6666:6666) (6385:6385:6385))
        (PORT d[12] (6170:6170:6170) (5970:5970:5970))
        (PORT clk (2767:2767:2767) (2781:2781:2781))
        (PORT ena (16583:16583:16583) (17723:17723:17723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (4794:4794:4794))
        (PORT clk (2767:2767:2767) (2781:2781:2781))
        (PORT ena (16583:16583:16583) (17723:17723:17723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8311:8311:8311) (7551:7551:7551))
        (PORT clk (2771:2771:2771) (2786:2786:2786))
        (PORT ena (16588:16588:16588) (17728:17728:17728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2786:2786:2786))
        (PORT d[0] (16588:16588:16588) (17728:17728:17728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6694:6694:6694) (6181:6181:6181))
        (PORT clk (2760:2760:2760) (2778:2778:2778))
        (PORT ena (14821:14821:14821) (15679:15679:15679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (4922:4922:4922))
        (PORT d[1] (8053:8053:8053) (7520:7520:7520))
        (PORT d[2] (7872:7872:7872) (7373:7373:7373))
        (PORT d[3] (8868:8868:8868) (8371:8371:8371))
        (PORT d[4] (8019:8019:8019) (7488:7488:7488))
        (PORT d[5] (5611:5611:5611) (5265:5265:5265))
        (PORT d[6] (8307:8307:8307) (7736:7736:7736))
        (PORT d[7] (6181:6181:6181) (5991:5991:5991))
        (PORT d[8] (6551:6551:6551) (6308:6308:6308))
        (PORT d[9] (7454:7454:7454) (6932:6932:6932))
        (PORT d[10] (7421:7421:7421) (7012:7012:7012))
        (PORT d[11] (5551:5551:5551) (5419:5419:5419))
        (PORT d[12] (4522:4522:4522) (4333:4333:4333))
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (PORT ena (14816:14816:14816) (15674:15674:15674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7906:7906:7906) (7693:7693:7693))
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (PORT ena (14816:14816:14816) (15674:15674:15674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6946:6946:6946) (6363:6363:6363))
        (PORT clk (2760:2760:2760) (2778:2778:2778))
        (PORT ena (14821:14821:14821) (15679:15679:15679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2778:2778:2778))
        (PORT d[0] (14821:14821:14821) (15679:15679:15679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6252:6252:6252) (5769:5769:5769))
        (PORT clk (2760:2760:2760) (2778:2778:2778))
        (PORT ena (15215:15215:15215) (16096:16096:16096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5887:5887:5887) (5721:5721:5721))
        (PORT d[1] (7629:7629:7629) (7115:7115:7115))
        (PORT d[2] (7439:7439:7439) (6961:6961:6961))
        (PORT d[3] (8461:8461:8461) (7987:7987:7987))
        (PORT d[4] (7620:7620:7620) (7109:7109:7109))
        (PORT d[5] (5222:5222:5222) (4905:4905:4905))
        (PORT d[6] (7912:7912:7912) (7363:7363:7363))
        (PORT d[7] (5778:5778:5778) (5610:5610:5610))
        (PORT d[8] (5670:5670:5670) (5486:5486:5486))
        (PORT d[9] (7044:7044:7044) (6546:6546:6546))
        (PORT d[10] (6974:6974:6974) (6595:6595:6595))
        (PORT d[11] (5169:5169:5169) (5057:5057:5057))
        (PORT d[12] (4439:4439:4439) (4242:4242:4242))
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (PORT ena (15210:15210:15210) (16091:16091:16091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4735:4735:4735) (4509:4509:4509))
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (PORT ena (15210:15210:15210) (16091:16091:16091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6552:6552:6552) (5993:5993:5993))
        (PORT clk (2760:2760:2760) (2778:2778:2778))
        (PORT ena (15215:15215:15215) (16096:16096:16096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2778:2778:2778))
        (PORT d[0] (15215:15215:15215) (16096:16096:16096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6670:6670:6670) (6158:6158:6158))
        (PORT clk (2769:2769:2769) (2785:2785:2785))
        (PORT ena (14812:14812:14812) (15671:15671:15671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5384:5384:5384) (5207:5207:5207))
        (PORT d[1] (8473:8473:8473) (7911:7911:7911))
        (PORT d[2] (7856:7856:7856) (7360:7360:7360))
        (PORT d[3] (8868:8868:8868) (8372:8372:8372))
        (PORT d[4] (8425:8425:8425) (7870:7870:7870))
        (PORT d[5] (5570:5570:5570) (5219:5219:5219))
        (PORT d[6] (8346:8346:8346) (7774:7774:7774))
        (PORT d[7] (6532:6532:6532) (6318:6318:6318))
        (PORT d[8] (6560:6560:6560) (6317:6317:6317))
        (PORT d[9] (7810:7810:7810) (7257:7257:7257))
        (PORT d[10] (7421:7421:7421) (7013:7013:7013))
        (PORT d[11] (3896:3896:3896) (3715:3715:3715))
        (PORT d[12] (4972:4972:4972) (4757:4757:4757))
        (PORT clk (2765:2765:2765) (2780:2780:2780))
        (PORT ena (14807:14807:14807) (15666:15666:15666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5809:5809:5809) (5527:5527:5527))
        (PORT clk (2765:2765:2765) (2780:2780:2780))
        (PORT ena (14807:14807:14807) (15666:15666:15666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7440:7440:7440) (6810:6810:6810))
        (PORT clk (2769:2769:2769) (2785:2785:2785))
        (PORT ena (14812:14812:14812) (15671:15671:15671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2785:2785:2785))
        (PORT d[0] (14812:14812:14812) (15671:15671:15671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5101:5101:5101) (4973:4973:4973))
        (PORT datab (1296:1296:1296) (1183:1183:1183))
        (PORT datac (4793:4793:4793) (4497:4497:4497))
        (PORT datad (1180:1180:1180) (1093:1093:1093))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5099:5099:5099) (4970:4970:4970))
        (PORT datab (1668:1668:1668) (1590:1590:1590))
        (PORT datac (1204:1204:1204) (1121:1121:1121))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6701:6701:6701) (6189:6189:6189))
        (PORT clk (2772:2772:2772) (2792:2792:2792))
        (PORT ena (5079:5079:5079) (5239:5239:5239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5208:5208:5208))
        (PORT d[1] (8444:8444:8444) (7886:7886:7886))
        (PORT d[2] (7898:7898:7898) (7402:7402:7402))
        (PORT d[3] (9254:9254:9254) (8731:8731:8731))
        (PORT d[4] (8471:8471:8471) (7917:7917:7917))
        (PORT d[5] (5612:5612:5612) (5257:5257:5257))
        (PORT d[6] (8346:8346:8346) (7775:7775:7775))
        (PORT d[7] (6546:6546:6546) (6334:6334:6334))
        (PORT d[8] (6530:6530:6530) (6287:6287:6287))
        (PORT d[9] (7847:7847:7847) (7295:7295:7295))
        (PORT d[10] (7381:7381:7381) (6977:6977:6977))
        (PORT d[11] (3849:3849:3849) (3670:3670:3670))
        (PORT d[12] (4972:4972:4972) (4758:4758:4758))
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT ena (5074:5074:5074) (5234:5234:5234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3070:3070:3070))
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT ena (5074:5074:5074) (5234:5234:5234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7400:7400:7400) (6775:6775:6775))
        (PORT clk (2772:2772:2772) (2792:2792:2792))
        (PORT ena (5079:5079:5079) (5239:5239:5239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2792:2792:2792))
        (PORT d[0] (5079:5079:5079) (5239:5239:5239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2793:2793:2793))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2793:2793:2793))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2793:2793:2793))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2793:2793:2793))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5833:5833:5833) (5380:5380:5380))
        (PORT clk (2769:2769:2769) (2785:2785:2785))
        (PORT ena (15216:15216:15216) (16097:16097:16097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5886:5886:5886) (5720:5720:5720))
        (PORT d[1] (7630:7630:7630) (7114:7114:7114))
        (PORT d[2] (7030:7030:7030) (6575:6575:6575))
        (PORT d[3] (8453:8453:8453) (7979:7979:7979))
        (PORT d[4] (7622:7622:7622) (7110:7110:7110))
        (PORT d[5] (6033:6033:6033) (5660:5660:5660))
        (PORT d[6] (7898:7898:7898) (7348:7348:7348))
        (PORT d[7] (3035:3035:3035) (3013:3013:3013))
        (PORT d[8] (5709:5709:5709) (5521:5521:5521))
        (PORT d[9] (7071:7071:7071) (6564:6564:6564))
        (PORT d[10] (6997:6997:6997) (6618:6618:6618))
        (PORT d[11] (7315:7315:7315) (7105:7105:7105))
        (PORT d[12] (4421:4421:4421) (4229:4229:4229))
        (PORT clk (2765:2765:2765) (2780:2780:2780))
        (PORT ena (15211:15211:15211) (16092:16092:16092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6953:6953:6953) (6377:6377:6377))
        (PORT clk (2765:2765:2765) (2780:2780:2780))
        (PORT ena (15211:15211:15211) (16092:16092:16092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6591:6591:6591) (6030:6030:6030))
        (PORT clk (2769:2769:2769) (2785:2785:2785))
        (PORT ena (15216:15216:15216) (16097:16097:16097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2785:2785:2785))
        (PORT d[0] (15216:15216:15216) (16097:16097:16097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7522:7522:7522) (7115:7115:7115))
        (PORT clk (2785:2785:2785) (2801:2801:2801))
        (PORT ena (16981:16981:16981) (18145:18145:18145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6193:6193:6193) (6006:6006:6006))
        (PORT d[1] (9009:9009:9009) (8622:8622:8622))
        (PORT d[2] (7384:7384:7384) (6977:6977:6977))
        (PORT d[3] (8366:8366:8366) (7897:7897:7897))
        (PORT d[4] (9464:9464:9464) (8714:8714:8714))
        (PORT d[5] (6752:6752:6752) (6368:6368:6368))
        (PORT d[6] (9222:9222:9222) (8685:8685:8685))
        (PORT d[7] (5117:5117:5117) (5050:5050:5050))
        (PORT d[8] (6116:6116:6116) (5943:5943:5943))
        (PORT d[9] (8447:8447:8447) (7766:7766:7766))
        (PORT d[10] (8450:8450:8450) (8060:8060:8060))
        (PORT d[11] (6235:6235:6235) (5989:5989:5989))
        (PORT d[12] (5842:5842:5842) (5663:5663:5663))
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT ena (16976:16976:16976) (18140:18140:18140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7414:7414:7414) (7083:7083:7083))
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT ena (16976:16976:16976) (18140:18140:18140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7969:7969:7969) (7236:7236:7236))
        (PORT clk (2785:2785:2785) (2801:2801:2801))
        (PORT ena (16981:16981:16981) (18145:18145:18145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2801:2801:2801))
        (PORT d[0] (16981:16981:16981) (18145:18145:18145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6265:6265:6265) (5784:5784:5784))
        (PORT clk (2754:2754:2754) (2770:2770:2770))
        (PORT ena (15207:15207:15207) (16088:16088:16088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5072:5072:5072) (4935:4935:4935))
        (PORT d[1] (8001:8001:8001) (7467:7467:7467))
        (PORT d[2] (7424:7424:7424) (6949:6949:6949))
        (PORT d[3] (8461:8461:8461) (7988:7988:7988))
        (PORT d[4] (7995:7995:7995) (7461:7461:7461))
        (PORT d[5] (6080:6080:6080) (5703:5703:5703))
        (PORT d[6] (7950:7950:7950) (7402:7402:7402))
        (PORT d[7] (2964:2964:2964) (2943:2943:2943))
        (PORT d[8] (6112:6112:6112) (5895:5895:5895))
        (PORT d[9] (7399:7399:7399) (6871:6871:6871))
        (PORT d[10] (6983:6983:6983) (6604:6604:6604))
        (PORT d[11] (7280:7280:7280) (7075:7075:7075))
        (PORT d[12] (4457:4457:4457) (4267:4267:4267))
        (PORT clk (2750:2750:2750) (2765:2765:2765))
        (PORT ena (15202:15202:15202) (16083:16083:16083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5770:5770:5770) (5418:5418:5418))
        (PORT clk (2750:2750:2750) (2765:2765:2765))
        (PORT ena (15202:15202:15202) (16083:16083:16083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6970:6970:6970) (6379:6379:6379))
        (PORT clk (2754:2754:2754) (2770:2770:2770))
        (PORT ena (15207:15207:15207) (16088:16088:16088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2770:2770:2770))
        (PORT d[0] (15207:15207:15207) (16088:16088:16088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2575:2575:2575) (2363:2363:2363))
        (PORT datab (4851:4851:4851) (4540:4540:4540))
        (PORT datac (5044:5044:5044) (4931:4931:4931))
        (PORT datad (813:813:813) (751:751:751))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1497:1497:1497))
        (PORT datab (1321:1321:1321) (1210:1210:1210))
        (PORT datac (5041:5041:5041) (4928:4928:4928))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (4438:4438:4438) (4264:4264:4264))
        (PORT datac (5102:5102:5102) (4999:4999:4999))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (3878:3878:3878) (3612:3612:3612))
        (PORT datac (5107:5107:5107) (5004:5004:5004))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (883:883:883))
        (PORT datab (5318:5318:5318) (4820:4820:4820))
        (PORT datad (956:956:956) (915:915:915))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (595:595:595))
        (PORT datab (1158:1158:1158) (1059:1059:1059))
        (PORT datac (1133:1133:1133) (1112:1112:1112))
        (PORT datad (1037:1037:1037) (1068:1068:1068))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT ena (1686:1686:1686) (1702:1702:1702))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[24\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1475:1475:1475))
        (PORT datab (1820:1820:1820) (1762:1762:1762))
        (PORT datac (1728:1728:1728) (1669:1669:1669))
        (PORT datad (916:916:916) (923:923:923))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (895:895:895))
        (PORT datab (492:492:492) (475:475:475))
        (PORT datac (1168:1168:1168) (1092:1092:1092))
        (PORT datad (310:310:310) (386:386:386))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (916:916:916))
        (PORT datab (823:823:823) (746:746:746))
        (PORT datac (519:519:519) (502:502:502))
        (PORT datad (241:241:241) (260:260:260))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (892:892:892))
        (PORT datac (1013:1013:1013) (1034:1034:1034))
        (PORT datad (1919:1919:1919) (1832:1832:1832))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1652:1652:1652))
        (PORT datab (352:352:352) (417:417:417))
        (PORT datac (905:905:905) (913:913:913))
        (PORT datad (295:295:295) (364:364:364))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[23\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (835:835:835))
        (PORT datab (1399:1399:1399) (1332:1332:1332))
        (PORT datac (1290:1290:1290) (1299:1299:1299))
        (PORT datad (1377:1377:1377) (1353:1353:1353))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[23\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1675:1675:1675))
        (PORT datab (1754:1754:1754) (1659:1659:1659))
        (PORT datac (2180:2180:2180) (2000:2000:2000))
        (PORT datad (920:920:920) (922:922:922))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (896:896:896))
        (PORT datab (305:305:305) (329:329:329))
        (PORT datac (1168:1168:1168) (1092:1092:1092))
        (PORT datad (313:313:313) (390:390:390))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1164:1164:1164))
        (PORT datab (881:881:881) (818:818:818))
        (PORT datac (1052:1052:1052) (1035:1035:1035))
        (PORT datad (804:804:804) (755:755:755))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1514:1514:1514))
        (PORT datab (1547:1547:1547) (1421:1421:1421))
        (PORT datad (905:905:905) (909:909:909))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1624:1624:1624))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (3801:3801:3801))
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (PORT ena (13456:13456:13456) (14409:14409:14409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4272:4272:4272))
        (PORT d[1] (10662:10662:10662) (9935:9935:9935))
        (PORT d[2] (10925:10925:10925) (10518:10518:10518))
        (PORT d[3] (8683:8683:8683) (8274:8274:8274))
        (PORT d[4] (7775:7775:7775) (7323:7323:7323))
        (PORT d[5] (7860:7860:7860) (7192:7192:7192))
        (PORT d[6] (8798:8798:8798) (8496:8496:8496))
        (PORT d[7] (4658:4658:4658) (4533:4533:4533))
        (PORT d[8] (5841:5841:5841) (5755:5755:5755))
        (PORT d[9] (4696:4696:4696) (4587:4587:4587))
        (PORT d[10] (7484:7484:7484) (7203:7203:7203))
        (PORT d[11] (6898:6898:6898) (6601:6601:6601))
        (PORT d[12] (7387:7387:7387) (6901:6901:6901))
        (PORT clk (2788:2788:2788) (2804:2804:2804))
        (PORT ena (13451:13451:13451) (14404:14404:14404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (4985:4985:4985))
        (PORT clk (2788:2788:2788) (2804:2804:2804))
        (PORT ena (13451:13451:13451) (14404:14404:14404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8568:8568:8568) (7798:7798:7798))
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (PORT ena (13456:13456:13456) (14409:14409:14409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (PORT d[0] (13456:13456:13456) (14409:14409:14409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3474:3474:3474))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (11914:11914:11914) (12769:12769:12769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (4845:4845:4845))
        (PORT d[1] (8692:8692:8692) (8088:8088:8088))
        (PORT d[2] (9276:9276:9276) (8969:8969:8969))
        (PORT d[3] (8317:8317:8317) (7968:7968:7968))
        (PORT d[4] (8032:8032:8032) (7535:7535:7535))
        (PORT d[5] (5874:5874:5874) (5336:5336:5336))
        (PORT d[6] (7509:7509:7509) (7272:7272:7272))
        (PORT d[7] (3009:3009:3009) (3008:3008:3008))
        (PORT d[8] (5467:5467:5467) (5359:5359:5359))
        (PORT d[9] (6058:6058:6058) (5882:5882:5882))
        (PORT d[10] (5907:5907:5907) (5723:5723:5723))
        (PORT d[11] (6442:6442:6442) (6301:6301:6301))
        (PORT d[12] (6232:6232:6232) (5820:5820:5820))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (11909:11909:11909) (12764:12764:12764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7396:7396:7396) (7102:7102:7102))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (11909:11909:11909) (12764:12764:12764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7033:7033:7033) (6366:6366:6366))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (11914:11914:11914) (12769:12769:12769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT d[0] (11914:11914:11914) (12769:12769:12769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3659:3659:3659))
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (PORT ena (13070:13070:13070) (13991:13991:13991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4303:4303:4303))
        (PORT d[1] (10732:10732:10732) (9999:9999:9999))
        (PORT d[2] (10516:10516:10516) (10140:10140:10140))
        (PORT d[3] (8702:8702:8702) (8290:8290:8290))
        (PORT d[4] (7409:7409:7409) (6982:6982:6982))
        (PORT d[5] (7853:7853:7853) (7185:7185:7185))
        (PORT d[6] (8790:8790:8790) (8487:8487:8487))
        (PORT d[7] (4275:4275:4275) (4179:4179:4179))
        (PORT d[8] (5442:5442:5442) (5371:5371:5371))
        (PORT d[9] (4698:4698:4698) (4586:4586:4586))
        (PORT d[10] (7891:7891:7891) (7590:7590:7590))
        (PORT d[11] (5257:5257:5257) (5139:5139:5139))
        (PORT d[12] (7424:7424:7424) (6934:6934:6934))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (13065:13065:13065) (13986:13986:13986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5653:5653:5653) (5482:5482:5482))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (13065:13065:13065) (13986:13986:13986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8192:8192:8192) (7450:7450:7450))
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (PORT ena (13070:13070:13070) (13991:13991:13991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (PORT d[0] (13070:13070:13070) (13991:13991:13991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (2970:2970:2970))
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT ena (11974:11974:11974) (12691:12691:12691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4132:4132:4132) (3912:3912:3912))
        (PORT d[1] (9496:9496:9496) (8806:8806:8806))
        (PORT d[2] (10127:10127:10127) (9750:9750:9750))
        (PORT d[3] (10381:10381:10381) (9964:9964:9964))
        (PORT d[4] (7908:7908:7908) (7324:7324:7324))
        (PORT d[5] (3020:3020:3020) (2744:2744:2744))
        (PORT d[6] (8199:8199:8199) (7813:7813:7813))
        (PORT d[7] (3397:3397:3397) (3289:3289:3289))
        (PORT d[8] (6946:6946:6946) (6653:6653:6653))
        (PORT d[9] (4202:4202:4202) (4062:4062:4062))
        (PORT d[10] (6638:6638:6638) (6338:6338:6338))
        (PORT d[11] (6457:6457:6457) (6146:6146:6146))
        (PORT d[12] (6988:6988:6988) (6473:6473:6473))
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (PORT ena (11969:11969:11969) (12686:12686:12686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6746:6746:6746) (6452:6452:6452))
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (PORT ena (11969:11969:11969) (12686:12686:12686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (2879:2879:2879))
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT ena (11974:11974:11974) (12691:12691:12691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT d[0] (11974:11974:11974) (12691:12691:12691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3108:3108:3108) (2717:2717:2717))
        (PORT datab (2941:2941:2941) (2774:2774:2774))
        (PORT datac (3322:3322:3322) (3316:3316:3316))
        (PORT datad (1190:1190:1190) (1087:1087:1087))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3007:3007:3007) (2650:2650:2650))
        (PORT datab (4125:4125:4125) (3823:3823:3823))
        (PORT datac (3319:3319:3319) (3312:3312:3312))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2816:2816:2816))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (9941:9941:9941) (10499:10499:10499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4567:4567:4567) (4395:4395:4395))
        (PORT d[1] (6872:6872:6872) (6356:6356:6356))
        (PORT d[2] (8318:8318:8318) (7958:7958:7958))
        (PORT d[3] (5753:5753:5753) (5310:5310:5310))
        (PORT d[4] (5097:5097:5097) (4751:4751:4751))
        (PORT d[5] (3114:3114:3114) (2884:2884:2884))
        (PORT d[6] (3482:3482:3482) (3237:3237:3237))
        (PORT d[7] (5677:5677:5677) (5538:5538:5538))
        (PORT d[8] (5616:5616:5616) (5420:5420:5420))
        (PORT d[9] (5697:5697:5697) (5429:5429:5429))
        (PORT d[10] (3395:3395:3395) (3138:3138:3138))
        (PORT d[11] (2884:2884:2884) (2701:2701:2701))
        (PORT d[12] (4993:4993:4993) (4574:4574:4574))
        (PORT clk (2778:2778:2778) (2794:2794:2794))
        (PORT ena (9936:9936:9936) (10494:10494:10494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (3733:3733:3733))
        (PORT clk (2778:2778:2778) (2794:2794:2794))
        (PORT ena (9936:9936:9936) (10494:10494:10494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8355:8355:8355) (7702:7702:7702))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (9941:9941:9941) (10499:10499:10499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT d[0] (9941:9941:9941) (10499:10499:10499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2906:2906:2906))
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (PORT ena (9553:9553:9553) (10087:10087:10087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (4928:4928:4928))
        (PORT d[1] (5685:5685:5685) (5290:5290:5290))
        (PORT d[2] (8322:8322:8322) (7963:7963:7963))
        (PORT d[3] (5021:5021:5021) (4636:4636:4636))
        (PORT d[4] (4688:4688:4688) (4361:4361:4361))
        (PORT d[5] (8558:8558:8558) (7792:7792:7792))
        (PORT d[6] (3921:3921:3921) (3657:3657:3657))
        (PORT d[7] (4888:4888:4888) (4797:4797:4797))
        (PORT d[8] (4548:4548:4548) (4433:4433:4433))
        (PORT d[9] (5322:5322:5322) (5080:5080:5080))
        (PORT d[10] (6777:6777:6777) (6511:6511:6511))
        (PORT d[11] (7039:7039:7039) (6991:6991:6991))
        (PORT d[12] (8239:8239:8239) (7716:7716:7716))
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (PORT ena (9548:9548:9548) (10082:10082:10082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (3776:3776:3776))
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (PORT ena (9548:9548:9548) (10082:10082:10082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8014:8014:8014) (7385:7385:7385))
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (PORT ena (9553:9553:9553) (10087:10087:10087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (PORT d[0] (9553:9553:9553) (10087:10087:10087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3210:3210:3210))
        (PORT clk (2807:2807:2807) (2822:2822:2822))
        (PORT ena (9857:9857:9857) (10444:10444:10444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5109:5109:5109))
        (PORT d[1] (6806:6806:6806) (6318:6318:6318))
        (PORT d[2] (8812:8812:8812) (8427:8427:8427))
        (PORT d[3] (5368:5368:5368) (4944:4944:4944))
        (PORT d[4] (7717:7717:7717) (7276:7276:7276))
        (PORT d[5] (7931:7931:7931) (7185:7185:7185))
        (PORT d[6] (4707:4707:4707) (4378:4378:4378))
        (PORT d[7] (4826:4826:4826) (4712:4712:4712))
        (PORT d[8] (4548:4548:4548) (4440:4440:4440))
        (PORT d[9] (4535:4535:4535) (4335:4335:4335))
        (PORT d[10] (5933:5933:5933) (5725:5725:5725))
        (PORT d[11] (6596:6596:6596) (6573:6573:6573))
        (PORT d[12] (7826:7826:7826) (7324:7324:7324))
        (PORT clk (2803:2803:2803) (2817:2817:2817))
        (PORT ena (9852:9852:9852) (10439:10439:10439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8370:8370:8370) (8084:8084:8084))
        (PORT clk (2803:2803:2803) (2817:2817:2817))
        (PORT ena (9852:9852:9852) (10439:10439:10439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6699:6699:6699) (6167:6167:6167))
        (PORT clk (2807:2807:2807) (2822:2822:2822))
        (PORT ena (9857:9857:9857) (10444:10444:10444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2822:2822:2822))
        (PORT d[0] (9857:9857:9857) (10444:10444:10444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3048:3048:3048))
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT ena (12301:12301:12301) (13177:13177:13177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5252:5252:5252))
        (PORT d[1] (9484:9484:9484) (8803:8803:8803))
        (PORT d[2] (9715:9715:9715) (9385:9385:9385))
        (PORT d[3] (7427:7427:7427) (7097:7097:7097))
        (PORT d[4] (6556:6556:6556) (6167:6167:6167))
        (PORT d[5] (7021:7021:7021) (6402:6402:6402))
        (PORT d[6] (7937:7937:7937) (7678:7678:7678))
        (PORT d[7] (3377:3377:3377) (3336:3336:3336))
        (PORT d[8] (5875:5875:5875) (5743:5743:5743))
        (PORT d[9] (4983:4983:4983) (4884:4884:4884))
        (PORT d[10] (6306:6306:6306) (6095:6095:6095))
        (PORT d[11] (6855:6855:6855) (6692:6692:6692))
        (PORT d[12] (6624:6624:6624) (6185:6185:6185))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (12296:12296:12296) (13172:13172:13172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7053:7053:7053) (6333:6333:6333))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (12296:12296:12296) (13172:13172:13172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7422:7422:7422) (6730:6730:6730))
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT ena (12301:12301:12301) (13177:13177:13177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT d[0] (12301:12301:12301) (13177:13177:13177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3290:3290:3290) (3196:3196:3196))
        (PORT datab (2943:2943:2943) (2775:2775:2775))
        (PORT datac (3321:3321:3321) (3315:3315:3315))
        (PORT datad (3861:3861:3861) (3726:3726:3726))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2534:2534:2534) (2306:2306:2306))
        (PORT datab (3363:3363:3363) (3356:3356:3356))
        (PORT datac (2866:2866:2866) (2593:2593:2593))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5013:5013:5013) (4785:4785:4785))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (5209:5209:5209) (4977:4977:4977))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3060:3060:3060))
        (PORT d[1] (2839:2839:2839) (2550:2550:2550))
        (PORT d[2] (2020:2020:2020) (1869:1869:1869))
        (PORT d[3] (1570:1570:1570) (1459:1459:1459))
        (PORT clk (2797:2797:2797) (2815:2815:2815))
        (PORT ena (11101:11101:11101) (11716:11716:11716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3100:3100:3100))
        (PORT d[1] (4090:4090:4090) (3792:3792:3792))
        (PORT d[2] (8736:8736:8736) (8337:8337:8337))
        (PORT d[3] (1983:1983:1983) (1816:1816:1816))
        (PORT d[4] (6785:6785:6785) (6327:6327:6327))
        (PORT d[5] (1866:1866:1866) (1702:1702:1702))
        (PORT d[6] (2224:2224:2224) (2046:2046:2046))
        (PORT d[7] (3705:3705:3705) (3624:3624:3624))
        (PORT d[8] (2632:2632:2632) (2415:2415:2415))
        (PORT d[9] (5085:5085:5085) (4820:4820:4820))
        (PORT d[10] (4694:4694:4694) (4358:4358:4358))
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT ena (11096:11096:11096) (11711:11711:11711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2579:2579:2579))
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT ena (11096:11096:11096) (11711:11711:11711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2299:2299:2299))
        (PORT clk (2797:2797:2797) (2815:2815:2815))
        (PORT ena (11101:11101:11101) (11716:11716:11716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2815:2815:2815))
        (PORT d[0] (11101:11101:11101) (11716:11716:11716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1172:1172:1172))
        (PORT datab (5260:5260:5260) (5015:5015:5015))
        (PORT datac (3322:3322:3322) (3315:3315:3315))
        (PORT datad (2899:2899:2899) (2728:2728:2728))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3453:3453:3453))
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (PORT ena (12303:12303:12303) (13187:13187:13187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (4908:4908:4908))
        (PORT d[1] (9374:9374:9374) (8718:8718:8718))
        (PORT d[2] (9723:9723:9723) (9389:9389:9389))
        (PORT d[3] (8699:8699:8699) (8323:8323:8323))
        (PORT d[4] (8069:8069:8069) (7572:7572:7572))
        (PORT d[5] (6569:6569:6569) (5976:5976:5976))
        (PORT d[6] (7517:7517:7517) (7281:7281:7281))
        (PORT d[7] (3457:3457:3457) (3405:3405:3405))
        (PORT d[8] (5047:5047:5047) (4976:4976:4976))
        (PORT d[9] (6104:6104:6104) (5923:5923:5923))
        (PORT d[10] (6287:6287:6287) (6075:6075:6075))
        (PORT d[11] (6802:6802:6802) (6602:6602:6602))
        (PORT d[12] (6203:6203:6203) (5791:5791:5791))
        (PORT clk (2788:2788:2788) (2804:2804:2804))
        (PORT ena (12298:12298:12298) (13182:13182:13182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5080:5080:5080))
        (PORT clk (2788:2788:2788) (2804:2804:2804))
        (PORT ena (12298:12298:12298) (13182:13182:13182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7409:7409:7409) (6713:6713:6713))
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (PORT ena (12303:12303:12303) (13187:13187:13187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (PORT d[0] (12303:12303:12303) (13187:13187:13187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3324:3324:3324))
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (PORT ena (10355:10355:10355) (10986:10986:10986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5285:5285:5285) (5004:5004:5004))
        (PORT d[1] (7435:7435:7435) (6890:6890:6890))
        (PORT d[2] (8324:8324:8324) (8027:8027:8027))
        (PORT d[3] (8800:8800:8800) (8486:8486:8486))
        (PORT d[4] (6365:6365:6365) (5852:5852:5852))
        (PORT d[5] (4890:4890:4890) (4501:4501:4501))
        (PORT d[6] (7415:7415:7415) (7128:7128:7128))
        (PORT d[7] (3764:3764:3764) (3650:3650:3650))
        (PORT d[8] (4933:4933:4933) (4804:4804:4804))
        (PORT d[9] (5474:5474:5474) (5269:5269:5269))
        (PORT d[10] (5409:5409:5409) (5175:5175:5175))
        (PORT d[11] (6581:6581:6581) (6490:6490:6490))
        (PORT d[12] (5414:5414:5414) (5012:5012:5012))
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (PORT ena (10350:10350:10350) (10981:10981:10981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8505:8505:8505) (8225:8225:8225))
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (PORT ena (10350:10350:10350) (10981:10981:10981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4389:4389:4389))
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (PORT ena (10355:10355:10355) (10986:10986:10986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (PORT d[0] (10355:10355:10355) (10986:10986:10986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4229:4229:4229) (3767:3767:3767))
        (PORT datab (2944:2944:2944) (2777:2777:2777))
        (PORT datac (3321:3321:3321) (3314:3314:3314))
        (PORT datad (2747:2747:2747) (2532:2532:2532))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2917:2917:2917))
        (PORT clk (2805:2805:2805) (2818:2818:2818))
        (PORT ena (9565:9565:9565) (10112:10112:10112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5057:5057:5057) (4895:4895:4895))
        (PORT d[1] (6427:6427:6427) (5975:5975:5975))
        (PORT d[2] (8369:8369:8369) (8014:8014:8014))
        (PORT d[3] (5292:5292:5292) (4882:4882:4882))
        (PORT d[4] (7299:7299:7299) (6894:6894:6894))
        (PORT d[5] (8071:8071:8071) (7337:7337:7337))
        (PORT d[6] (4326:4326:4326) (4043:4043:4043))
        (PORT d[7] (4458:4458:4458) (4397:4397:4397))
        (PORT d[8] (4578:4578:4578) (4471:4471:4471))
        (PORT d[9] (4608:4608:4608) (4415:4415:4415))
        (PORT d[10] (6345:6345:6345) (6109:6109:6109))
        (PORT d[11] (6560:6560:6560) (6527:6527:6527))
        (PORT d[12] (7849:7849:7849) (7350:7350:7350))
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (PORT ena (9560:9560:9560) (10107:10107:10107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5504:5504:5504) (5447:5447:5447))
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (PORT ena (9560:9560:9560) (10107:10107:10107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7099:7099:7099) (6532:6532:6532))
        (PORT clk (2805:2805:2805) (2818:2818:2818))
        (PORT ena (9565:9565:9565) (10112:10112:10112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2818:2818:2818))
        (PORT d[0] (9565:9565:9565) (10112:10112:10112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3502:3502:3502))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (13463:13463:13463) (14415:14415:14415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (4264:4264:4264))
        (PORT d[1] (11094:11094:11094) (10339:10339:10339))
        (PORT d[2] (10896:10896:10896) (10495:10495:10495))
        (PORT d[3] (8753:8753:8753) (8344:8344:8344))
        (PORT d[4] (8159:8159:8159) (7667:7667:7667))
        (PORT d[5] (8278:8278:8278) (7580:7580:7580))
        (PORT d[6] (8798:8798:8798) (8497:8497:8497))
        (PORT d[7] (4745:4745:4745) (4614:4614:4614))
        (PORT d[8] (5888:5888:5888) (5799:5799:5799))
        (PORT d[9] (4666:4666:4666) (4557:4557:4557))
        (PORT d[10] (7952:7952:7952) (7653:7653:7653))
        (PORT d[11] (6907:6907:6907) (6608:6608:6608))
        (PORT d[12] (7788:7788:7788) (7274:7274:7274))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (13458:13458:13458) (14410:14410:14410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6020:6020:6020) (5850:5850:5850))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (13458:13458:13458) (14410:14410:14410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8573:8573:8573) (7803:7803:7803))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (13463:13463:13463) (14415:14415:14415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT d[0] (13463:13463:13463) (14415:14415:14415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3574:3574:3574) (3364:3364:3364))
        (PORT datab (2949:2949:2949) (2783:2783:2783))
        (PORT datac (3317:3317:3317) (3310:3310:3310))
        (PORT datad (2617:2617:2617) (2284:2284:2284))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (303:303:303))
        (PORT datac (5208:5208:5208) (4976:4976:4976))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5013:5013:5013) (4785:4785:4785))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (236:236:236) (263:263:263))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1185:1185:1185))
        (PORT datab (1327:1327:1327) (1243:1243:1243))
        (PORT datad (1932:1932:1932) (1847:1847:1847))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1691:1691:1691))
        (PORT datab (1376:1376:1376) (1377:1377:1377))
        (PORT datad (592:592:592) (597:597:597))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1002:1002:1002) (1021:1021:1021))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[23\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (936:936:936))
        (PORT datab (334:334:334) (410:410:410))
        (PORT datac (301:301:301) (383:383:383))
        (PORT datad (1857:1857:1857) (1786:1786:1786))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1356:1356:1356))
        (PORT datab (1409:1409:1409) (1345:1345:1345))
        (PORT datac (482:482:482) (450:450:450))
        (PORT datad (1366:1366:1366) (1341:1341:1341))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[1\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2000:2000:2000))
        (PORT datab (1700:1700:1700) (1659:1659:1659))
        (PORT datac (918:918:918) (910:910:910))
        (PORT datad (1165:1165:1165) (1095:1095:1095))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (681:681:681))
        (PORT datab (1973:1973:1973) (1798:1798:1798))
        (PORT datad (1549:1549:1549) (1411:1411:1411))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1368:1368:1368) (1325:1325:1325))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sclr (1555:1555:1555) (1558:1558:1558))
        (PORT sload (2275:2275:2275) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2298:2298:2298))
        (PORT datab (1699:1699:1699) (1658:1658:1658))
        (PORT datac (918:918:918) (909:909:909))
        (PORT datad (1551:1551:1551) (1448:1448:1448))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (310:310:310))
        (PORT datab (1701:1701:1701) (1660:1660:1660))
        (PORT datac (919:919:919) (911:911:911))
        (PORT datad (245:245:245) (270:270:270))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (681:681:681))
        (PORT datab (1320:1320:1320) (1218:1218:1218))
        (PORT datad (1845:1845:1845) (1752:1752:1752))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (996:996:996) (1008:1008:1008))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sclr (1555:1555:1555) (1558:1558:1558))
        (PORT sload (2275:2275:2275) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_rshift8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1268:1268:1268))
        (PORT datab (347:347:347) (436:436:436))
        (PORT datac (1321:1321:1321) (1288:1288:1288))
        (PORT datad (305:305:305) (377:377:377))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_rshift8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1794:1794:1794))
        (PORT datad (1138:1138:1138) (1054:1054:1054))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT ena (1686:1686:1686) (1702:1702:1702))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1002:1002:1002) (1016:1016:1016))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT sload (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1736:1736:1736))
        (PORT datab (1042:1042:1042) (1032:1032:1032))
        (PORT datac (1824:1824:1824) (1703:1703:1703))
        (PORT datad (916:916:916) (915:915:915))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (858:858:858))
        (PORT datab (1216:1216:1216) (1139:1139:1139))
        (PORT datac (243:243:243) (275:275:275))
        (PORT datad (573:573:573) (595:595:595))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (853:853:853))
        (PORT datab (1483:1483:1483) (1402:1402:1402))
        (PORT datac (1211:1211:1211) (1132:1132:1132))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1085:1085:1085))
        (PORT datac (491:491:491) (465:465:465))
        (PORT datad (1918:1918:1918) (1831:1831:1831))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1283:1283:1283))
        (PORT datab (354:354:354) (419:419:419))
        (PORT datac (294:294:294) (372:372:372))
        (PORT datad (1372:1372:1372) (1344:1344:1344))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[21\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1307:1307:1307))
        (PORT datac (1352:1352:1352) (1316:1316:1316))
        (PORT datad (1429:1429:1429) (1280:1280:1280))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2412:2412:2412))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2348:2348:2348))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (422:422:422))
        (PORT datac (999:999:999) (1019:1019:1019))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~225\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5908:5908:5908) (5600:5600:5600))
        (PORT datab (2680:2680:2680) (2527:2527:2527))
        (PORT datac (4012:4012:4012) (3986:3986:3986))
        (PORT datad (1750:1750:1750) (1595:1595:1595))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (4861:4861:4861))
        (PORT clk (2783:2783:2783) (2801:2801:2801))
        (PORT ena (10380:10380:10380) (11009:11009:11009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5293:5293:5293) (5013:5013:5013))
        (PORT d[1] (7778:7778:7778) (7203:7203:7203))
        (PORT d[2] (8440:8440:8440) (8160:8160:8160))
        (PORT d[3] (9185:9185:9185) (8842:8842:8842))
        (PORT d[4] (6338:6338:6338) (5828:5828:5828))
        (PORT d[5] (4867:4867:4867) (4474:4474:4474))
        (PORT d[6] (7812:7812:7812) (7499:7499:7499))
        (PORT d[7] (3772:3772:3772) (3659:3659:3659))
        (PORT d[8] (4954:4954:4954) (4828:4828:4828))
        (PORT d[9] (5482:5482:5482) (5278:5278:5278))
        (PORT d[10] (5404:5404:5404) (5174:5174:5174))
        (PORT d[11] (7017:7017:7017) (6896:6896:6896))
        (PORT d[12] (5352:5352:5352) (4955:4955:4955))
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (PORT ena (10375:10375:10375) (11004:11004:11004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5071:5071:5071) (4661:4661:4661))
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (PORT ena (10375:10375:10375) (11004:11004:11004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5226:5226:5226) (4758:4758:4758))
        (PORT clk (2783:2783:2783) (2801:2801:2801))
        (PORT ena (10380:10380:10380) (11009:11009:11009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2801:2801:2801))
        (PORT d[0] (10380:10380:10380) (11009:11009:11009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (2878:2878:2878))
        (PORT clk (2830:2830:2830) (2850:2850:2850))
        (PORT ena (6628:6628:6628) (6993:6993:6993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5405:5405:5405) (5185:5185:5185))
        (PORT d[1] (3403:3403:3403) (3154:3154:3154))
        (PORT d[2] (4267:4267:4267) (3970:3970:3970))
        (PORT d[3] (3195:3195:3195) (2975:2975:2975))
        (PORT d[4] (4682:4682:4682) (4359:4359:4359))
        (PORT d[5] (7319:7319:7319) (6960:6960:6960))
        (PORT d[6] (5354:5354:5354) (4986:4986:4986))
        (PORT d[7] (7914:7914:7914) (7712:7712:7712))
        (PORT d[8] (4468:4468:4468) (4301:4301:4301))
        (PORT d[9] (2661:2661:2661) (2473:2473:2473))
        (PORT d[10] (4190:4190:4190) (3908:3908:3908))
        (PORT d[11] (4715:4715:4715) (4475:4475:4475))
        (PORT d[12] (3158:3158:3158) (2920:2920:2920))
        (PORT clk (2826:2826:2826) (2845:2845:2845))
        (PORT ena (6623:6623:6623) (6988:6988:6988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6086:6086:6086) (5713:5713:5713))
        (PORT clk (2826:2826:2826) (2845:2845:2845))
        (PORT ena (6623:6623:6623) (6988:6988:6988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8238:8238:8238) (7905:7905:7905))
        (PORT clk (2830:2830:2830) (2850:2850:2850))
        (PORT ena (6628:6628:6628) (6993:6993:6993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2850:2850:2850))
        (PORT d[0] (6628:6628:6628) (6993:6993:6993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1740:1740:1740))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1740:1740:1740))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (2995:2995:2995))
        (PORT clk (2814:2814:2814) (2834:2834:2834))
        (PORT ena (13618:13618:13618) (14411:14411:14411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (3852:3852:3852))
        (PORT d[1] (9685:9685:9685) (9060:9060:9060))
        (PORT d[2] (9153:9153:9153) (8594:8594:8594))
        (PORT d[3] (10094:10094:10094) (9528:9528:9528))
        (PORT d[4] (9708:9708:9708) (9086:9086:9086))
        (PORT d[5] (6791:6791:6791) (6368:6368:6368))
        (PORT d[6] (9560:9560:9560) (8916:8916:8916))
        (PORT d[7] (2506:2506:2506) (2462:2462:2462))
        (PORT d[8] (3988:3988:3988) (3853:3853:3853))
        (PORT d[9] (9027:9027:9027) (8403:8403:8403))
        (PORT d[10] (9126:9126:9126) (8594:8594:8594))
        (PORT d[11] (4758:4758:4758) (4527:4527:4527))
        (PORT d[12] (6285:6285:6285) (5986:5986:5986))
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (PORT ena (13613:13613:13613) (14406:14406:14406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5781:5781:5781) (5473:5473:5473))
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (PORT ena (13613:13613:13613) (14406:14406:14406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4144:4144:4144))
        (PORT clk (2814:2814:2814) (2834:2834:2834))
        (PORT ena (13618:13618:13618) (14411:14411:14411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2834:2834:2834))
        (PORT d[0] (13618:13618:13618) (14411:14411:14411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~220\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3371:3371:3371) (3338:3338:3338))
        (PORT datab (3539:3539:3539) (3390:3390:3390))
        (PORT datac (2011:2011:2011) (1848:1848:1848))
        (PORT datad (2775:2775:2775) (2615:2615:2615))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (4531:4531:4531))
        (PORT clk (2808:2808:2808) (2822:2822:2822))
        (PORT ena (9889:9889:9889) (10483:10483:10483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (4822:4822:4822))
        (PORT d[1] (6841:6841:6841) (6353:6353:6353))
        (PORT d[2] (8812:8812:8812) (8428:8428:8428))
        (PORT d[3] (5372:5372:5372) (4948:4948:4948))
        (PORT d[4] (6967:6967:6967) (6600:6600:6600))
        (PORT d[5] (6918:6918:6918) (6280:6280:6280))
        (PORT d[6] (4712:4712:4712) (4383:4383:4383))
        (PORT d[7] (4098:4098:4098) (4044:4044:4044))
        (PORT d[8] (4529:4529:4529) (4412:4412:4412))
        (PORT d[9] (4172:4172:4172) (4011:4011:4011))
        (PORT d[10] (5492:5492:5492) (5310:5310:5310))
        (PORT d[11] (6642:6642:6642) (6616:6616:6616))
        (PORT d[12] (7678:7678:7678) (7173:7173:7173))
        (PORT clk (2804:2804:2804) (2817:2817:2817))
        (PORT ena (9884:9884:9884) (10478:10478:10478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (3737:3737:3737))
        (PORT clk (2804:2804:2804) (2817:2817:2817))
        (PORT ena (9884:9884:9884) (10478:10478:10478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6430:6430:6430) (5931:5931:5931))
        (PORT clk (2808:2808:2808) (2822:2822:2822))
        (PORT ena (9889:9889:9889) (10483:10483:10483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2822:2822:2822))
        (PORT d[0] (9889:9889:9889) (10483:10483:10483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~221\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1764:1764:1764))
        (PORT datab (3964:3964:3964) (3769:3769:3769))
        (PORT datac (4015:4015:4015) (3989:3989:3989))
        (PORT datad (2927:2927:2927) (2869:2869:2869))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4729:4729:4729) (4309:4309:4309))
        (PORT clk (2806:2806:2806) (2819:2819:2819))
        (PORT ena (9566:9566:9566) (10112:10112:10112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4980:4980:4980) (4813:4813:4813))
        (PORT d[1] (6508:6508:6508) (6056:6056:6056))
        (PORT d[2] (8773:8773:8773) (8389:8389:8389))
        (PORT d[3] (5029:5029:5029) (4633:4633:4633))
        (PORT d[4] (6961:6961:6961) (6593:6593:6593))
        (PORT d[5] (7661:7661:7661) (6953:6953:6953))
        (PORT d[6] (4367:4367:4367) (4082:4082:4082))
        (PORT d[7] (4450:4450:4450) (4387:4387:4387))
        (PORT d[8] (4531:4531:4531) (4425:4425:4425))
        (PORT d[9] (4530:4530:4530) (4341:4341:4341))
        (PORT d[10] (6329:6329:6329) (6091:6091:6091))
        (PORT d[11] (6584:6584:6584) (6560:6560:6560))
        (PORT d[12] (7841:7841:7841) (7341:7341:7341))
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (PORT ena (9561:9561:9561) (10107:10107:10107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5859:5859:5859) (5749:5749:5749))
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (PORT ena (9561:9561:9561) (10107:10107:10107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7217:7217:7217) (6645:6645:6645))
        (PORT clk (2806:2806:2806) (2819:2819:2819))
        (PORT ena (9566:9566:9566) (10112:10112:10112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2819:2819:2819))
        (PORT d[0] (9566:9566:9566) (10112:10112:10112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5910:5910:5910) (5496:5496:5496))
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT ena (11913:11913:11913) (12768:12768:12768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5024:5024:5024) (4869:4869:4869))
        (PORT d[1] (9521:9521:9521) (8848:8848:8848))
        (PORT d[2] (8873:8873:8873) (8618:8618:8618))
        (PORT d[3] (8316:8316:8316) (7967:7967:7967))
        (PORT d[4] (7583:7583:7583) (7112:7112:7112))
        (PORT d[5] (6291:6291:6291) (5710:5710:5710))
        (PORT d[6] (7744:7744:7744) (7450:7450:7450))
        (PORT d[7] (3362:3362:3362) (3332:3332:3332))
        (PORT d[8] (5024:5024:5024) (4950:4950:4950))
        (PORT d[9] (4997:4997:4997) (4902:4902:4902))
        (PORT d[10] (6283:6283:6283) (6069:6069:6069))
        (PORT d[11] (6043:6043:6043) (5930:5930:5930))
        (PORT d[12] (6192:6192:6192) (5779:5779:5779))
        (PORT clk (2796:2796:2796) (2812:2812:2812))
        (PORT ena (11908:11908:11908) (12763:12763:12763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6988:6988:6988) (6721:6721:6721))
        (PORT clk (2796:2796:2796) (2812:2812:2812))
        (PORT ena (11908:11908:11908) (12763:12763:12763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7309:7309:7309) (6625:6625:6625))
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT ena (11913:11913:11913) (12768:12768:12768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT d[0] (11913:11913:11913) (12768:12768:12768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5637:5637:5637) (5307:5307:5307))
        (PORT clk (2758:2758:2758) (2777:2777:2777))
        (PORT ena (11586:11586:11586) (12279:12279:12279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5359:5359:5359) (5033:5033:5033))
        (PORT d[1] (9066:9066:9066) (8408:8408:8408))
        (PORT d[2] (10088:10088:10088) (9694:9694:9694))
        (PORT d[3] (10469:10469:10469) (10036:10036:10036))
        (PORT d[4] (7544:7544:7544) (6986:6986:6986))
        (PORT d[5] (3528:3528:3528) (3223:3223:3223))
        (PORT d[6] (7787:7787:7787) (7428:7428:7428))
        (PORT d[7] (3292:3292:3292) (3190:3190:3190))
        (PORT d[8] (6892:6892:6892) (6596:6596:6596))
        (PORT d[9] (4105:4105:4105) (3963:3963:3963))
        (PORT d[10] (6249:6249:6249) (5969:5969:5969))
        (PORT d[11] (8245:8245:8245) (8035:8035:8035))
        (PORT d[12] (7047:7047:7047) (6529:6529:6529))
        (PORT clk (2754:2754:2754) (2772:2772:2772))
        (PORT ena (11581:11581:11581) (12274:12274:12274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6330:6330:6330) (6073:6073:6073))
        (PORT clk (2754:2754:2754) (2772:2772:2772))
        (PORT ena (11581:11581:11581) (12274:12274:12274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3268:3268:3268))
        (PORT clk (2758:2758:2758) (2777:2777:2777))
        (PORT ena (11586:11586:11586) (12279:12279:12279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2777:2777:2777))
        (PORT d[0] (11586:11586:11586) (12279:12279:12279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2778:2778:2778))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1677:1677:1677) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (2903:2903:2903))
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT ena (10718:10718:10718) (11316:11316:11316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6606:6606:6606) (6358:6358:6358))
        (PORT d[1] (4485:4485:4485) (4163:4163:4163))
        (PORT d[2] (8339:8339:8339) (7970:7970:7970))
        (PORT d[3] (6605:6605:6605) (6094:6094:6094))
        (PORT d[4] (5977:5977:5977) (5585:5585:5585))
        (PORT d[5] (4259:4259:4259) (3938:3938:3938))
        (PORT d[6] (2638:2638:2638) (2439:2439:2439))
        (PORT d[7] (3290:3290:3290) (3242:3242:3242))
        (PORT d[8] (6436:6436:6436) (6193:6193:6193))
        (PORT d[9] (4630:4630:4630) (4396:4396:4396))
        (PORT d[10] (4211:4211:4211) (3901:3901:3901))
        (PORT d[11] (2508:2508:2508) (2347:2347:2347))
        (PORT d[12] (5743:5743:5743) (5284:5284:5284))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (10713:10713:10713) (11311:11311:11311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3085:3085:3085))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (10713:10713:10713) (11311:11311:11311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2349:2349:2349))
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT ena (10718:10718:10718) (11316:11316:11316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT d[0] (10718:10718:10718) (11316:11316:11316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~222\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1148:1148:1148))
        (PORT datab (4050:4050:4050) (4021:4021:4021))
        (PORT datac (1097:1097:1097) (972:972:972))
        (PORT datad (2622:2622:2622) (2484:2484:2484))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~223\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2896:2896:2896) (2675:2675:2675))
        (PORT datab (2845:2845:2845) (2704:2704:2704))
        (PORT datac (4007:4007:4007) (3979:3979:3979))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~224\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4138:4138:4138) (3983:3983:3983))
        (PORT datab (5823:5823:5823) (5520:5520:5520))
        (PORT datac (234:234:234) (260:260:260))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5486:5486:5486) (5102:5102:5102))
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT ena (11531:11531:11531) (12375:12375:12375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5288:5288:5288) (5099:5099:5099))
        (PORT d[1] (8360:8360:8360) (7783:7783:7783))
        (PORT d[2] (8861:8861:8861) (8600:8600:8600))
        (PORT d[3] (7874:7874:7874) (7548:7548:7548))
        (PORT d[4] (7191:7191:7191) (6762:6762:6762))
        (PORT d[5] (6342:6342:6342) (5764:5764:5764))
        (PORT d[6] (7495:7495:7495) (7253:7253:7253))
        (PORT d[7] (3423:3423:3423) (3390:3390:3390))
        (PORT d[8] (5033:5033:5033) (4951:4951:4951))
        (PORT d[9] (5004:5004:5004) (4907:4907:4907))
        (PORT d[10] (5517:5517:5517) (5338:5338:5338))
        (PORT d[11] (5758:5758:5758) (5661:5661:5661))
        (PORT d[12] (5091:5091:5091) (4751:4751:4751))
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (PORT ena (11526:11526:11526) (12370:12370:12370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6075:6075:6075) (6083:6083:6083))
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (PORT ena (11526:11526:11526) (12370:12370:12370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6643:6643:6643) (6000:6000:6000))
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT ena (11531:11531:11531) (12375:12375:12375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT d[0] (11531:11531:11531) (12375:12375:12375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3230:3230:3230))
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (PORT ena (10330:10330:10330) (10908:10908:10908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6218:6218:6218) (5999:5999:5999))
        (PORT d[1] (4853:4853:4853) (4508:4508:4508))
        (PORT d[2] (7940:7940:7940) (7603:7603:7603))
        (PORT d[3] (6222:6222:6222) (5765:5765:5765))
        (PORT d[4] (5523:5523:5523) (5156:5156:5156))
        (PORT d[5] (4270:4270:4270) (3941:3941:3941))
        (PORT d[6] (3056:3056:3056) (2832:2832:2832))
        (PORT d[7] (6091:6091:6091) (5931:5931:5931))
        (PORT d[8] (6035:6035:6035) (5819:5819:5819))
        (PORT d[9] (4228:4228:4228) (4018:4018:4018))
        (PORT d[10] (3759:3759:3759) (3477:3477:3477))
        (PORT d[11] (2493:2493:2493) (2337:2337:2337))
        (PORT d[12] (5346:5346:5346) (4900:4900:4900))
        (PORT clk (2750:2750:2750) (2766:2766:2766))
        (PORT ena (10325:10325:10325) (10903:10903:10903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4133:4133:4133))
        (PORT clk (2750:2750:2750) (2766:2766:2766))
        (PORT ena (10325:10325:10325) (10903:10903:10903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2342:2342:2342))
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (PORT ena (10330:10330:10330) (10908:10908:10908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (PORT d[0] (10330:10330:10330) (10908:10908:10908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~227\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4048:4048:4048) (3735:3735:3735))
        (PORT datac (4014:4014:4014) (3987:3987:3987))
        (PORT datad (1381:1381:1381) (1250:1250:1250))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6292:6292:6292) (5847:5847:5847))
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (PORT ena (12311:12311:12311) (13195:13195:13195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (5254:5254:5254))
        (PORT d[1] (9833:9833:9833) (9119:9119:9119))
        (PORT d[2] (9703:9703:9703) (9373:9373:9373))
        (PORT d[3] (8716:8716:8716) (8339:8339:8339))
        (PORT d[4] (8069:8069:8069) (7572:7572:7572))
        (PORT d[5] (6674:6674:6674) (6074:6074:6074))
        (PORT d[6] (7487:7487:7487) (7252:7252:7252))
        (PORT d[7] (3470:3470:3470) (3420:3420:3420))
        (PORT d[8] (5017:5017:5017) (4947:4947:4947))
        (PORT d[9] (5479:5479:5479) (5356:5356:5356))
        (PORT d[10] (6331:6331:6331) (6119:6119:6119))
        (PORT d[11] (6102:6102:6102) (5989:5989:5989))
        (PORT d[12] (6632:6632:6632) (6193:6193:6193))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (12306:12306:12306) (13190:13190:13190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5433:5433:5433) (5107:5107:5107))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (12306:12306:12306) (13190:13190:13190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7414:7414:7414) (6719:6719:6719))
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (PORT ena (12311:12311:12311) (13195:13195:13195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (PORT d[0] (12311:12311:12311) (13195:13195:13195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4344:4344:4344) (3947:3947:3947))
        (PORT clk (2809:2809:2809) (2828:2828:2828))
        (PORT ena (9177:9177:9177) (9698:9698:9698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5063:5063:5063) (4907:4907:4907))
        (PORT d[1] (6101:6101:6101) (5675:5675:5675))
        (PORT d[2] (8314:8314:8314) (7957:7957:7957))
        (PORT d[3] (4630:4630:4630) (4274:4274:4274))
        (PORT d[4] (4241:4241:4241) (3937:3937:3937))
        (PORT d[5] (8087:8087:8087) (7355:7355:7355))
        (PORT d[6] (3931:3931:3931) (3668:3668:3668))
        (PORT d[7] (4849:4849:4849) (4760:4760:4760))
        (PORT d[8] (4536:4536:4536) (4429:4429:4429))
        (PORT d[9] (4932:4932:4932) (4721:4721:4721))
        (PORT d[10] (3330:3330:3330) (3080:3080:3080))
        (PORT d[11] (6624:6624:6624) (6607:6607:6607))
        (PORT d[12] (8245:8245:8245) (7720:7720:7720))
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (PORT ena (9172:9172:9172) (9693:9693:9693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8023:8023:8023) (7729:7729:7729))
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (PORT ena (9172:9172:9172) (9693:9693:9693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7540:7540:7540) (6945:6945:6945))
        (PORT clk (2809:2809:2809) (2828:2828:2828))
        (PORT ena (9177:9177:9177) (9698:9698:9698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2828:2828:2828))
        (PORT d[0] (9177:9177:9177) (9698:9698:9698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~226\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2765:2765:2765) (2573:2573:2573))
        (PORT datab (2680:2680:2680) (2528:2528:2528))
        (PORT datac (4010:4010:4010) (3983:3983:3983))
        (PORT datad (2563:2563:2563) (2333:2333:2333))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~228\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5907:5907:5907) (5599:5599:5599))
        (PORT datab (2680:2680:2680) (2528:2528:2528))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~229\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (310:310:310))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (4096:4096:4096) (3939:3939:3939))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1494:1494:1494))
        (PORT datab (1148:1148:1148) (1220:1220:1220))
        (PORT datac (902:902:902) (841:841:841))
        (PORT datad (1932:1932:1932) (1791:1791:1791))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2395:2395:2395))
        (PORT asdata (1711:1711:1711) (1647:1647:1647))
        (PORT clrn (2879:2879:2879) (2804:2804:2804))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1378:1378:1378) (1390:1390:1390))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT sload (1708:1708:1708) (1773:1773:1773))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (583:583:583))
        (PORT datab (359:359:359) (395:395:395))
        (PORT datac (292:292:292) (369:369:369))
        (PORT datad (1206:1206:1206) (1159:1159:1159))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2440:2440:2440) (2304:2304:2304))
        (PORT datab (419:419:419) (543:543:543))
        (PORT datad (827:827:827) (770:770:770))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1361:1361:1361))
        (PORT datab (1087:1087:1087) (1124:1124:1124))
        (PORT datad (311:311:311) (350:350:350))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1321:1321:1321) (1294:1294:1294))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT sload (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[21\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1504:1504:1504))
        (PORT datab (1043:1043:1043) (1034:1034:1034))
        (PORT datac (2107:2107:2107) (1922:1922:1922))
        (PORT datad (917:917:917) (916:916:916))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (982:982:982))
        (PORT datab (285:285:285) (313:313:313))
        (PORT datac (1131:1131:1131) (1037:1037:1037))
        (PORT datad (844:844:844) (805:805:805))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (858:858:858))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (1103:1103:1103) (995:995:995))
        (PORT datad (1411:1411:1411) (1341:1341:1341))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1986:1986:1986) (1886:1886:1886))
        (PORT datac (1005:1005:1005) (1025:1025:1025))
        (PORT datad (483:483:483) (451:451:451))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1652:1652:1652))
        (PORT datab (353:353:353) (417:417:417))
        (PORT datac (1459:1459:1459) (1380:1380:1380))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1081:1081:1081))
        (PORT datab (1323:1323:1323) (1285:1285:1285))
        (PORT datad (848:848:848) (785:785:785))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1097:1097:1097) (1080:1080:1080))
        (PORT datac (1884:1884:1884) (1723:1723:1723))
        (PORT datad (1152:1152:1152) (1064:1064:1064))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[18\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1524:1524:1524))
        (PORT datab (1609:1609:1609) (1559:1559:1559))
        (PORT datac (272:272:272) (317:317:317))
        (PORT datad (1073:1073:1073) (960:960:960))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1198:1198:1198))
        (PORT datab (1612:1612:1612) (1562:1562:1562))
        (PORT datac (268:268:268) (313:313:313))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2415:2415:2415))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2350:2350:2350))
        (PORT ena (1675:1675:1675) (1602:1602:1602))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[18\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (548:548:548) (574:574:574))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1279:1279:1279) (1200:1200:1200))
        (PORT clrn (2390:2390:2390) (2341:2341:2341))
        (PORT sload (1929:1929:1929) (1882:1882:1882))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (665:665:665))
        (PORT datab (1812:1812:1812) (1729:1729:1729))
        (PORT datac (318:318:318) (396:396:396))
        (PORT datad (1862:1862:1862) (1807:1807:1807))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1269:1269:1269))
        (PORT datab (917:917:917) (854:854:854))
        (PORT datad (266:266:266) (284:284:284))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1428:1428:1428) (1413:1413:1413))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT sclr (2394:2394:2394) (2338:2338:2338))
        (PORT sload (1984:1984:1984) (2075:2075:2075))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (611:611:611))
        (PORT datab (913:913:913) (890:890:890))
        (PORT datac (1191:1191:1191) (1135:1135:1135))
        (PORT datad (920:920:920) (882:882:882))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (492:492:492))
        (PORT datab (415:415:415) (538:538:538))
        (PORT datac (1757:1757:1757) (1599:1599:1599))
        (PORT datad (452:452:452) (431:431:431))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1033:1033:1033))
        (PORT datab (352:352:352) (394:394:394))
        (PORT datad (1041:1041:1041) (1072:1072:1072))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (789:789:789) (859:859:859))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT sload (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[20\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (934:934:934))
        (PORT datab (902:902:902) (909:909:909))
        (PORT datac (564:564:564) (585:585:585))
        (PORT datad (1856:1856:1856) (1784:1784:1784))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1178:1178:1178))
        (PORT datab (1279:1279:1279) (1340:1340:1340))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2679:2679:2679) (2516:2516:2516))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (PORT sclr (930:930:930) (992:992:992))
        (PORT sload (1746:1746:1746) (1789:1789:1789))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (664:664:664))
        (PORT datab (1814:1814:1814) (1731:1731:1731))
        (PORT datac (1685:1685:1685) (1607:1607:1607))
        (PORT datad (319:319:319) (389:389:389))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2384:2384:2384) (2197:2197:2197))
        (PORT datac (1252:1252:1252) (1228:1228:1228))
        (PORT datad (245:245:245) (267:267:267))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1390:1390:1390))
        (PORT datab (1304:1304:1304) (1267:1267:1267))
        (PORT datac (890:890:890) (833:833:833))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (833:833:833) (775:775:775))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1313:1313:1313) (1267:1267:1267))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sclr (1555:1555:1555) (1558:1558:1558))
        (PORT sload (2275:2275:2275) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2008:2008:2008) (1889:1889:1889))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT sload (1708:1708:1708) (1773:1773:1773))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (937:937:937))
        (PORT datab (962:962:962) (927:927:927))
        (PORT datac (870:870:870) (852:852:852))
        (PORT datad (2016:2016:2016) (1911:1911:1911))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5599:5599:5599) (5196:5196:5196))
        (PORT clk (2776:2776:2776) (2791:2791:2791))
        (PORT ena (10892:10892:10892) (11462:11462:11462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6418:6418:6418) (5937:5937:5937))
        (PORT d[1] (7436:7436:7436) (7043:7043:7043))
        (PORT d[2] (10152:10152:10152) (9567:9567:9567))
        (PORT d[3] (6526:6526:6526) (5989:5989:5989))
        (PORT d[4] (7787:7787:7787) (7350:7350:7350))
        (PORT d[5] (5831:5831:5831) (5386:5386:5386))
        (PORT d[6] (7927:7927:7927) (7505:7505:7505))
        (PORT d[7] (2657:2657:2657) (2405:2405:2405))
        (PORT d[8] (7323:7323:7323) (7018:7018:7018))
        (PORT d[9] (6770:6770:6770) (6497:6497:6497))
        (PORT d[10] (7716:7716:7716) (7477:7477:7477))
        (PORT d[11] (6946:6946:6946) (6650:6650:6650))
        (PORT d[12] (8379:8379:8379) (7734:7734:7734))
        (PORT clk (2772:2772:2772) (2786:2786:2786))
        (PORT ena (10887:10887:10887) (11457:11457:11457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4307:4307:4307))
        (PORT clk (2772:2772:2772) (2786:2786:2786))
        (PORT ena (10887:10887:10887) (11457:11457:11457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (2969:2969:2969))
        (PORT clk (2776:2776:2776) (2791:2791:2791))
        (PORT ena (10892:10892:10892) (11462:11462:11462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2791:2791:2791))
        (PORT d[0] (10892:10892:10892) (11462:11462:11462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4847:4847:4847) (4528:4528:4528))
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (PORT ena (10218:10218:10218) (10692:10692:10692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5439:5439:5439) (5050:5050:5050))
        (PORT d[1] (7497:7497:7497) (7150:7150:7150))
        (PORT d[2] (8601:8601:8601) (8183:8183:8183))
        (PORT d[3] (6362:6362:6362) (5823:5823:5823))
        (PORT d[4] (7919:7919:7919) (7599:7599:7599))
        (PORT d[5] (6780:6780:6780) (6070:6070:6070))
        (PORT d[6] (7030:7030:7030) (6711:6711:6711))
        (PORT d[7] (4761:4761:4761) (4815:4815:4815))
        (PORT d[8] (5705:5705:5705) (5537:5537:5537))
        (PORT d[9] (5119:5119:5119) (5030:5030:5030))
        (PORT d[10] (6846:6846:6846) (6712:6712:6712))
        (PORT d[11] (7890:7890:7890) (7660:7660:7660))
        (PORT d[12] (9222:9222:9222) (8334:8334:8334))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (10213:10213:10213) (10687:10687:10687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6048:6048:6048) (6071:6071:6071))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (10213:10213:10213) (10687:10687:10687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6500:6500:6500) (6106:6106:6106))
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (PORT ena (10218:10218:10218) (10692:10692:10692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (PORT d[0] (10218:10218:10218) (10692:10692:10692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~247\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4770:4770:4770) (4821:4821:4821))
        (PORT datac (1449:1449:1449) (1307:1307:1307))
        (PORT datad (4240:4240:4240) (3981:3981:3981))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4101:4101:4101))
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT ena (10760:10760:10760) (11413:11413:11413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5680:5680:5680) (5373:5373:5373))
        (PORT d[1] (7844:7844:7844) (7273:7273:7273))
        (PORT d[2] (8882:8882:8882) (8569:8569:8569))
        (PORT d[3] (9636:9636:9636) (9258:9258:9258))
        (PORT d[4] (6692:6692:6692) (6179:6179:6179))
        (PORT d[5] (4394:4394:4394) (4039:4039:4039))
        (PORT d[6] (7799:7799:7799) (7485:7485:7485))
        (PORT d[7] (4241:4241:4241) (4092:4092:4092))
        (PORT d[8] (5338:5338:5338) (5183:5183:5183))
        (PORT d[9] (4196:4196:4196) (4051:4051:4051))
        (PORT d[10] (5427:5427:5427) (5201:5201:5201))
        (PORT d[11] (6981:6981:6981) (6868:6868:6868))
        (PORT d[12] (5739:5739:5739) (5316:5316:5316))
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (PORT ena (10755:10755:10755) (11408:11408:11408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8898:8898:8898) (8578:8578:8578))
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (PORT ena (10755:10755:10755) (11408:11408:11408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4767:4767:4767) (4341:4341:4341))
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT ena (10760:10760:10760) (11413:11413:11413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT d[0] (10760:10760:10760) (11413:11413:11413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6413:6413:6413) (5979:5979:5979))
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT ena (11775:11775:11775) (12353:12353:12353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6998:6998:6998) (6540:6540:6540))
        (PORT d[1] (7854:7854:7854) (7525:7525:7525))
        (PORT d[2] (10305:10305:10305) (9798:9798:9798))
        (PORT d[3] (8002:8002:8002) (7359:7359:7359))
        (PORT d[4] (9465:9465:9465) (9055:9055:9055))
        (PORT d[5] (8399:8399:8399) (7571:7571:7571))
        (PORT d[6] (8710:8710:8710) (8296:8296:8296))
        (PORT d[7] (4723:4723:4723) (4720:4720:4720))
        (PORT d[8] (5265:5265:5265) (5105:5105:5105))
        (PORT d[9] (5115:5115:5115) (4975:4975:4975))
        (PORT d[10] (8067:8067:8067) (7862:7862:7862))
        (PORT d[11] (7460:7460:7460) (7212:7212:7212))
        (PORT d[12] (10852:10852:10852) (9868:9868:9868))
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (PORT ena (11770:11770:11770) (12348:12348:12348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6202:6202:6202) (5834:5834:5834))
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (PORT ena (11770:11770:11770) (12348:12348:12348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8222:8222:8222) (7711:7711:7711))
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT ena (11775:11775:11775) (12353:12353:12353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT d[0] (11775:11775:11775) (12353:12353:12353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~246\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3069:3069:3069) (2866:2866:2866))
        (PORT datab (4782:4782:4782) (4837:4837:4837))
        (PORT datad (2779:2779:2779) (2702:2702:2702))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~248\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2601:2601:2601) (2444:2444:2444))
        (PORT datab (5589:5589:5589) (5458:5458:5458))
        (PORT datac (234:234:234) (260:260:260))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~245\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2601:2601:2601) (2444:2444:2444))
        (PORT datab (5589:5589:5589) (5459:5459:5459))
        (PORT datac (2170:2170:2170) (1973:1973:1973))
        (PORT datad (4707:4707:4707) (4769:4769:4769))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6028:6028:6028) (5621:5621:5621))
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT ena (11388:11388:11388) (11943:11943:11943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6611:6611:6611) (6178:6178:6178))
        (PORT d[1] (7862:7862:7862) (7488:7488:7488))
        (PORT d[2] (9893:9893:9893) (9407:9407:9407))
        (PORT d[3] (7620:7620:7620) (7000:7000:7000))
        (PORT d[4] (7403:7403:7403) (7051:7051:7051))
        (PORT d[5] (8013:8013:8013) (7216:7216:7216))
        (PORT d[6] (8313:8313:8313) (7926:7926:7926))
        (PORT d[7] (3959:3959:3959) (4010:4010:4010))
        (PORT d[8] (4879:4879:4879) (4735:4735:4735))
        (PORT d[9] (4652:4652:4652) (4521:4521:4521))
        (PORT d[10] (7674:7674:7674) (7496:7496:7496))
        (PORT d[11] (7834:7834:7834) (7543:7543:7543))
        (PORT d[12] (10464:10464:10464) (9508:9508:9508))
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (PORT ena (11383:11383:11383) (11938:11938:11938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3160:3160:3160))
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (PORT ena (11383:11383:11383) (11938:11938:11938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7779:7779:7779) (7302:7302:7302))
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT ena (11388:11388:11388) (11943:11943:11943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT d[0] (11388:11388:11388) (11943:11943:11943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3345:3345:3345))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (7810:7810:7810) (8221:8221:8221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2429:2429:2429))
        (PORT d[1] (6964:6964:6964) (6576:6576:6576))
        (PORT d[2] (8725:8725:8725) (8343:8343:8343))
        (PORT d[3] (3166:3166:3166) (2917:2917:2917))
        (PORT d[4] (6967:6967:6967) (6602:6602:6602))
        (PORT d[5] (2646:2646:2646) (2483:2483:2483))
        (PORT d[6] (7675:7675:7675) (7202:7202:7202))
        (PORT d[7] (5786:5786:5786) (5614:5614:5614))
        (PORT d[8] (5932:5932:5932) (5643:5643:5643))
        (PORT d[9] (5038:5038:5038) (4838:4838:4838))
        (PORT d[10] (3785:3785:3785) (3478:3478:3478))
        (PORT d[11] (6552:6552:6552) (6246:6246:6246))
        (PORT d[12] (8183:8183:8183) (7599:7599:7599))
        (PORT clk (2789:2789:2789) (2804:2804:2804))
        (PORT ena (7805:7805:7805) (8216:8216:8216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3347:3347:3347))
        (PORT clk (2789:2789:2789) (2804:2804:2804))
        (PORT ena (7805:7805:7805) (8216:8216:8216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5741:5741:5741) (5370:5370:5370))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (7810:7810:7810) (8221:8221:8221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT d[0] (7810:7810:7810) (8221:8221:8221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (3710:3710:3710))
        (PORT clk (2818:2818:2818) (2831:2831:2831))
        (PORT ena (9587:9587:9587) (10152:10152:10152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3575:3575:3575))
        (PORT d[1] (7766:7766:7766) (7376:7376:7376))
        (PORT d[2] (7902:7902:7902) (7577:7577:7577))
        (PORT d[3] (4747:4747:4747) (4389:4389:4389))
        (PORT d[4] (7080:7080:7080) (6720:6720:6720))
        (PORT d[5] (3841:3841:3841) (3598:3598:3598))
        (PORT d[6] (6500:6500:6500) (6095:6095:6095))
        (PORT d[7] (4483:4483:4483) (4393:4393:4393))
        (PORT d[8] (4831:4831:4831) (4589:4589:4589))
        (PORT d[9] (4226:4226:4226) (4076:4076:4076))
        (PORT d[10] (6033:6033:6033) (5893:5893:5893))
        (PORT d[11] (7426:7426:7426) (7095:7095:7095))
        (PORT d[12] (7196:7196:7196) (6650:6650:6650))
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (PORT ena (9582:9582:9582) (10147:10147:10147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7996:7996:7996) (7744:7744:7744))
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (PORT ena (9582:9582:9582) (10147:10147:10147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6778:6778:6778) (6264:6264:6264))
        (PORT clk (2818:2818:2818) (2831:2831:2831))
        (PORT ena (9587:9587:9587) (10152:10152:10152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2831:2831:2831))
        (PORT d[0] (9587:9587:9587) (10152:10152:10152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~240\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2598:2598:2598) (2441:2441:2441))
        (PORT datab (4780:4780:4780) (4834:4834:4834))
        (PORT datac (2119:2119:2119) (1915:1915:1915))
        (PORT datad (3287:3287:3287) (3002:3002:3002))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (3652:3652:3652))
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (PORT ena (9940:9940:9940) (10498:10498:10498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4608:4608:4608) (4435:4435:4435))
        (PORT d[1] (5270:5270:5270) (4897:4897:4897))
        (PORT d[2] (7922:7922:7922) (7594:7594:7594))
        (PORT d[3] (5425:5425:5425) (5017:5017:5017))
        (PORT d[4] (5119:5119:5119) (4771:4771:4771))
        (PORT d[5] (9227:9227:9227) (8411:8411:8411))
        (PORT d[6] (3488:3488:3488) (3246:3246:3246))
        (PORT d[7] (5295:5295:5295) (5187:5187:5187))
        (PORT d[8] (5615:5615:5615) (5419:5419:5419))
        (PORT d[9] (5696:5696:5696) (5428:5428:5428))
        (PORT d[10] (3378:3378:3378) (3119:3119:3119))
        (PORT d[11] (3326:3326:3326) (3104:3104:3104))
        (PORT d[12] (4271:4271:4271) (3922:3922:3922))
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (PORT ena (9935:9935:9935) (10493:10493:10493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4124:4124:4124))
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (PORT ena (9935:9935:9935) (10493:10493:10493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8392:8392:8392) (7734:7734:7734))
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (PORT ena (9940:9940:9940) (10498:10498:10498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (PORT d[0] (9940:9940:9940) (10498:10498:10498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~241\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2882:2882:2882) (2520:2520:2520))
        (PORT datab (4772:4772:4772) (4824:4824:4824))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (2146:2146:2146) (2055:2055:2055))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5626:5626:5626) (5243:5243:5243))
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT ena (10619:10619:10619) (11116:11116:11116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5850:5850:5850) (5455:5455:5455))
        (PORT d[1] (7778:7778:7778) (7387:7387:7387))
        (PORT d[2] (9031:9031:9031) (8590:8590:8590))
        (PORT d[3] (6816:6816:6816) (6249:6249:6249))
        (PORT d[4] (8303:8303:8303) (7964:7964:7964))
        (PORT d[5] (7214:7214:7214) (6471:6471:6471))
        (PORT d[6] (7913:7913:7913) (7552:7552:7552))
        (PORT d[7] (4790:4790:4790) (4833:4833:4833))
        (PORT d[8] (4530:4530:4530) (4425:4425:4425))
        (PORT d[9] (5909:5909:5909) (5771:5771:5771))
        (PORT d[10] (7337:7337:7337) (7174:7174:7174))
        (PORT d[11] (7870:7870:7870) (7642:7642:7642))
        (PORT d[12] (9670:9670:9670) (8756:8756:8756))
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (PORT ena (10614:10614:10614) (11111:11111:11111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6792:6792:6792) (6309:6309:6309))
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (PORT ena (10614:10614:10614) (11111:11111:11111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6951:6951:6951) (6531:6531:6531))
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT ena (10619:10619:10619) (11116:11116:11116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT d[0] (10619:10619:10619) (11116:11116:11116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5244:5244:5244) (4864:4864:4864))
        (PORT clk (2799:2799:2799) (2811:2811:2811))
        (PORT ena (9750:9750:9750) (10240:10240:10240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4041:4041:4041))
        (PORT d[1] (7394:7394:7394) (7040:7040:7040))
        (PORT d[2] (8095:8095:8095) (7639:7639:7639))
        (PORT d[3] (5648:5648:5648) (5127:5127:5127))
        (PORT d[4] (8672:8672:8672) (8362:8362:8362))
        (PORT d[5] (4681:4681:4681) (4290:4290:4290))
        (PORT d[6] (7002:7002:7002) (6629:6629:6629))
        (PORT d[7] (3945:3945:3945) (3999:3999:3999))
        (PORT d[8] (5250:5250:5250) (5067:5067:5067))
        (PORT d[9] (4682:4682:4682) (4556:4556:4556))
        (PORT d[10] (6804:6804:6804) (6622:6622:6622))
        (PORT d[11] (7473:7473:7473) (7212:7212:7212))
        (PORT d[12] (7129:7129:7129) (6557:6557:6557))
        (PORT clk (2795:2795:2795) (2806:2806:2806))
        (PORT ena (9745:9745:9745) (10235:10235:10235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6042:6042:6042) (6017:6017:6017))
        (PORT clk (2795:2795:2795) (2806:2806:2806))
        (PORT ena (9745:9745:9745) (10235:10235:10235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5265:5265:5265) (4818:4818:4818))
        (PORT clk (2799:2799:2799) (2811:2811:2811))
        (PORT ena (9750:9750:9750) (10240:10240:10240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2811:2811:2811))
        (PORT d[0] (9750:9750:9750) (10240:10240:10240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (3734:3734:3734))
        (PORT clk (2816:2816:2816) (2827:2827:2827))
        (PORT ena (9264:9264:9264) (9803:9803:9803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3291:3291:3291))
        (PORT d[1] (7755:7755:7755) (7368:7368:7368))
        (PORT d[2] (8314:8314:8314) (7952:7952:7952))
        (PORT d[3] (4767:4767:4767) (4412:4412:4412))
        (PORT d[4] (7023:7023:7023) (6663:6663:6663))
        (PORT d[5] (3428:3428:3428) (3217:3217:3217))
        (PORT d[6] (6492:6492:6492) (6090:6090:6090))
        (PORT d[7] (4504:4504:4504) (4417:4417:4417))
        (PORT d[8] (4812:4812:4812) (4588:4588:4588))
        (PORT d[9] (4602:4602:4602) (4424:4424:4424))
        (PORT d[10] (6013:6013:6013) (5878:5878:5878))
        (PORT d[11] (7405:7405:7405) (7071:7071:7071))
        (PORT d[12] (6900:6900:6900) (6392:6392:6392))
        (PORT clk (2812:2812:2812) (2822:2822:2822))
        (PORT ena (9259:9259:9259) (9798:9798:9798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5264:5264:5264) (4981:4981:4981))
        (PORT clk (2812:2812:2812) (2822:2822:2822))
        (PORT ena (9259:9259:9259) (9798:9798:9798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6800:6800:6800) (6288:6288:6288))
        (PORT clk (2816:2816:2816) (2827:2827:2827))
        (PORT ena (9264:9264:9264) (9803:9803:9803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2827:2827:2827))
        (PORT d[0] (9264:9264:9264) (9803:9803:9803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5167:5167:5167) (4797:4797:4797))
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT ena (10144:10144:10144) (10665:10665:10665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5568:5568:5568) (5140:5140:5140))
        (PORT d[1] (7348:7348:7348) (6904:6904:6904))
        (PORT d[2] (9349:9349:9349) (8811:8811:8811))
        (PORT d[3] (5733:5733:5733) (5236:5236:5236))
        (PORT d[4] (9997:9997:9997) (9608:9608:9608))
        (PORT d[5] (5054:5054:5054) (4655:4655:4655))
        (PORT d[6] (7066:7066:7066) (6693:6693:6693))
        (PORT d[7] (5141:5141:5141) (5104:5104:5104))
        (PORT d[8] (6507:6507:6507) (6254:6254:6254))
        (PORT d[9] (5918:5918:5918) (5708:5708:5708))
        (PORT d[10] (6890:6890:6890) (6709:6709:6709))
        (PORT d[11] (7398:7398:7398) (7090:7090:7090))
        (PORT d[12] (7590:7590:7590) (6996:6996:6996))
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT ena (10139:10139:10139) (10660:10660:10660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7554:7554:7554) (7326:7326:7326))
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT ena (10139:10139:10139) (10660:10660:10660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3419:3419:3419))
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT ena (10144:10144:10144) (10665:10665:10665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT d[0] (10144:10144:10144) (10665:10665:10665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~242\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2600:2600:2600) (2443:2443:2443))
        (PORT datab (4774:4774:4774) (4827:4827:4827))
        (PORT datac (3225:3225:3225) (2919:2919:2919))
        (PORT datad (1829:1829:1829) (1655:1655:1655))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~243\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2936:2936:2936) (2711:2711:2711))
        (PORT datab (4781:4781:4781) (4836:4836:4836))
        (PORT datac (3026:3026:3026) (2746:2746:2746))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~244\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3945:3945:3945) (3583:3583:3583))
        (PORT datab (5586:5586:5586) (5454:5454:5454))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~249\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3945:3945:3945) (3583:3583:3583))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (489:489:489))
        (PORT datab (418:418:418) (542:542:542))
        (PORT datac (495:495:495) (470:470:470))
        (PORT datad (2328:2328:2328) (2204:2204:2204))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1053:1053:1053))
        (PORT datab (1086:1086:1086) (1122:1122:1122))
        (PORT datad (310:310:310) (349:349:349))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1340:1340:1340) (1308:1308:1308))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT sload (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[19\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (937:937:937))
        (PORT datab (981:981:981) (975:975:975))
        (PORT datac (837:837:837) (828:828:828))
        (PORT datad (1858:1858:1858) (1787:1787:1787))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2055:2055:2055))
        (PORT datac (2091:2091:2091) (1997:1997:1997))
        (PORT datad (1798:1798:1798) (1755:1755:1755))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2027:2027:2027) (1915:1915:1915))
        (PORT datad (301:301:301) (374:374:374))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~255\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1445:1445:1445))
        (PORT datab (4540:4540:4540) (4456:4456:4456))
        (PORT datac (1873:1873:1873) (1754:1754:1754))
        (PORT datad (842:842:842) (775:775:775))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (3585:3585:3585))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (11290:11290:11290) (11880:11880:11880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6824:6824:6824) (6323:6323:6323))
        (PORT d[1] (7852:7852:7852) (7437:7437:7437))
        (PORT d[2] (10585:10585:10585) (9969:9969:9969))
        (PORT d[3] (6919:6919:6919) (6354:6354:6354))
        (PORT d[4] (8132:8132:8132) (7688:7688:7688))
        (PORT d[5] (6253:6253:6253) (5775:5775:5775))
        (PORT d[6] (8378:8378:8378) (7924:7924:7924))
        (PORT d[7] (2589:2589:2589) (2317:2317:2317))
        (PORT d[8] (7337:7337:7337) (7036:7036:7036))
        (PORT d[9] (4244:4244:4244) (4106:4106:4106))
        (PORT d[10] (8100:8100:8100) (7832:7832:7832))
        (PORT d[11] (7063:7063:7063) (6783:6783:6783))
        (PORT d[12] (8769:8769:8769) (8105:8105:8105))
        (PORT clk (2787:2787:2787) (2802:2802:2802))
        (PORT ena (11285:11285:11285) (11875:11875:11875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7399:7399:7399) (7017:7017:7017))
        (PORT clk (2787:2787:2787) (2802:2802:2802))
        (PORT ena (11285:11285:11285) (11875:11875:11875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2318:2318:2318))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (11290:11290:11290) (11880:11880:11880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT d[0] (11290:11290:11290) (11880:11880:11880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3291:3291:3291))
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT ena (11297:11297:11297) (11887:11887:11887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6792:6792:6792) (6292:6292:6292))
        (PORT d[1] (8263:8263:8263) (7816:7816:7816))
        (PORT d[2] (10595:10595:10595) (9977:9977:9977))
        (PORT d[3] (6892:6892:6892) (6325:6325:6325))
        (PORT d[4] (8193:8193:8193) (7730:7730:7730))
        (PORT d[5] (6224:6224:6224) (5752:5752:5752))
        (PORT d[6] (8311:8311:8311) (7862:7862:7862))
        (PORT d[7] (2205:2205:2205) (1984:1984:1984))
        (PORT d[8] (5680:5680:5680) (5420:5420:5420))
        (PORT d[9] (4672:4672:4672) (4504:4504:4504))
        (PORT d[10] (8106:8106:8106) (7839:7839:7839))
        (PORT d[11] (7064:7064:7064) (6784:6784:6784))
        (PORT d[12] (8762:8762:8762) (8093:8093:8093))
        (PORT clk (2789:2789:2789) (2805:2805:2805))
        (PORT ena (11292:11292:11292) (11882:11882:11882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5540:5540:5540) (5247:5247:5247))
        (PORT clk (2789:2789:2789) (2805:2805:2805))
        (PORT ena (11292:11292:11292) (11882:11882:11882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2305:2305:2305))
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT ena (11297:11297:11297) (11887:11887:11887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT d[0] (11297:11297:11297) (11887:11887:11887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~257\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1444:1444:1444))
        (PORT datab (1710:1710:1710) (1532:1532:1532))
        (PORT datad (1290:1290:1290) (1145:1145:1145))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2263:2263:2263))
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT ena (11669:11669:11669) (12288:12288:12288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9160:9160:9160) (8574:8574:8574))
        (PORT d[1] (11375:11375:11375) (10733:10733:10733))
        (PORT d[2] (8424:8424:8424) (7828:7828:7828))
        (PORT d[3] (7307:7307:7307) (6722:6722:6722))
        (PORT d[4] (7404:7404:7404) (7118:7118:7118))
        (PORT d[5] (8742:8742:8742) (8346:8346:8346))
        (PORT d[6] (11041:11041:11041) (10460:10460:10460))
        (PORT d[7] (7095:7095:7095) (6468:6468:6468))
        (PORT d[8] (5324:5324:5324) (5088:5088:5088))
        (PORT d[9] (5063:5063:5063) (4869:4869:4869))
        (PORT d[10] (11462:11462:11462) (10859:10859:10859))
        (PORT d[11] (7798:7798:7798) (7460:7460:7460))
        (PORT d[12] (9204:9204:9204) (8736:8736:8736))
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (PORT ena (11664:11664:11664) (12283:12283:12283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (3993:3993:3993))
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (PORT ena (11664:11664:11664) (12283:12283:12283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2265:2265:2265))
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT ena (11669:11669:11669) (12288:12288:12288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT d[0] (11669:11669:11669) (12288:12288:12288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (2927:2927:2927))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (11668:11668:11668) (12287:12287:12287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7242:7242:7242) (6719:6719:6719))
        (PORT d[1] (8245:8245:8245) (7798:7798:7798))
        (PORT d[2] (8797:8797:8797) (8159:8159:8159))
        (PORT d[3] (7276:7276:7276) (6691:6691:6691))
        (PORT d[4] (7426:7426:7426) (7129:7129:7129))
        (PORT d[5] (9165:9165:9165) (8735:8735:8735))
        (PORT d[6] (11391:11391:11391) (10779:10779:10779))
        (PORT d[7] (2614:2614:2614) (2364:2364:2364))
        (PORT d[8] (5284:5284:5284) (5052:5052:5052))
        (PORT d[9] (5058:5058:5058) (4862:4862:4862))
        (PORT d[10] (11564:11564:11564) (10952:10952:10952))
        (PORT d[11] (7458:7458:7458) (7153:7153:7153))
        (PORT d[12] (9171:9171:9171) (8480:8480:8480))
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT ena (11663:11663:11663) (12282:12282:12282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5433:5433:5433) (5122:5122:5122))
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT ena (11663:11663:11663) (12282:12282:12282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2295:2295:2295))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (11668:11668:11668) (12287:12287:12287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT d[0] (11668:11668:11668) (12287:12287:12287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~256\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1444:1444:1444))
        (PORT datab (2124:2124:2124) (1919:1919:1919))
        (PORT datac (1872:1872:1872) (1753:1753:1753))
        (PORT datad (1779:1779:1779) (1571:1571:1571))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~258\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (310:310:310))
        (PORT datab (4540:4540:4540) (4455:4455:4455))
        (PORT datac (1873:1873:1873) (1753:1753:1753))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4108:4108:4108))
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (PORT ena (10075:10075:10075) (10572:10572:10572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (4850:4850:4850))
        (PORT d[1] (7842:7842:7842) (7472:7472:7472))
        (PORT d[2] (8138:8138:8138) (7756:7756:7756))
        (PORT d[3] (5621:5621:5621) (5162:5162:5162))
        (PORT d[4] (7957:7957:7957) (7636:7636:7636))
        (PORT d[5] (6032:6032:6032) (5407:5407:5407))
        (PORT d[6] (7030:7030:7030) (6707:6707:6707))
        (PORT d[7] (4359:4359:4359) (4439:4439:4439))
        (PORT d[8] (4976:4976:4976) (4876:4876:4876))
        (PORT d[9] (5138:5138:5138) (5055:5055:5055))
        (PORT d[10] (6862:6862:6862) (6714:6714:6714))
        (PORT d[11] (7876:7876:7876) (7648:7648:7648))
        (PORT d[12] (8767:8767:8767) (7908:7908:7908))
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (PORT ena (10070:10070:10070) (10567:10567:10567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5933:5933:5933) (5540:5540:5540))
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (PORT ena (10070:10070:10070) (10567:10567:10567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6118:6118:6118) (5752:5752:5752))
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (PORT ena (10075:10075:10075) (10572:10572:10572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (PORT d[0] (10075:10075:10075) (10572:10572:10572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4256:4256:4256) (3961:3961:3961))
        (PORT clk (2800:2800:2800) (2812:2812:2812))
        (PORT ena (10100:10100:10100) (10620:10620:10620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5106:5106:5106) (4713:4713:4713))
        (PORT d[1] (7400:7400:7400) (7046:7046:7046))
        (PORT d[2] (7320:7320:7320) (6924:6924:6924))
        (PORT d[3] (5990:5990:5990) (5454:5454:5454))
        (PORT d[4] (9141:9141:9141) (8790:8790:8790))
        (PORT d[5] (5000:5000:5000) (4578:4578:4578))
        (PORT d[6] (6621:6621:6621) (6273:6273:6273))
        (PORT d[7] (3999:3999:3999) (4052:4052:4052))
        (PORT d[8] (4421:4421:4421) (4303:4303:4303))
        (PORT d[9] (4675:4675:4675) (4548:4548:4548))
        (PORT d[10] (6798:6798:6798) (6615:6615:6615))
        (PORT d[11] (7771:7771:7771) (7473:7473:7473))
        (PORT d[12] (7532:7532:7532) (6932:6932:6932))
        (PORT clk (2796:2796:2796) (2807:2807:2807))
        (PORT ena (10095:10095:10095) (10615:10615:10615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6043:6043:6043) (6018:6018:6018))
        (PORT clk (2796:2796:2796) (2807:2807:2807))
        (PORT ena (10095:10095:10095) (10615:10615:10615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5250:5250:5250) (4801:4801:4801))
        (PORT clk (2800:2800:2800) (2812:2812:2812))
        (PORT ena (10100:10100:10100) (10620:10620:10620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2812:2812:2812))
        (PORT d[0] (10100:10100:10100) (10620:10620:10620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3273:3273:3273))
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (PORT ena (10897:10897:10897) (11455:11455:11455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6783:6783:6783) (6283:6283:6283))
        (PORT d[1] (7841:7841:7841) (7426:7426:7426))
        (PORT d[2] (10164:10164:10164) (9578:9578:9578))
        (PORT d[3] (6888:6888:6888) (6323:6323:6323))
        (PORT d[4] (7812:7812:7812) (7393:7393:7393))
        (PORT d[5] (5870:5870:5870) (5426:5426:5426))
        (PORT d[6] (8377:8377:8377) (7923:7923:7923))
        (PORT d[7] (2649:2649:2649) (2396:2396:2396))
        (PORT d[8] (7305:7305:7305) (7005:7005:7005))
        (PORT d[9] (4243:4243:4243) (4105:4105:4105))
        (PORT d[10] (7673:7673:7673) (7441:7441:7441))
        (PORT d[11] (7054:7054:7054) (6773:6773:6773))
        (PORT d[12] (8756:8756:8756) (8087:8087:8087))
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (PORT ena (10892:10892:10892) (11450:11450:11450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7581:7581:7581) (7349:7349:7349))
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (PORT ena (10892:10892:10892) (11450:11450:11450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2283:2283:2283))
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (PORT ena (10897:10897:10897) (11455:11455:11455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (PORT d[0] (10897:10897:10897) (11455:11455:11455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (4164:4164:4164))
        (PORT clk (2785:2785:2785) (2804:2804:2804))
        (PORT ena (10195:10195:10195) (10666:10666:10666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5435:5435:5435) (5065:5065:5065))
        (PORT d[1] (7455:7455:7455) (7109:7109:7109))
        (PORT d[2] (8581:8581:8581) (8164:8164:8164))
        (PORT d[3] (6732:6732:6732) (6165:6165:6165))
        (PORT d[4] (8276:8276:8276) (7932:7932:7932))
        (PORT d[5] (6789:6789:6789) (6080:6080:6080))
        (PORT d[6] (7517:7517:7517) (7174:7174:7174))
        (PORT d[7] (4808:4808:4808) (4860:4860:4860))
        (PORT d[8] (6062:6062:6062) (5870:5870:5870))
        (PORT d[9] (5962:5962:5962) (5814:5814:5814))
        (PORT d[10] (6911:6911:6911) (6779:6779:6779))
        (PORT d[11] (7885:7885:7885) (7656:7656:7656))
        (PORT d[12] (9271:9271:9271) (8384:8384:8384))
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (PORT ena (10190:10190:10190) (10661:10661:10661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (4785:4785:4785))
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (PORT ena (10190:10190:10190) (10661:10661:10661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6539:6539:6539) (6146:6146:6146))
        (PORT clk (2785:2785:2785) (2804:2804:2804))
        (PORT ena (10195:10195:10195) (10666:10666:10666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2804:2804:2804))
        (PORT d[0] (10195:10195:10195) (10666:10666:10666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~252\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1595:1595:1595))
        (PORT datab (1917:1917:1917) (1793:1793:1793))
        (PORT datac (3541:3541:3541) (3453:3453:3453))
        (PORT datad (1399:1399:1399) (1389:1389:1389))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~253\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1443:1443:1443))
        (PORT datab (3197:3197:3197) (3147:3147:3147))
        (PORT datac (3255:3255:3255) (3001:3001:3001))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (2912:2912:2912))
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (PORT ena (9605:9605:9605) (10176:10176:10176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3270:3270:3270))
        (PORT d[1] (7814:7814:7814) (7423:7423:7423))
        (PORT d[2] (7886:7886:7886) (7548:7548:7548))
        (PORT d[3] (4361:4361:4361) (4034:4034:4034))
        (PORT d[4] (7008:7008:7008) (6649:6649:6649))
        (PORT d[5] (3793:3793:3793) (3558:3558:3558))
        (PORT d[6] (6524:6524:6524) (6119:6119:6119))
        (PORT d[7] (4497:4497:4497) (4409:4409:4409))
        (PORT d[8] (4763:4763:4763) (4541:4541:4541))
        (PORT d[9] (4589:4589:4589) (4409:4409:4409))
        (PORT d[10] (6037:6037:6037) (5901:5901:5901))
        (PORT d[11] (7419:7419:7419) (7087:7087:7087))
        (PORT d[12] (6936:6936:6936) (6429:6429:6429))
        (PORT clk (2813:2813:2813) (2823:2823:2823))
        (PORT ena (9600:9600:9600) (10171:10171:10171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4679:4679:4679))
        (PORT clk (2813:2813:2813) (2823:2823:2823))
        (PORT ena (9600:9600:9600) (10171:10171:10171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6833:6833:6833) (6319:6319:6319))
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (PORT ena (9605:9605:9605) (10176:10176:10176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (PORT d[0] (9605:9605:9605) (10176:10176:10176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5187:5187:5187) (4969:4969:4969))
        (PORT clk (2808:2808:2808) (2828:2828:2828))
        (PORT ena (12542:12542:12542) (13177:13177:13177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8963:8963:8963) (8490:8490:8490))
        (PORT d[1] (8233:8233:8233) (7877:7877:7877))
        (PORT d[2] (10709:10709:10709) (10182:10182:10182))
        (PORT d[3] (9170:9170:9170) (8441:8441:8441))
        (PORT d[4] (9017:9017:9017) (8655:8655:8655))
        (PORT d[5] (9132:9132:9132) (8764:8764:8764))
        (PORT d[6] (11495:11495:11495) (10946:10946:10946))
        (PORT d[7] (4783:4783:4783) (4846:4846:4846))
        (PORT d[8] (7145:7145:7145) (6987:6987:6987))
        (PORT d[9] (5478:5478:5478) (5325:5325:5325))
        (PORT d[10] (10474:10474:10474) (9888:9888:9888))
        (PORT d[11] (9515:9515:9515) (9009:9009:9009))
        (PORT d[12] (9005:9005:9005) (8619:8619:8619))
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (PORT ena (12537:12537:12537) (13172:13172:13172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3509:3509:3509))
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (PORT ena (12537:12537:12537) (13172:13172:13172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7543:7543:7543) (7037:7037:7037))
        (PORT clk (2808:2808:2808) (2828:2828:2828))
        (PORT ena (12542:12542:12542) (13177:13177:13177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2828:2828:2828))
        (PORT d[0] (12542:12542:12542) (13177:13177:13177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3300:3300:3300))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (10893:10893:10893) (11463:11463:11463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6389:6389:6389) (5916:5916:5916))
        (PORT d[1] (8229:8229:8229) (7769:7769:7769))
        (PORT d[2] (10163:10163:10163) (9577:9577:9577))
        (PORT d[3] (6521:6521:6521) (5985:5985:5985))
        (PORT d[4] (7781:7781:7781) (7362:7362:7362))
        (PORT d[5] (5838:5838:5838) (5394:5394:5394))
        (PORT d[6] (8369:8369:8369) (7915:7915:7915))
        (PORT d[7] (2616:2616:2616) (2366:2366:2366))
        (PORT d[8] (7338:7338:7338) (7035:7035:7035))
        (PORT d[9] (6734:6734:6734) (6463:6463:6463))
        (PORT d[10] (7717:7717:7717) (7478:7478:7478))
        (PORT d[11] (7046:7046:7046) (6767:6767:6767))
        (PORT d[12] (8377:8377:8377) (7738:7738:7738))
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (PORT ena (10888:10888:10888) (11458:11458:11458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6266:6266:6266) (5986:5986:5986))
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (PORT ena (10888:10888:10888) (11458:11458:11458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2664:2664:2664))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (10893:10893:10893) (11463:11463:11463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT d[0] (10893:10893:10893) (11463:11463:11463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1255:1255:1255))
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (PORT ena (6629:6629:6629) (6977:6977:6977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (983:983:983))
        (PORT d[1] (1689:1689:1689) (1576:1576:1576))
        (PORT d[2] (4819:4819:4819) (4469:4469:4469))
        (PORT d[3] (1961:1961:1961) (1801:1801:1801))
        (PORT d[4] (906:906:906) (836:836:836))
        (PORT d[5] (1299:1299:1299) (1227:1227:1227))
        (PORT d[6] (1284:1284:1284) (1203:1203:1203))
        (PORT d[7] (1625:1625:1625) (1520:1520:1520))
        (PORT d[8] (921:921:921) (858:858:858))
        (PORT d[9] (3704:3704:3704) (3477:3477:3477))
        (PORT d[10] (903:903:903) (843:843:843))
        (PORT d[11] (2935:2935:2935) (2697:2697:2697))
        (PORT d[12] (3622:3622:3622) (3357:3357:3357))
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT ena (6624:6624:6624) (6972:6972:6972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1447:1447:1447))
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT ena (6624:6624:6624) (6972:6972:6972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1604:1604:1604))
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (PORT ena (6629:6629:6629) (6977:6977:6977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (PORT d[0] (6629:6629:6629) (6977:6977:6977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~250\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1444:1444:1444))
        (PORT datab (1792:1792:1792) (1585:1585:1585))
        (PORT datac (1871:1871:1871) (1752:1752:1752))
        (PORT datad (1200:1200:1200) (1105:1105:1105))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~251\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1443:1443:1443))
        (PORT datab (2516:2516:2516) (2378:2378:2378))
        (PORT datac (2491:2491:2491) (2454:2454:2454))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~254\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (309:309:309))
        (PORT datab (4538:4538:4538) (4454:4454:4454))
        (PORT datac (4634:4634:4634) (4512:4512:4512))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~259\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (4633:4633:4633) (4510:4510:4510))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1491:1491:1491))
        (PORT datab (1994:1994:1994) (1842:1842:1842))
        (PORT datac (1098:1098:1098) (1170:1170:1170))
        (PORT datad (864:864:864) (808:808:808))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2389:2389:2389))
        (PORT asdata (1955:1955:1955) (1868:1868:1868))
        (PORT clrn (2374:2374:2374) (2324:2324:2324))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1137:1137:1137))
        (PORT datab (991:991:991) (974:974:974))
        (PORT datad (881:881:881) (847:847:847))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1363:1363:1363))
        (PORT datab (1212:1212:1212) (1183:1183:1183))
        (PORT datac (754:754:754) (684:684:684))
        (PORT datad (1238:1238:1238) (1187:1187:1187))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1090:1090:1090))
        (PORT datab (1371:1371:1371) (1370:1370:1370))
        (PORT datad (584:584:584) (588:588:588))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1024:1024:1024) (1042:1042:1042))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (665:665:665))
        (PORT datab (1811:1811:1811) (1728:1728:1728))
        (PORT datac (319:319:319) (397:397:397))
        (PORT datad (1307:1307:1307) (1276:1276:1276))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1301:1301:1301) (1265:1265:1265))
        (PORT datac (246:246:246) (278:278:278))
        (PORT datad (2313:2313:2313) (2137:2137:2137))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1127:1127:1127))
        (PORT datab (842:842:842) (800:800:800))
        (PORT datac (1253:1253:1253) (1229:1229:1229))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1398:1398:1398) (1261:1261:1261))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (998:998:998) (1021:1021:1021))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sclr (1555:1555:1555) (1558:1558:1558))
        (PORT sload (2275:2275:2275) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (935:935:935))
        (PORT datab (1916:1916:1916) (1833:1833:1833))
        (PORT datac (300:300:300) (383:383:383))
        (PORT datad (1249:1249:1249) (1195:1195:1195))
        (IOPATH dataa combout (393:393:393) (407:407:407))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[17\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2621:2621:2621) (2468:2468:2468))
        (PORT datac (1936:1936:1936) (1772:1772:1772))
        (PORT datad (1150:1150:1150) (1181:1181:1181))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1600:1600:1600) (1567:1567:1567))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~265\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1618:1618:1618))
        (PORT datab (429:429:429) (559:559:559))
        (PORT datac (1153:1153:1153) (1067:1067:1067))
        (PORT datad (1848:1848:1848) (1729:1729:1729))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (3809:3809:3809))
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT ena (12550:12550:12550) (13185:13185:13185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9015:9015:9015) (8523:8523:8523))
        (PORT d[1] (7907:7907:7907) (7586:7586:7586))
        (PORT d[2] (10741:10741:10741) (10078:10078:10078))
        (PORT d[3] (8852:8852:8852) (8161:8161:8161))
        (PORT d[4] (8649:8649:8649) (8315:8315:8315))
        (PORT d[5] (8699:8699:8699) (8360:8360:8360))
        (PORT d[6] (11488:11488:11488) (10937:10937:10937))
        (PORT d[7] (4714:4714:4714) (4771:4771:4771))
        (PORT d[8] (7239:7239:7239) (7075:7075:7075))
        (PORT d[9] (6361:6361:6361) (6151:6151:6151))
        (PORT d[10] (10040:10040:10040) (9494:9494:9494))
        (PORT d[11] (8525:8525:8525) (8088:8088:8088))
        (PORT d[12] (9090:9090:9090) (8691:8691:8691))
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (PORT ena (12545:12545:12545) (13180:13180:13180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6390:6390:6390) (6390:6390:6390))
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (PORT ena (12545:12545:12545) (13180:13180:13180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6843:6843:6843) (6402:6402:6402))
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT ena (12550:12550:12550) (13185:13185:13185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (PORT d[0] (12550:12550:12550) (13185:13185:13185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (3758:3758:3758))
        (PORT clk (2754:2754:2754) (2774:2774:2774))
        (PORT ena (10996:10996:10996) (11517:11517:11517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6252:6252:6252) (5837:5837:5837))
        (PORT d[1] (8560:8560:8560) (8106:8106:8106))
        (PORT d[2] (9451:9451:9451) (8987:8987:8987))
        (PORT d[3] (7218:7218:7218) (6628:6628:6628))
        (PORT d[4] (8753:8753:8753) (8391:8391:8391))
        (PORT d[5] (7624:7624:7624) (6857:6857:6857))
        (PORT d[6] (8388:8388:8388) (7993:7993:7993))
        (PORT d[7] (5204:5204:5204) (5221:5221:5221))
        (PORT d[8] (4548:4548:4548) (4433:4433:4433))
        (PORT d[9] (4735:4735:4735) (4617:4617:4617))
        (PORT d[10] (7754:7754:7754) (7564:7564:7564))
        (PORT d[11] (7481:7481:7481) (7225:7225:7225))
        (PORT d[12] (10415:10415:10415) (9459:9459:9459))
        (PORT clk (2750:2750:2750) (2769:2769:2769))
        (PORT ena (10991:10991:10991) (11512:11512:11512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3136:3136:3136))
        (PORT clk (2750:2750:2750) (2769:2769:2769))
        (PORT ena (10991:10991:10991) (11512:11512:11512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7383:7383:7383) (6940:6940:6940))
        (PORT clk (2754:2754:2754) (2774:2774:2774))
        (PORT ena (10996:10996:10996) (11517:11517:11517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2774:2774:2774))
        (PORT d[0] (10996:10996:10996) (11517:11517:11517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~267\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3150:3150:3150) (2893:2893:2893))
        (PORT datab (427:427:427) (557:557:557))
        (PORT datac (1632:1632:1632) (1567:1567:1567))
        (PORT datad (4537:4537:4537) (4064:4064:4064))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2476:2476:2476))
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (PORT ena (12247:12247:12247) (12935:12935:12935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (2746:2746:2746))
        (PORT d[1] (2596:2596:2596) (2377:2377:2377))
        (PORT d[2] (5073:5073:5073) (4734:4734:4734))
        (PORT d[3] (2365:2365:2365) (2188:2188:2188))
        (PORT d[4] (5552:5552:5552) (5170:5170:5170))
        (PORT d[5] (2286:2286:2286) (2159:2159:2159))
        (PORT d[6] (3007:3007:3007) (2780:2780:2780))
        (PORT d[7] (8773:8773:8773) (8522:8522:8522))
        (PORT d[8] (2355:2355:2355) (2161:2161:2161))
        (PORT d[9] (2734:2734:2734) (2563:2563:2563))
        (PORT d[10] (4686:4686:4686) (4383:4383:4383))
        (PORT d[11] (5080:5080:5080) (4829:4829:4829))
        (PORT d[12] (4023:4023:4023) (3735:3735:3735))
        (PORT clk (2816:2816:2816) (2833:2833:2833))
        (PORT ena (12242:12242:12242) (12930:12930:12930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4203:4203:4203))
        (PORT clk (2816:2816:2816) (2833:2833:2833))
        (PORT ena (12242:12242:12242) (12930:12930:12930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2318:2318:2318))
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (PORT ena (12247:12247:12247) (12935:12935:12935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (PORT d[0] (12247:12247:12247) (12935:12935:12935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1728:1728:1728))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1728:1728:1728))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3198:3198:3198))
        (PORT clk (2812:2812:2812) (2827:2827:2827))
        (PORT ena (12067:12067:12067) (12718:12718:12718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9221:9221:9221) (8638:8638:8638))
        (PORT d[1] (11386:11386:11386) (10734:10734:10734))
        (PORT d[2] (8399:8399:8399) (7785:7785:7785))
        (PORT d[3] (10273:10273:10273) (9487:9487:9487))
        (PORT d[4] (6996:6996:6996) (6733:6733:6733))
        (PORT d[5] (8781:8781:8781) (8382:8382:8382))
        (PORT d[6] (11069:11069:11069) (10483:10483:10483))
        (PORT d[7] (7153:7153:7153) (6523:6523:6523))
        (PORT d[8] (5307:5307:5307) (5073:5073:5073))
        (PORT d[9] (7458:7458:7458) (7073:7073:7073))
        (PORT d[10] (11127:11127:11127) (10550:10550:10550))
        (PORT d[11] (8643:8643:8643) (8151:8151:8151))
        (PORT d[12] (9163:9163:9163) (8699:8699:8699))
        (PORT clk (2808:2808:2808) (2822:2822:2822))
        (PORT ena (12062:12062:12062) (12713:12713:12713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5514:5514:5514) (5232:5232:5232))
        (PORT clk (2808:2808:2808) (2822:2822:2822))
        (PORT ena (12062:12062:12062) (12713:12713:12713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2303:2303:2303))
        (PORT clk (2812:2812:2812) (2827:2827:2827))
        (PORT ena (12067:12067:12067) (12718:12718:12718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2827:2827:2827))
        (PORT d[0] (12067:12067:12067) (12718:12718:12718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~266\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1619:1619:1619))
        (PORT datab (423:423:423) (551:551:551))
        (PORT datac (1865:1865:1865) (1675:1675:1675))
        (PORT datad (2045:2045:2045) (1844:1844:1844))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~268\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (300:300:300))
        (PORT datac (1969:1969:1969) (1851:1851:1851))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (5474:5474:5474))
        (PORT clk (2780:2780:2780) (2797:2797:2797))
        (PORT ena (9568:9568:9568) (10122:10122:10122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2056:2056:2056))
        (PORT d[1] (8613:8613:8613) (8177:8177:8177))
        (PORT d[2] (7433:7433:7433) (7082:7082:7082))
        (PORT d[3] (2805:2805:2805) (2588:2588:2588))
        (PORT d[4] (7012:7012:7012) (6646:6646:6646))
        (PORT d[5] (2996:2996:2996) (2810:2810:2810))
        (PORT d[6] (7697:7697:7697) (7227:7227:7227))
        (PORT d[7] (6171:6171:6171) (5970:5970:5970))
        (PORT d[8] (6337:6337:6337) (6023:6023:6023))
        (PORT d[9] (5413:5413:5413) (5183:5183:5183))
        (PORT d[10] (3465:3465:3465) (3191:3191:3191))
        (PORT d[11] (7003:7003:7003) (6668:6668:6668))
        (PORT d[12] (8515:8515:8515) (7898:7898:7898))
        (PORT clk (2776:2776:2776) (2792:2792:2792))
        (PORT ena (9563:9563:9563) (10117:10117:10117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5418:5418:5418) (5287:5287:5287))
        (PORT clk (2776:2776:2776) (2792:2792:2792))
        (PORT ena (9563:9563:9563) (10117:10117:10117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5813:5813:5813) (5429:5429:5429))
        (PORT clk (2780:2780:2780) (2797:2797:2797))
        (PORT ena (9568:9568:9568) (10122:10122:10122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2797:2797:2797))
        (PORT d[0] (9568:9568:9568) (10122:10122:10122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4808:4808:4808) (4463:4463:4463))
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (PORT ena (11776:11776:11776) (12353:12353:12353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7004:7004:7004) (6547:6547:6547))
        (PORT d[1] (7923:7923:7923) (7601:7601:7601))
        (PORT d[2] (10316:10316:10316) (9808:9808:9808))
        (PORT d[3] (8067:8067:8067) (7422:7422:7422))
        (PORT d[4] (9536:9536:9536) (9122:9122:9122))
        (PORT d[5] (8440:8440:8440) (7609:7609:7609))
        (PORT d[6] (9214:9214:9214) (8758:8758:8758))
        (PORT d[7] (4769:4769:4769) (4763:4763:4763))
        (PORT d[8] (5306:5306:5306) (5144:5144:5144))
        (PORT d[9] (5167:5167:5167) (5022:5022:5022))
        (PORT d[10] (8566:8566:8566) (8325:8325:8325))
        (PORT d[11] (7835:7835:7835) (7561:7561:7561))
        (PORT d[12] (11183:11183:11183) (10176:10176:10176))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (11771:11771:11771) (12348:12348:12348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6006:6006:6006) (5671:5671:5671))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (11771:11771:11771) (12348:12348:12348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8192:8192:8192) (7686:7686:7686))
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (PORT ena (11776:11776:11776) (12353:12353:12353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2812:2812:2812))
        (PORT d[0] (11776:11776:11776) (12353:12353:12353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2487:2487:2487))
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT ena (11861:11861:11861) (12518:12518:12518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2453:2453:2453))
        (PORT d[1] (3011:3011:3011) (2773:2773:2773))
        (PORT d[2] (5059:5059:5059) (4721:4721:4721))
        (PORT d[3] (1941:1941:1941) (1793:1793:1793))
        (PORT d[4] (5524:5524:5524) (5146:5146:5146))
        (PORT d[5] (2663:2663:2663) (2488:2488:2488))
        (PORT d[6] (3012:3012:3012) (2789:2789:2789))
        (PORT d[7] (8743:8743:8743) (8493:8493:8493))
        (PORT d[8] (2308:2308:2308) (2108:2108:2108))
        (PORT d[9] (1924:1924:1924) (1784:1784:1784))
        (PORT d[10] (5092:5092:5092) (4754:4754:4754))
        (PORT d[11] (5590:5590:5590) (5294:5294:5294))
        (PORT d[12] (4024:4024:4024) (3735:3735:3735))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (11856:11856:11856) (12513:12513:12513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5337:5337:5337) (5033:5033:5033))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (11856:11856:11856) (12513:12513:12513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2694:2694:2694))
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT ena (11861:11861:11861) (12518:12518:12518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT d[0] (11861:11861:11861) (12518:12518:12518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5375:5375:5375) (5095:5095:5095))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (9190:9190:9190) (9721:9721:9721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2445:2445:2445))
        (PORT d[1] (8194:8194:8194) (7777:7777:7777))
        (PORT d[2] (8322:8322:8322) (7967:7967:7967))
        (PORT d[3] (4012:4012:4012) (3710:3710:3710))
        (PORT d[4] (6970:6970:6970) (6609:6609:6609))
        (PORT d[5] (2605:2605:2605) (2440:2440:2440))
        (PORT d[6] (7289:7289:7289) (6841:6841:6841))
        (PORT d[7] (5765:5765:5765) (5590:5590:5590))
        (PORT d[8] (5594:5594:5594) (5321:5321:5321))
        (PORT d[9] (5016:5016:5016) (4814:4814:4814))
        (PORT d[10] (3738:3738:3738) (3435:3435:3435))
        (PORT d[11] (7367:7367:7367) (6995:6995:6995))
        (PORT d[12] (8098:8098:8098) (7509:7509:7509))
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT ena (9185:9185:9185) (9716:9716:9716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6129:6129:6129) (5777:5777:5777))
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT ena (9185:9185:9185) (9716:9716:9716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5789:5789:5789) (5413:5413:5413))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (9190:9190:9190) (9721:9721:9721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT d[0] (9190:9190:9190) (9721:9721:9721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~262\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1617:1617:1617))
        (PORT datab (427:427:427) (556:556:556))
        (PORT datac (2166:2166:2166) (1925:1925:1925))
        (PORT datad (2083:2083:2083) (1980:1980:1980))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~263\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (1845:1845:1845))
        (PORT datab (3945:3945:3945) (3510:3510:3510))
        (PORT datac (238:238:238) (264:264:264))
        (PORT datad (914:914:914) (883:883:883))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4654:4654:4654) (4416:4416:4416))
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (PORT ena (10118:10118:10118) (10636:10636:10636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4424:4424:4424))
        (PORT d[1] (7411:7411:7411) (7047:7047:7047))
        (PORT d[2] (7672:7672:7672) (7243:7243:7243))
        (PORT d[3] (5631:5631:5631) (5134:5134:5134))
        (PORT d[4] (8704:8704:8704) (8393:8393:8393))
        (PORT d[5] (5087:5087:5087) (4661:4661:4661))
        (PORT d[6] (6981:6981:6981) (6614:6614:6614))
        (PORT d[7] (4006:4006:4006) (4060:4060:4060))
        (PORT d[8] (4832:4832:4832) (4671:4671:4671))
        (PORT d[9] (4627:4627:4627) (4481:4481:4481))
        (PORT d[10] (6435:6435:6435) (6289:6289:6289))
        (PORT d[11] (7352:7352:7352) (7054:7054:7054))
        (PORT d[12] (7559:7559:7559) (6954:6954:6954))
        (PORT clk (2798:2798:2798) (2809:2809:2809))
        (PORT ena (10113:10113:10113) (10631:10631:10631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (3665:3665:3665))
        (PORT clk (2798:2798:2798) (2809:2809:2809))
        (PORT ena (10113:10113:10113) (10631:10631:10631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5126:5126:5126) (4654:4654:4654))
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (PORT ena (10118:10118:10118) (10636:10636:10636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (PORT d[0] (10118:10118:10118) (10636:10636:10636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4115:4115:4115))
        (PORT clk (2805:2805:2805) (2824:2824:2824))
        (PORT ena (12148:12148:12148) (12750:12750:12750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8930:8930:8930) (8458:8458:8458))
        (PORT d[1] (7866:7866:7866) (7538:7538:7538))
        (PORT d[2] (10742:10742:10742) (10213:10213:10213))
        (PORT d[3] (8475:8475:8475) (7808:7808:7808))
        (PORT d[4] (9053:9053:9053) (8691:8691:8691))
        (PORT d[5] (9098:9098:9098) (8734:8734:8734))
        (PORT d[6] (11891:11891:11891) (11312:11312:11312))
        (PORT d[7] (4868:4868:4868) (4930:4930:4930))
        (PORT d[8] (6063:6063:6063) (5842:5842:5842))
        (PORT d[9] (5835:5835:5835) (5649:5649:5649))
        (PORT d[10] (8883:8883:8883) (8617:8617:8617))
        (PORT d[11] (8262:8262:8262) (7954:7954:7954))
        (PORT d[12] (8965:8965:8965) (8580:8580:8580))
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (PORT ena (12143:12143:12143) (12745:12745:12745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6708:6708:6708) (6446:6446:6446))
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (PORT ena (12143:12143:12143) (12745:12745:12745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7557:7557:7557) (7051:7051:7051))
        (PORT clk (2805:2805:2805) (2824:2824:2824))
        (PORT ena (12148:12148:12148) (12750:12750:12750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2824:2824:2824))
        (PORT d[0] (12148:12148:12148) (12750:12750:12750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4984:4984:4984) (4721:4721:4721))
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (PORT ena (9623:9623:9623) (10194:10194:10194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3256:3256:3256))
        (PORT d[1] (7345:7345:7345) (6982:6982:6982))
        (PORT d[2] (8133:8133:8133) (7756:7756:7756))
        (PORT d[3] (4353:4353:4353) (4036:4036:4036))
        (PORT d[4] (7016:7016:7016) (6658:6658:6658))
        (PORT d[5] (3843:3843:3843) (3601:3601:3601))
        (PORT d[6] (6071:6071:6071) (5703:5703:5703))
        (PORT d[7] (4132:4132:4132) (4064:4064:4064))
        (PORT d[8] (4369:4369:4369) (4170:4170:4170))
        (PORT d[9] (4495:4495:4495) (4297:4297:4297))
        (PORT d[10] (5975:5975:5975) (5830:5830:5830))
        (PORT d[11] (7387:7387:7387) (7058:7058:7058))
        (PORT d[12] (7200:7200:7200) (6653:6653:6653))
        (PORT clk (2814:2814:2814) (2827:2827:2827))
        (PORT ena (9618:9618:9618) (10189:10189:10189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7997:7997:7997) (7745:7745:7745))
        (PORT clk (2814:2814:2814) (2827:2827:2827))
        (PORT ena (9618:9618:9618) (10189:10189:10189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6415:6415:6415) (5928:5928:5928))
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (PORT ena (9623:9623:9623) (10194:10194:10194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (PORT d[0] (9623:9623:9623) (10194:10194:10194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~260\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3876:3876:3876) (3434:3434:3434))
        (PORT datab (428:428:428) (557:557:557))
        (PORT datac (1632:1632:1632) (1567:1567:1567))
        (PORT datad (3534:3534:3534) (3302:3302:3302))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4972:4972:4972) (4717:4717:4717))
        (PORT clk (2813:2813:2813) (2823:2823:2823))
        (PORT ena (9223:9223:9223) (9760:9760:9760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3212:3212:3212))
        (PORT d[1] (7366:7366:7366) (6993:6993:6993))
        (PORT d[2] (8227:8227:8227) (7873:7873:7873))
        (PORT d[3] (3968:3968:3968) (3680:3680:3680))
        (PORT d[4] (6985:6985:6985) (6623:6623:6623))
        (PORT d[5] (3800:3800:3800) (3571:3571:3571))
        (PORT d[6] (5728:5728:5728) (5392:5392:5392))
        (PORT d[7] (4974:4974:4974) (4852:4852:4852))
        (PORT d[8] (5185:5185:5185) (4919:4919:4919))
        (PORT d[9] (4649:4649:4649) (4469:4469:4469))
        (PORT d[10] (6110:6110:6110) (5983:5983:5983))
        (PORT d[11] (7740:7740:7740) (7384:7384:7384))
        (PORT d[12] (7350:7350:7350) (6815:6815:6815))
        (PORT clk (2809:2809:2809) (2818:2818:2818))
        (PORT ena (9218:9218:9218) (9755:9755:9755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5927:5927:5927) (5510:5510:5510))
        (PORT clk (2809:2809:2809) (2818:2818:2818))
        (PORT ena (9218:9218:9218) (9755:9755:9755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7170:7170:7170) (6628:6628:6628))
        (PORT clk (2813:2813:2813) (2823:2823:2823))
        (PORT ena (9223:9223:9223) (9760:9760:9760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2823:2823:2823))
        (PORT d[0] (9223:9223:9223) (9760:9760:9760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~261\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4496:4496:4496) (4121:4121:4121))
        (PORT datab (424:424:424) (552:552:552))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (3155:3155:3155) (2959:2959:2959))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~264\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2033:2033:2033) (1903:1903:1903))
        (PORT datab (274:274:274) (299:299:299))
        (PORT datac (1900:1900:1900) (1772:1772:1772))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~269\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (470:470:470))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (1901:1901:1901) (1773:1773:1773))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1139:1139:1139))
        (PORT datab (947:947:947) (939:939:939))
        (PORT datad (882:882:882) (848:848:848))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1622:1622:1622))
        (PORT datab (1209:1209:1209) (1179:1179:1179))
        (PORT datac (238:238:238) (265:265:265))
        (PORT datad (1236:1236:1236) (1185:1185:1185))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1683:1683:1683))
        (PORT datab (1082:1082:1082) (1118:1118:1118))
        (PORT datad (307:307:307) (345:345:345))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (769:769:769) (843:843:843))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT sload (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[17\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1326:1326:1326))
        (PORT datab (959:959:959) (899:899:899))
        (PORT datac (328:328:328) (413:413:413))
        (PORT datad (940:940:940) (932:932:932))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1761:1761:1761))
        (PORT datab (1379:1379:1379) (1373:1373:1373))
        (PORT datad (1138:1138:1138) (1145:1145:1145))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1923:1923:1923) (1867:1867:1867))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (PORT sclr (2410:2410:2410) (2394:2394:2394))
        (PORT sload (2790:2790:2790) (2761:2761:2761))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1350:1350:1350))
        (PORT datab (1364:1364:1364) (1315:1315:1315))
        (PORT datac (1507:1507:1507) (1414:1414:1414))
        (PORT datad (1869:1869:1869) (1814:1814:1814))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1355:1355:1355))
        (PORT datac (1870:1870:1870) (1727:1727:1727))
        (PORT datad (246:246:246) (271:271:271))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (1311:1311:1311) (1201:1201:1201))
        (PORT datac (871:871:871) (820:820:820))
        (PORT datad (1310:1310:1310) (1301:1301:1301))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1764:1764:1764) (1700:1700:1700))
        (PORT clrn (2398:2398:2398) (2346:2346:2346))
        (PORT sclr (2810:2810:2810) (2657:2657:2657))
        (PORT sload (2348:2348:2348) (2355:2355:2355))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5020:5020:5020) (4780:4780:4780))
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (PORT ena (14127:14127:14127) (14858:14858:14858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7312:7312:7312) (6917:6917:6917))
        (PORT d[1] (11125:11125:11125) (10525:10525:10525))
        (PORT d[2] (9538:9538:9538) (8947:8947:8947))
        (PORT d[3] (9063:9063:9063) (8688:8688:8688))
        (PORT d[4] (7419:7419:7419) (7139:7139:7139))
        (PORT d[5] (7494:7494:7494) (7226:7226:7226))
        (PORT d[6] (10270:10270:10270) (9785:9785:9785))
        (PORT d[7] (10020:10020:10020) (9079:9079:9079))
        (PORT d[8] (5853:5853:5853) (5766:5766:5766))
        (PORT d[9] (8553:8553:8553) (8155:8155:8155))
        (PORT d[10] (8895:8895:8895) (8413:8413:8413))
        (PORT d[11] (8035:8035:8035) (7613:7613:7613))
        (PORT d[12] (7330:7330:7330) (7040:7040:7040))
        (PORT clk (2809:2809:2809) (2826:2826:2826))
        (PORT ena (14122:14122:14122) (14853:14853:14853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6503:6503:6503) (6551:6551:6551))
        (PORT clk (2809:2809:2809) (2826:2826:2826))
        (PORT ena (14122:14122:14122) (14853:14853:14853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6996:6996:6996) (6604:6604:6604))
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (PORT ena (14127:14127:14127) (14858:14858:14858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (PORT d[0] (14127:14127:14127) (14858:14858:14858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5150:5150:5150) (4998:4998:4998))
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT ena (14031:14031:14031) (14845:14845:14845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4426:4426:4426))
        (PORT d[1] (8867:8867:8867) (8292:8292:8292))
        (PORT d[2] (8736:8736:8736) (8195:8195:8195))
        (PORT d[3] (9685:9685:9685) (9143:9143:9143))
        (PORT d[4] (8879:8879:8879) (8306:8306:8306))
        (PORT d[5] (6390:6390:6390) (5992:5992:5992))
        (PORT d[6] (9116:9116:9116) (8498:8498:8498))
        (PORT d[7] (6994:6994:6994) (6752:6752:6752))
        (PORT d[8] (7438:7438:7438) (7143:7143:7143))
        (PORT d[9] (8267:8267:8267) (7696:7696:7696))
        (PORT d[10] (8245:8245:8245) (7781:7781:7781))
        (PORT d[11] (3914:3914:3914) (3739:3739:3739))
        (PORT d[12] (5820:5820:5820) (5552:5552:5552))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (14026:14026:14026) (14840:14840:14840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5126:5126:5126) (4920:4920:4920))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (14026:14026:14026) (14840:14840:14840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5335:5335:5335) (4853:4853:4853))
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT ena (14031:14031:14031) (14845:14845:14845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT d[0] (14031:14031:14031) (14845:14845:14845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5278:5278:5278) (4645:4645:4645))
        (PORT datac (4067:4067:4067) (3839:3839:3839))
        (PORT datad (1141:1141:1141) (1031:1031:1031))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5258:5258:5258))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (15794:15794:15794) (16880:16880:16880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5034:5034:5034) (4879:4879:4879))
        (PORT d[1] (10283:10283:10283) (9846:9846:9846))
        (PORT d[2] (9349:9349:9349) (8809:8809:8809))
        (PORT d[3] (9587:9587:9587) (9053:9053:9053))
        (PORT d[4] (10706:10706:10706) (9891:9891:9891))
        (PORT d[5] (7570:7570:7570) (7151:7151:7151))
        (PORT d[6] (10362:10362:10362) (9754:9754:9754))
        (PORT d[7] (6964:6964:6964) (6741:6741:6741))
        (PORT d[8] (6979:6979:6979) (6763:6763:6763))
        (PORT d[9] (9600:9600:9600) (8849:8849:8849))
        (PORT d[10] (9730:9730:9730) (9260:9260:9260))
        (PORT d[11] (4347:4347:4347) (4200:4200:4200))
        (PORT d[12] (6991:6991:6991) (6745:6745:6745))
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (PORT ena (15789:15789:15789) (16875:16875:16875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7676:7676:7676) (7193:7193:7193))
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (PORT ena (15789:15789:15789) (16875:16875:16875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6796:6796:6796) (6138:6138:6138))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (15794:15794:15794) (16880:16880:16880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT d[0] (15794:15794:15794) (16880:16880:16880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5884:5884:5884) (5662:5662:5662))
        (PORT clk (2817:2817:2817) (2831:2831:2831))
        (PORT ena (15390:15390:15390) (16446:16446:16446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5826:5826:5826) (5596:5596:5596))
        (PORT d[1] (10232:10232:10232) (9781:9781:9781))
        (PORT d[2] (8950:8950:8950) (8455:8455:8455))
        (PORT d[3] (9601:9601:9601) (9068:9068:9068))
        (PORT d[4] (10681:10681:10681) (9868:9868:9868))
        (PORT d[5] (7948:7948:7948) (7498:7498:7498))
        (PORT d[6] (10404:10404:10404) (9792:9792:9792))
        (PORT d[7] (6974:6974:6974) (6749:6749:6749))
        (PORT d[8] (7335:7335:7335) (7093:7093:7093))
        (PORT d[9] (9672:9672:9672) (8917:8917:8917))
        (PORT d[10] (9777:9777:9777) (9304:9304:9304))
        (PORT d[11] (4387:4387:4387) (4241:4241:4241))
        (PORT d[12] (7063:7063:7063) (6813:6813:6813))
        (PORT clk (2813:2813:2813) (2826:2826:2826))
        (PORT ena (15385:15385:15385) (16441:16441:16441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10232:10232:10232) (9325:9325:9325))
        (PORT clk (2813:2813:2813) (2826:2826:2826))
        (PORT ena (15385:15385:15385) (16441:16441:16441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6789:6789:6789) (6131:6131:6131))
        (PORT clk (2817:2817:2817) (2831:2831:2831))
        (PORT ena (15390:15390:15390) (16446:16446:16446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2831:2831:2831))
        (PORT d[0] (15390:15390:15390) (16446:16446:16446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4114:4114:4114) (3891:3891:3891))
        (PORT datab (4144:4144:4144) (3936:3936:3936))
        (PORT datac (2028:2028:2028) (1915:1915:1915))
        (PORT datad (3009:3009:3009) (2644:2644:2644))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (947:947:947))
        (PORT datab (4145:4145:4145) (3937:3937:3937))
        (PORT datac (3531:3531:3531) (3415:3415:3415))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5925:5925:5925) (5710:5710:5710))
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT ena (13627:13627:13627) (14419:14419:14419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (4759:4759:4759))
        (PORT d[1] (9267:9267:9267) (8673:8673:8673))
        (PORT d[2] (9168:9168:9168) (8606:8606:8606))
        (PORT d[3] (10093:10093:10093) (9527:9527:9527))
        (PORT d[4] (9340:9340:9340) (8745:8745:8745))
        (PORT d[5] (4761:4761:4761) (4414:4414:4414))
        (PORT d[6] (9522:9522:9522) (8878:8878:8878))
        (PORT d[7] (4130:4130:4130) (4015:4015:4015))
        (PORT d[8] (4300:4300:4300) (4127:4127:4127))
        (PORT d[9] (8672:8672:8672) (8078:8078:8078))
        (PORT d[10] (9118:9118:9118) (8585:8585:8585))
        (PORT d[11] (4326:4326:4326) (4127:4127:4127))
        (PORT d[12] (6275:6275:6275) (5977:5977:5977))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (13622:13622:13622) (14414:14414:14414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3035:3035:3035))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (13622:13622:13622) (14414:14414:14414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (4824:4824:4824))
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT ena (13627:13627:13627) (14419:14419:14419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT d[0] (13627:13627:13627) (14419:14419:14419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5567:5567:5567) (5383:5383:5383))
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (PORT ena (14006:14006:14006) (14823:14823:14823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (4708:4708:4708))
        (PORT d[1] (9258:9258:9258) (8658:8658:8658))
        (PORT d[2] (8762:8762:8762) (8224:8224:8224))
        (PORT d[3] (10072:10072:10072) (9503:9503:9503))
        (PORT d[4] (9331:9331:9331) (8735:8735:8735))
        (PORT d[5] (6431:6431:6431) (6032:6032:6032))
        (PORT d[6] (9155:9155:9155) (8537:8537:8537))
        (PORT d[7] (4110:4110:4110) (3992:3992:3992))
        (PORT d[8] (4425:4425:4425) (4260:4260:4260))
        (PORT d[9] (8659:8659:8659) (8059:8059:8059))
        (PORT d[10] (8660:8660:8660) (8160:8160:8160))
        (PORT d[11] (4345:4345:4345) (4140:4140:4140))
        (PORT d[12] (5840:5840:5840) (5571:5571:5571))
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (PORT ena (14001:14001:14001) (14818:14818:14818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6576:6576:6576) (6243:6243:6243))
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (PORT ena (14001:14001:14001) (14818:14818:14818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4904:4904:4904) (4464:4464:4464))
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (PORT ena (14006:14006:14006) (14823:14823:14823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (PORT d[0] (14006:14006:14006) (14823:14823:14823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5514:5514:5514) (5335:5335:5335))
        (PORT clk (2811:2811:2811) (2830:2830:2830))
        (PORT ena (13628:13628:13628) (14420:14420:14420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5003:5003:5003) (4788:4788:4788))
        (PORT d[1] (9259:9259:9259) (8658:8658:8658))
        (PORT d[2] (8760:8760:8760) (8222:8222:8222))
        (PORT d[3] (10086:10086:10086) (9519:9519:9519))
        (PORT d[4] (9342:9342:9342) (8746:8746:8746))
        (PORT d[5] (6771:6771:6771) (6346:6346:6346))
        (PORT d[6] (9508:9508:9508) (8862:8862:8862))
        (PORT d[7] (4164:4164:4164) (4045:4045:4045))
        (PORT d[8] (4462:4462:4462) (4297:4297:4297))
        (PORT d[9] (8700:8700:8700) (8097:8097:8097))
        (PORT d[10] (9142:9142:9142) (8606:8606:8606))
        (PORT d[11] (4355:4355:4355) (4148:4148:4148))
        (PORT d[12] (6237:6237:6237) (5939:5939:5939))
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (PORT ena (13623:13623:13623) (14415:14415:14415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5388:5388:5388) (5036:5036:5036))
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (PORT ena (13623:13623:13623) (14415:14415:14415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5292:5292:5292) (4811:4811:4811))
        (PORT clk (2811:2811:2811) (2830:2830:2830))
        (PORT ena (13628:13628:13628) (14420:14420:14420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2830:2830:2830))
        (PORT d[0] (13628:13628:13628) (14420:14420:14420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2831:2831:2831))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4111:4111:4111) (3887:3887:3887))
        (PORT datab (1574:1574:1574) (1428:1428:1428))
        (PORT datac (4099:4099:4099) (3895:3895:3895))
        (PORT datad (1479:1479:1479) (1349:1349:1349))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5182:5182:5182) (5026:5026:5026))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (7015:7015:7015) (7399:7399:7399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (4295:4295:4295))
        (PORT d[1] (3824:3824:3824) (3558:3558:3558))
        (PORT d[2] (3113:3113:3113) (2895:2895:2895))
        (PORT d[3] (3634:3634:3634) (3401:3401:3401))
        (PORT d[4] (8597:8597:8597) (8003:8003:8003))
        (PORT d[5] (6567:6567:6567) (6256:6256:6256))
        (PORT d[6] (4957:4957:4957) (4612:4612:4612))
        (PORT d[7] (7525:7525:7525) (7338:7338:7338))
        (PORT d[8] (5733:5733:5733) (5552:5552:5552))
        (PORT d[9] (6984:6984:6984) (6546:6546:6546))
        (PORT d[10] (3381:3381:3381) (3124:3124:3124))
        (PORT d[11] (3872:3872:3872) (3693:3693:3693))
        (PORT d[12] (4444:4444:4444) (4192:4192:4192))
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (PORT ena (7010:7010:7010) (7394:7394:7394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (3828:3828:3828))
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (PORT ena (7010:7010:7010) (7394:7394:7394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7469:7469:7469) (7199:7199:7199))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (7015:7015:7015) (7399:7399:7399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT d[0] (7015:7015:7015) (7399:7399:7399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1375:1375:1375))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4062:4062:4062) (3832:3832:3832))
        (PORT datad (1104:1104:1104) (978:978:978))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (4937:4937:4937))
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (PORT ena (14403:14403:14403) (15242:15242:15242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (4760:4760:4760))
        (PORT d[1] (8861:8861:8861) (8284:8284:8284))
        (PORT d[2] (8330:8330:8330) (7813:7813:7813))
        (PORT d[3] (9664:9664:9664) (9119:9119:9119))
        (PORT d[4] (8901:8901:8901) (8326:8326:8326))
        (PORT d[5] (6032:6032:6032) (5659:5659:5659))
        (PORT d[6] (8751:8751:8751) (8156:8156:8156))
        (PORT d[7] (6946:6946:6946) (6707:6707:6707))
        (PORT d[8] (7386:7386:7386) (7089:7089:7089))
        (PORT d[9] (8253:8253:8253) (7677:7677:7677))
        (PORT d[10] (8214:8214:8214) (7753:7753:7753))
        (PORT d[11] (4301:4301:4301) (4096:4096:4096))
        (PORT d[12] (5410:5410:5410) (5163:5163:5163))
        (PORT clk (2790:2790:2790) (2806:2806:2806))
        (PORT ena (14398:14398:14398) (15237:15237:15237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7942:7942:7942) (7720:7720:7720))
        (PORT clk (2790:2790:2790) (2806:2806:2806))
        (PORT ena (14398:14398:14398) (15237:15237:15237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (4872:4872:4872))
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (PORT ena (14403:14403:14403) (15242:15242:15242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (PORT d[0] (14403:14403:14403) (15242:15242:15242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5742:5742:5742) (5522:5522:5522))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (15804:15804:15804) (16888:16888:16888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (4848:4848:4848))
        (PORT d[1] (10241:10241:10241) (9807:9807:9807))
        (PORT d[2] (8574:8574:8574) (8101:8101:8101))
        (PORT d[3] (9265:9265:9265) (8756:8756:8756))
        (PORT d[4] (10705:10705:10705) (9869:9869:9869))
        (PORT d[5] (7590:7590:7590) (7158:7158:7158))
        (PORT d[6] (10800:10800:10800) (10155:10155:10155))
        (PORT d[7] (6922:6922:6922) (6704:6704:6704))
        (PORT d[8] (6988:6988:6988) (6769:6769:6769))
        (PORT d[9] (9593:9593:9593) (8842:8842:8842))
        (PORT d[10] (9757:9757:9757) (9282:9282:9282))
        (PORT d[11] (4331:4331:4331) (4182:4182:4182))
        (PORT d[12] (6984:6984:6984) (6738:6738:6738))
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT ena (15799:15799:15799) (16883:16883:16883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5316:5316:5316) (5140:5140:5140))
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT ena (15799:15799:15799) (16883:16883:16883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6796:6796:6796) (6139:6139:6139))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (15804:15804:15804) (16888:16888:16888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT d[0] (15804:15804:15804) (16888:16888:16888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5858:5858:5858) (5643:5643:5643))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (15406:15406:15406) (16468:16468:16468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6177:6177:6177) (5915:5915:5915))
        (PORT d[1] (10235:10235:10235) (9791:9791:9791))
        (PORT d[2] (8988:8988:8988) (8493:8493:8493))
        (PORT d[3] (9671:9671:9671) (9136:9136:9136))
        (PORT d[4] (10712:10712:10712) (9899:9899:9899))
        (PORT d[5] (7955:7955:7955) (7505:7505:7505))
        (PORT d[6] (10383:10383:10383) (9781:9781:9781))
        (PORT d[7] (6984:6984:6984) (6762:6762:6762))
        (PORT d[8] (7349:7349:7349) (7110:7110:7110))
        (PORT d[9] (9647:9647:9647) (8901:8901:8901))
        (PORT d[10] (9737:9737:9737) (9268:9268:9268))
        (PORT d[11] (4388:4388:4388) (4242:4242:4242))
        (PORT d[12] (7033:7033:7033) (6792:6792:6792))
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (PORT ena (15401:15401:15401) (16463:16463:16463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (4982:4982:4982))
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (PORT ena (15401:15401:15401) (16463:16463:16463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6775:6775:6775) (6115:6115:6115))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (15406:15406:15406) (16468:16468:16468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT d[0] (15406:15406:15406) (16468:16468:16468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4595:4595:4595) (4334:4334:4334))
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (PORT ena (13729:13729:13729) (14488:14488:14488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8312:8312:8312) (7747:7747:7747))
        (PORT d[1] (9713:9713:9713) (9170:9170:9170))
        (PORT d[2] (9880:9880:9880) (9404:9404:9404))
        (PORT d[3] (8662:8662:8662) (7948:7948:7948))
        (PORT d[4] (6312:6312:6312) (5993:5993:5993))
        (PORT d[5] (7074:7074:7074) (6783:6783:6783))
        (PORT d[6] (9823:9823:9823) (9308:9308:9308))
        (PORT d[7] (5849:5849:5849) (5288:5288:5288))
        (PORT d[8] (7817:7817:7817) (7542:7542:7542))
        (PORT d[9] (6248:6248:6248) (5941:5941:5941))
        (PORT d[10] (9841:9841:9841) (9333:9333:9333))
        (PORT d[11] (6973:6973:6973) (6590:6590:6590))
        (PORT d[12] (7662:7662:7662) (7293:7293:7293))
        (PORT clk (2810:2810:2810) (2824:2824:2824))
        (PORT ena (13724:13724:13724) (14483:14483:14483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5675:5675:5675) (5319:5319:5319))
        (PORT clk (2810:2810:2810) (2824:2824:2824))
        (PORT ena (13724:13724:13724) (14483:14483:14483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7106:7106:7106) (6799:6799:6799))
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (PORT ena (13729:13729:13729) (14488:14488:14488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (PORT d[0] (13729:13729:13729) (14488:14488:14488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4111:4111:4111) (3886:3886:3886))
        (PORT datab (4146:4146:4146) (3938:3938:3938))
        (PORT datac (1627:1627:1627) (1553:1553:1553))
        (PORT datad (2773:2773:2773) (2527:2527:2527))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1397:1397:1397))
        (PORT datab (3221:3221:3221) (2827:2827:2827))
        (PORT datac (4067:4067:4067) (3838:3838:3838))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4214:4214:4214) (4077:4077:4077))
        (PORT datab (3574:3574:3574) (3452:3452:3452))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4023:4023:4023) (3906:3906:3906))
        (PORT datab (3749:3749:3749) (3503:3503:3503))
        (PORT datac (3714:3714:3714) (3533:3533:3533))
        (PORT datad (2225:2225:2225) (2062:2062:2062))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4213:4213:4213) (4076:4076:4076))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (1227:1227:1227) (1142:1142:1142))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1422:1422:1422) (1409:1409:1409))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT sload (1708:1708:1708) (1773:1773:1773))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1500:1500:1500))
        (PORT datab (1610:1610:1610) (1477:1477:1477))
        (PORT datac (1256:1256:1256) (1227:1227:1227))
        (PORT datad (1247:1247:1247) (1158:1158:1158))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2395:2395:2395))
        (PORT asdata (1545:1545:1545) (1570:1570:1570))
        (PORT clrn (2879:2879:2879) (2804:2804:2804))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1232:1232:1232))
        (PORT datab (333:333:333) (409:409:409))
        (PORT datac (533:533:533) (537:537:537))
        (PORT datad (313:313:313) (345:345:345))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (491:491:491))
        (PORT datab (416:416:416) (539:539:539))
        (PORT datac (3858:3858:3858) (3470:3470:3470))
        (PORT datad (841:841:841) (790:790:790))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1064:1064:1064))
        (PORT datab (1085:1085:1085) (1122:1122:1122))
        (PORT datad (310:310:310) (348:348:348))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1002:1002:1002) (1025:1025:1025))
        (PORT clrn (2386:2386:2386) (2336:2336:2336))
        (PORT sload (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[16\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (922:922:922))
        (PORT datab (2826:2826:2826) (2594:2594:2594))
        (PORT datac (1332:1332:1332) (1306:1306:1306))
        (PORT datad (849:849:849) (828:828:828))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[15\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1354:1354:1354))
        (PORT datab (1281:1281:1281) (1343:1343:1343))
        (PORT datac (298:298:298) (349:349:349))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1255:1255:1255))
        (PORT datab (1366:1366:1366) (1317:1317:1317))
        (PORT datac (1338:1338:1338) (1302:1302:1302))
        (PORT datad (1848:1848:1848) (1801:1801:1801))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (316:316:316))
        (PORT datac (1870:1870:1870) (1727:1727:1727))
        (PORT datad (1310:1310:1310) (1301:1301:1301))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1355:1355:1355))
        (PORT datab (2838:2838:2838) (2624:2624:2624))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (808:808:808) (761:761:761))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1732:1732:1732) (1663:1663:1663))
        (PORT clrn (2398:2398:2398) (2346:2346:2346))
        (PORT sclr (2810:2810:2810) (2657:2657:2657))
        (PORT sload (2348:2348:2348) (2355:2355:2355))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[15\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (840:840:840))
        (PORT datab (2826:2826:2826) (2594:2594:2594))
        (PORT datac (1337:1337:1337) (1312:1312:1312))
        (PORT datad (894:894:894) (889:889:889))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (852:852:852))
        (PORT datab (1313:1313:1313) (1289:1289:1289))
        (PORT datad (809:809:809) (763:763:763))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2625:2625:2625) (2456:2456:2456))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (PORT sload (1900:1900:1900) (1858:1858:1858))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1351:1351:1351))
        (PORT datab (1467:1467:1467) (1432:1432:1432))
        (PORT datac (1443:1443:1443) (1409:1409:1409))
        (PORT datad (560:560:560) (588:588:588))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1086:1086:1086))
        (PORT datac (1871:1871:1871) (1728:1728:1728))
        (PORT datad (1308:1308:1308) (1299:1299:1299))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1358:1358:1358))
        (PORT datab (1246:1246:1246) (1150:1150:1150))
        (PORT datac (815:815:815) (761:761:761))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1786:1786:1786) (1724:1724:1724))
        (PORT clrn (2398:2398:2398) (2346:2346:2346))
        (PORT sclr (2810:2810:2810) (2657:2657:2657))
        (PORT sload (2348:2348:2348) (2355:2355:2355))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (482:482:482))
        (PORT datad (838:838:838) (791:791:791))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT asdata (1604:1604:1604) (1547:1547:1547))
        (PORT clrn (2387:2387:2387) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1503:1503:1503))
        (PORT datab (2001:2001:2001) (1852:1852:1852))
        (PORT datac (1094:1094:1094) (1164:1164:1164))
        (PORT datad (863:863:863) (811:811:811))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT asdata (2022:2022:2022) (1941:1941:1941))
        (PORT clrn (2879:2879:2879) (2813:2813:2813))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (583:583:583))
        (PORT datab (842:842:842) (816:816:816))
        (PORT datad (854:854:854) (813:813:813))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3372:3372:3372) (3340:3340:3340))
        (PORT datab (3541:3541:3541) (3391:3391:3391))
        (PORT datac (4465:4465:4465) (4398:4398:4398))
        (PORT datad (2720:2720:2720) (2523:2523:2523))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3213:3213:3213))
        (PORT clk (2817:2817:2817) (2833:2833:2833))
        (PORT ena (4399:4399:4399) (4626:4626:4626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (2915:2915:2915))
        (PORT d[1] (9564:9564:9564) (8993:8993:8993))
        (PORT d[2] (6221:6221:6221) (5785:5785:5785))
        (PORT d[3] (3797:3797:3797) (3512:3512:3512))
        (PORT d[4] (3552:3552:3552) (3305:3305:3305))
        (PORT d[5] (8701:8701:8701) (8360:8360:8360))
        (PORT d[6] (9243:9243:9243) (8691:8691:8691))
        (PORT d[7] (6077:6077:6077) (6063:6063:6063))
        (PORT d[8] (6062:6062:6062) (5753:5753:5753))
        (PORT d[9] (5828:5828:5828) (5486:5486:5486))
        (PORT d[10] (7381:7381:7381) (6979:6979:6979))
        (PORT d[11] (6358:6358:6358) (5887:5887:5887))
        (PORT d[12] (5312:5312:5312) (5068:5068:5068))
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (PORT ena (4394:4394:4394) (4621:4621:4621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (3954:3954:3954))
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (PORT ena (4394:4394:4394) (4621:4621:4621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3154:3154:3154))
        (PORT clk (2817:2817:2817) (2833:2833:2833))
        (PORT ena (4399:4399:4399) (4626:4626:4626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2833:2833:2833))
        (PORT d[0] (4399:4399:4399) (4626:4626:4626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7164:7164:7164) (6862:6862:6862))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (17264:17264:17264) (18441:18441:18441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5446:5446:5446) (5307:5307:5307))
        (PORT d[1] (9014:9014:9014) (8632:8632:8632))
        (PORT d[2] (6526:6526:6526) (6169:6169:6169))
        (PORT d[3] (7177:7177:7177) (6775:6775:6775))
        (PORT d[4] (8500:8500:8500) (7802:7802:7802))
        (PORT d[5] (5663:5663:5663) (5370:5370:5370))
        (PORT d[6] (8334:8334:8334) (7853:7853:7853))
        (PORT d[7] (4297:4297:4297) (4285:4285:4285))
        (PORT d[8] (5021:5021:5021) (4944:4944:4944))
        (PORT d[9] (7547:7547:7547) (6907:6907:6907))
        (PORT d[10] (7379:7379:7379) (7058:7058:7058))
        (PORT d[11] (4709:4709:4709) (4561:4561:4561))
        (PORT d[12] (5251:5251:5251) (5095:5095:5095))
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (PORT ena (17259:17259:17259) (18436:18436:18436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5264:5264:5264))
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (PORT ena (17259:17259:17259) (18436:18436:18436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7863:7863:7863) (7208:7208:7208))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (17264:17264:17264) (18441:18441:18441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT d[0] (17264:17264:17264) (18441:18441:18441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3377:3377:3377) (3347:3347:3347))
        (PORT datab (1838:1838:1838) (1630:1630:1630))
        (PORT datac (3498:3498:3498) (3353:3353:3353))
        (PORT datad (3443:3443:3443) (3365:3365:3365))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7189:7189:7189) (6903:6903:6903))
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT ena (16393:16393:16393) (17345:17345:17345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6200:6200:6200) (5997:5997:5997))
        (PORT d[1] (8567:8567:8567) (8112:8112:8112))
        (PORT d[2] (6505:6505:6505) (6102:6102:6102))
        (PORT d[3] (7226:7226:7226) (6822:6822:6822))
        (PORT d[4] (7936:7936:7936) (7373:7373:7373))
        (PORT d[5] (5578:5578:5578) (5234:5234:5234))
        (PORT d[6] (7460:7460:7460) (6881:6881:6881))
        (PORT d[7] (3392:3392:3392) (3387:3387:3387))
        (PORT d[8] (5356:5356:5356) (5201:5201:5201))
        (PORT d[9] (6531:6531:6531) (6062:6062:6062))
        (PORT d[10] (7659:7659:7659) (7217:7217:7217))
        (PORT d[11] (6312:6312:6312) (6145:6145:6145))
        (PORT d[12] (5292:5292:5292) (5070:5070:5070))
        (PORT clk (2796:2796:2796) (2810:2810:2810))
        (PORT ena (16388:16388:16388) (17340:17340:17340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7119:7119:7119) (6496:6496:6496))
        (PORT clk (2796:2796:2796) (2810:2810:2810))
        (PORT ena (16388:16388:16388) (17340:17340:17340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6854:6854:6854) (6348:6348:6348))
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT ena (16393:16393:16393) (17345:17345:17345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT d[0] (16393:16393:16393) (17345:17345:17345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6529:6529:6529) (6095:6095:6095))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT ena (7384:7384:7384) (7794:7794:7794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7238:7238:7238) (7009:7009:7009))
        (PORT d[1] (4225:4225:4225) (3936:3936:3936))
        (PORT d[2] (7413:7413:7413) (6906:6906:6906))
        (PORT d[3] (3630:3630:3630) (3395:3395:3395))
        (PORT d[4] (8153:8153:8153) (7604:7604:7604))
        (PORT d[5] (6548:6548:6548) (6236:6236:6236))
        (PORT d[6] (4571:4571:4571) (4252:4252:4252))
        (PORT d[7] (7116:7116:7116) (6960:6960:6960))
        (PORT d[8] (5323:5323:5323) (5175:5175:5175))
        (PORT d[9] (7013:7013:7013) (6577:6577:6577))
        (PORT d[10] (7250:7250:7250) (6754:6754:6754))
        (PORT d[11] (3831:3831:3831) (3652:3652:3652))
        (PORT d[12] (4405:4405:4405) (4153:4153:4153))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (7379:7379:7379) (7789:7789:7789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7013:7013:7013) (6624:6624:6624))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (7379:7379:7379) (7789:7789:7789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5847:5847:5847) (5331:5331:5331))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT ena (7384:7384:7384) (7794:7794:7794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT d[0] (7384:7384:7384) (7794:7794:7794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3377:3377:3377) (3346:3346:3346))
        (PORT datab (2662:2662:2662) (2592:2592:2592))
        (PORT datac (3498:3498:3498) (3353:3353:3353))
        (PORT datad (1171:1171:1171) (1083:1083:1083))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4467:4467:4467) (4401:4401:4401))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4547:4547:4547))
        (PORT clk (2804:2804:2804) (2815:2815:2815))
        (PORT ena (3214:3214:3214) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5045:5045:5045) (4775:4775:4775))
        (PORT d[1] (8102:8102:8102) (7579:7579:7579))
        (PORT d[2] (4992:4992:4992) (4613:4613:4613))
        (PORT d[3] (4969:4969:4969) (4613:4613:4613))
        (PORT d[4] (5103:5103:5103) (4768:4768:4768))
        (PORT d[5] (7069:7069:7069) (6834:6834:6834))
        (PORT d[6] (9313:9313:9313) (8797:8797:8797))
        (PORT d[7] (4811:4811:4811) (4858:4858:4858))
        (PORT d[8] (4072:4072:4072) (3920:3920:3920))
        (PORT d[9] (6587:6587:6587) (6128:6128:6128))
        (PORT d[10] (7845:7845:7845) (7440:7440:7440))
        (PORT d[11] (5506:5506:5506) (5072:5072:5072))
        (PORT d[12] (6133:6133:6133) (5866:5866:5866))
        (PORT clk (2800:2800:2800) (2810:2810:2810))
        (PORT ena (3209:3209:3209) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4388:4388:4388))
        (PORT clk (2800:2800:2800) (2810:2810:2810))
        (PORT ena (3209:3209:3209) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5230:5230:5230) (4810:4810:4810))
        (PORT clk (2804:2804:2804) (2815:2815:2815))
        (PORT ena (3214:3214:3214) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2815:2815:2815))
        (PORT d[0] (3214:3214:3214) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5887:5887:5887) (5454:5454:5454))
        (PORT clk (2821:2821:2821) (2833:2833:2833))
        (PORT ena (5417:5417:5417) (5625:5625:5625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5746:5746:5746))
        (PORT d[1] (8040:8040:8040) (7612:7612:7612))
        (PORT d[2] (6014:6014:6014) (5563:5563:5563))
        (PORT d[3] (6460:6460:6460) (6055:6055:6055))
        (PORT d[4] (6596:6596:6596) (6158:6158:6158))
        (PORT d[5] (6126:6126:6126) (5891:5891:5891))
        (PORT d[6] (6498:6498:6498) (6010:6010:6010))
        (PORT d[7] (4668:4668:4668) (4647:4647:4647))
        (PORT d[8] (4990:4990:4990) (4869:4869:4869))
        (PORT d[9] (5829:5829:5829) (5425:5425:5425))
        (PORT d[10] (6019:6019:6019) (5583:5583:5583))
        (PORT d[11] (6055:6055:6055) (5993:5993:5993))
        (PORT d[12] (4402:4402:4402) (4197:4197:4197))
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (PORT ena (5412:5412:5412) (5620:5620:5620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4368:4368:4368))
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (PORT ena (5412:5412:5412) (5620:5620:5620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5911:5911:5911) (5438:5438:5438))
        (PORT clk (2821:2821:2821) (2833:2833:2833))
        (PORT ena (5417:5417:5417) (5625:5625:5625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2833:2833:2833))
        (PORT d[0] (5417:5417:5417) (5625:5625:5625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7937:7937:7937) (7551:7551:7551))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (17320:17320:17320) (18504:18504:18504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5812:5812:5812) (5649:5649:5649))
        (PORT d[1] (9364:9364:9364) (8969:8969:8969))
        (PORT d[2] (6933:6933:6933) (6553:6553:6553))
        (PORT d[3] (7623:7623:7623) (7198:7198:7198))
        (PORT d[4] (8966:8966:8966) (8238:8238:8238))
        (PORT d[5] (5957:5957:5957) (5621:5621:5621))
        (PORT d[6] (8756:8756:8756) (8253:8253:8253))
        (PORT d[7] (4671:4671:4671) (4637:4637:4637))
        (PORT d[8] (5375:5375:5375) (5251:5251:5251))
        (PORT d[9] (7933:7933:7933) (7283:7283:7283))
        (PORT d[10] (7753:7753:7753) (7397:7397:7397))
        (PORT d[11] (5786:5786:5786) (5567:5567:5567))
        (PORT d[12] (5335:5335:5335) (5189:5189:5189))
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT ena (17315:17315:17315) (18499:18499:18499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7013:7013:7013) (6704:6704:6704))
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT ena (17315:17315:17315) (18499:18499:18499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8284:8284:8284) (7600:7600:7600))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (17320:17320:17320) (18504:18504:18504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT d[0] (17320:17320:17320) (18504:18504:18504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5826:5826:5826) (5393:5393:5393))
        (PORT clk (2813:2813:2813) (2826:2826:2826))
        (PORT ena (5062:5062:5062) (5240:5240:5240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6339:6339:6339) (6151:6151:6151))
        (PORT d[1] (6303:6303:6303) (5883:5883:5883))
        (PORT d[2] (6405:6405:6405) (5939:5939:5939))
        (PORT d[3] (6561:6561:6561) (6152:6152:6152))
        (PORT d[4] (6230:6230:6230) (5831:5831:5831))
        (PORT d[5] (6104:6104:6104) (5859:5859:5859))
        (PORT d[6] (6177:6177:6177) (5729:5729:5729))
        (PORT d[7] (5078:5078:5078) (5034:5034:5034))
        (PORT d[8] (4603:4603:4603) (4508:4508:4508))
        (PORT d[9] (7035:7035:7035) (6525:6525:6525))
        (PORT d[10] (5674:5674:5674) (5274:5274:5274))
        (PORT d[11] (6160:6160:6160) (6115:6115:6115))
        (PORT d[12] (4862:4862:4862) (4630:4630:4630))
        (PORT clk (2809:2809:2809) (2821:2821:2821))
        (PORT ena (5057:5057:5057) (5235:5235:5235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6077:6077:6077) (5703:5703:5703))
        (PORT clk (2809:2809:2809) (2821:2821:2821))
        (PORT ena (5057:5057:5057) (5235:5235:5235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5527:5527:5527) (5081:5081:5081))
        (PORT clk (2813:2813:2813) (2826:2826:2826))
        (PORT ena (5062:5062:5062) (5240:5240:5240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2826:2826:2826))
        (PORT d[0] (5062:5062:5062) (5240:5240:5240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2827:2827:2827))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1716:1716:1716))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1716:1716:1716))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3374:3374:3374) (3342:3342:3342))
        (PORT datab (5188:5188:5188) (4805:4805:4805))
        (PORT datac (3496:3496:3496) (3350:3350:3350))
        (PORT datad (2459:2459:2459) (2276:2276:2276))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3375:3375:3375) (3343:3343:3343))
        (PORT datab (2342:2342:2342) (2241:2241:2241))
        (PORT datac (2706:2706:2706) (2527:2527:2527))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5863:5863:5863) (5495:5495:5495))
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (PORT ena (7403:7403:7403) (7806:7806:7806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7264:7264:7264) (7032:7032:7032))
        (PORT d[1] (4238:4238:4238) (3950:3950:3950))
        (PORT d[2] (7019:7019:7019) (6535:6535:6535))
        (PORT d[3] (4048:4048:4048) (3793:3793:3793))
        (PORT d[4] (8149:8149:8149) (7590:7590:7590))
        (PORT d[5] (6145:6145:6145) (5852:5852:5852))
        (PORT d[6] (4589:4589:4589) (4265:4265:4265))
        (PORT d[7] (7123:7123:7123) (6961:6961:6961))
        (PORT d[8] (4931:4931:4931) (4807:4807:4807))
        (PORT d[9] (6543:6543:6543) (6128:6128:6128))
        (PORT d[10] (7202:7202:7202) (6709:6709:6709))
        (PORT d[11] (3800:3800:3800) (3607:3607:3607))
        (PORT d[12] (4021:4021:4021) (3797:3797:3797))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (7398:7398:7398) (7801:7801:7801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3414:3414:3414))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (7398:7398:7398) (7801:7801:7801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5521:5521:5521) (5058:5058:5058))
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (PORT ena (7403:7403:7403) (7806:7806:7806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (PORT d[0] (7403:7403:7403) (7806:7806:7806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7200:7200:7200) (6903:6903:6903))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (16209:16209:16209) (17323:17323:17323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (4834:4834:4834))
        (PORT d[1] (9801:9801:9801) (9386:9386:9386))
        (PORT d[2] (8171:8171:8171) (7721:7721:7721))
        (PORT d[3] (9177:9177:9177) (8662:8662:8662))
        (PORT d[4] (10244:10244:10244) (9453:9453:9453))
        (PORT d[5] (7176:7176:7176) (6780:6780:6780))
        (PORT d[6] (9970:9970:9970) (9391:9391:9391))
        (PORT d[7] (6559:6559:6559) (6368:6368:6368))
        (PORT d[8] (6578:6578:6578) (6385:6385:6385))
        (PORT d[9] (9179:9179:9179) (8451:8451:8451))
        (PORT d[10] (8933:8933:8933) (8511:8511:8511))
        (PORT d[11] (4321:4321:4321) (4170:4170:4170))
        (PORT d[12] (6572:6572:6572) (6348:6348:6348))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (16204:16204:16204) (17318:17318:17318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4546:4546:4546))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (16204:16204:16204) (17318:17318:17318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9413:9413:9413) (8649:8649:8649))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (16209:16209:16209) (17323:17323:17323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT d[0] (16209:16209:16209) (17323:17323:17323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5823:5823:5823) (5457:5457:5457))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (7776:7776:7776) (8205:8205:8205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6795:6795:6795) (6589:6589:6589))
        (PORT d[1] (4636:4636:4636) (4318:4318:4318))
        (PORT d[2] (6940:6940:6940) (6460:6460:6460))
        (PORT d[3] (4443:4443:4443) (4158:4158:4158))
        (PORT d[4] (7787:7787:7787) (7254:7254:7254))
        (PORT d[5] (5735:5735:5735) (5467:5467:5467))
        (PORT d[6] (4162:4162:4162) (3865:3865:3865))
        (PORT d[7] (6718:6718:6718) (6585:6585:6585))
        (PORT d[8] (4524:4524:4524) (4422:4422:4422))
        (PORT d[9] (6562:6562:6562) (6141:6141:6141))
        (PORT d[10] (6806:6806:6806) (6337:6337:6337))
        (PORT d[11] (3866:3866:3866) (3682:3682:3682))
        (PORT d[12] (4837:4837:4837) (4543:4543:4543))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (7771:7771:7771) (8200:8200:8200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4473:4473:4473) (4100:4100:4100))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (7771:7771:7771) (8200:8200:8200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5133:5133:5133) (4700:4700:4700))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (7776:7776:7776) (8205:8205:8205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT d[0] (7776:7776:7776) (8205:8205:8205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3372:3372:3372) (3340:3340:3340))
        (PORT datab (3541:3541:3541) (3391:3391:3391))
        (PORT datac (2025:2025:2025) (1980:1980:1980))
        (PORT datad (1154:1154:1154) (1064:1064:1064))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6176:6176:6176) (5702:5702:5702))
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT ena (4683:4683:4683) (4828:4828:4828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6754:6754:6754) (6533:6533:6533))
        (PORT d[1] (5756:5756:5756) (5372:5372:5372))
        (PORT d[2] (5704:5704:5704) (5290:5290:5290))
        (PORT d[3] (5686:5686:5686) (5334:5334:5334))
        (PORT d[4] (6155:6155:6155) (5751:5751:5751))
        (PORT d[5] (6171:6171:6171) (5930:5930:5930))
        (PORT d[6] (6150:6150:6150) (5699:5699:5699))
        (PORT d[7] (5456:5456:5456) (5390:5390:5390))
        (PORT d[8] (4558:4558:4558) (4458:4458:4458))
        (PORT d[9] (5240:5240:5240) (4892:4892:4892))
        (PORT d[10] (5231:5231:5231) (4844:4844:4844))
        (PORT d[11] (6562:6562:6562) (6489:6489:6489))
        (PORT d[12] (4899:4899:4899) (4658:4658:4658))
        (PORT clk (2813:2813:2813) (2827:2827:2827))
        (PORT ena (4678:4678:4678) (4823:4823:4823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8823:8823:8823) (8656:8656:8656))
        (PORT clk (2813:2813:2813) (2827:2827:2827))
        (PORT ena (4678:4678:4678) (4823:4823:4823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5538:5538:5538) (5089:5089:5089))
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT ena (4683:4683:4683) (4828:4828:4828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT d[0] (4683:4683:4683) (4828:4828:4828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3370:3370:3370) (3337:3337:3337))
        (PORT datab (1297:1297:1297) (1178:1178:1178))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (2445:2445:2445) (2261:2261:2261))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4902:4902:4902) (4740:4740:4740))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4467:4467:4467) (4400:4400:4400))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (274:274:274) (299:299:299))
        (PORT datac (4859:4859:4859) (4693:4693:4693))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1236:1236:1236))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (1862:1862:1862) (1738:1738:1738))
        (PORT datad (2803:2803:2803) (2669:2669:2669))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1699:1699:1699))
        (PORT datab (652:652:652) (642:642:642))
        (PORT datad (1331:1331:1331) (1326:1326:1326))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1793:1793:1793))
        (PORT datab (1716:1716:1716) (1598:1598:1598))
        (PORT datac (1147:1147:1147) (1174:1174:1174))
        (PORT datad (1139:1139:1139) (1055:1055:1055))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1300:1300:1300) (1285:1285:1285))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (PORT ena (1645:1645:1645) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (968:968:968))
        (PORT datab (1789:1789:1789) (1661:1661:1661))
        (PORT datac (779:779:779) (768:768:768))
        (PORT datad (2130:2130:2130) (2045:2045:2045))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2331:2331:2331) (2148:2148:2148))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (PORT sload (1418:1418:1418) (1529:1529:1529))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2200:2200:2200) (2110:2110:2110))
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[24\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1171:1171:1171) (1126:1126:1126))
        (PORT datac (1504:1504:1504) (1417:1417:1417))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (981:981:981))
        (PORT datab (1725:1725:1725) (1605:1605:1605))
        (PORT datac (1005:1005:1005) (989:989:989))
        (PORT datad (892:892:892) (830:830:830))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2608:2608:2608) (2401:2401:2401))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2949:2949:2949) (2789:2789:2789))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1633:1633:1633))
        (PORT datab (1282:1282:1282) (1235:1235:1235))
        (PORT datad (294:294:294) (364:364:364))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1077:1077:1077))
        (PORT datab (1690:1690:1690) (1616:1616:1616))
        (PORT datac (1274:1274:1274) (1187:1187:1187))
        (PORT datad (513:513:513) (482:482:482))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2049:2049:2049) (1930:1930:1930))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[13\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1677:1677:1677))
        (PORT datac (3035:3035:3035) (2810:2810:2810))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1485:1485:1485))
        (PORT datab (1151:1151:1151) (1224:1224:1224))
        (PORT datac (819:819:819) (782:782:782))
        (PORT datad (1928:1928:1928) (1785:1785:1785))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT asdata (1989:1989:1989) (1873:1873:1873))
        (PORT clrn (2877:2877:2877) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1131:1131:1131))
        (PORT datab (817:817:817) (782:782:782))
        (PORT datad (3076:3076:3076) (3112:3112:3112))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1463:1463:1463))
        (PORT datab (1373:1373:1373) (1373:1373:1373))
        (PORT datad (587:587:587) (592:592:592))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1307:1307:1307) (1289:1289:1289))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (PORT ena (1645:1645:1645) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[11\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (861:861:861))
        (PORT datab (2172:2172:2172) (2090:2090:2090))
        (PORT datac (1736:1736:1736) (1625:1625:1625))
        (PORT datad (1206:1206:1206) (1176:1176:1176))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1449:1449:1449))
        (PORT datab (1645:1645:1645) (1522:1522:1522))
        (PORT datad (1500:1500:1500) (1372:1372:1372))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (426:426:426))
        (PORT datad (2423:2423:2423) (2292:2292:2292))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[11\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3520:3520:3520) (3283:3283:3283))
        (PORT datac (1555:1555:1555) (1448:1448:1448))
        (PORT datad (895:895:895) (894:894:894))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1117:1117:1117))
        (PORT datab (1963:1963:1963) (1797:1797:1797))
        (PORT datac (1139:1139:1139) (1094:1094:1094))
        (PORT datad (332:332:332) (406:406:406))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2640:2640:2640) (2425:2425:2425))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1232:1232:1232))
        (PORT datab (1858:1858:1858) (1767:1767:1767))
        (PORT datad (302:302:302) (378:378:378))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (436:436:436))
        (PORT datab (1594:1594:1594) (1495:1495:1495))
        (PORT datac (1120:1120:1120) (1026:1026:1026))
        (PORT datad (1225:1225:1225) (1162:1162:1162))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2354:2354:2354))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1977:1977:1977) (1847:1847:1847))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1019:1019:1019) (1064:1064:1064))
        (PORT datad (972:972:972) (994:994:994))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.010\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2346:2346:2346))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1645:1645:1645) (1557:1557:1557))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[15\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1252:1252:1252))
        (PORT datab (4555:4555:4555) (4705:4705:4705))
        (PORT datad (1370:1370:1370) (1321:1321:1321))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1034:1034:1034))
        (PORT datab (947:947:947) (918:918:918))
        (PORT datac (1789:1789:1789) (1737:1737:1737))
        (PORT datad (920:920:920) (910:910:910))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1690:1690:1690))
        (PORT datac (968:968:968) (981:981:981))
        (PORT datad (1325:1325:1325) (1279:1279:1279))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (583:583:583))
        (PORT datab (370:370:370) (450:450:450))
        (PORT datac (450:450:450) (424:424:424))
        (PORT datad (950:950:950) (964:964:964))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (702:702:702) (720:720:720))
        (PORT sload (1596:1596:1596) (1697:1697:1697))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (409:409:409))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2351:2351:2351))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1821:1821:1821) (1797:1797:1797))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2171:2171:2171) (2081:2081:2081))
        (PORT sload (2829:2829:2829) (2726:2726:2726))
        (PORT ena (2049:2049:2049) (1930:1930:1930))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2372:2372:2372))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1815:1815:1815) (1762:1762:1762))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1033:1033:1033))
        (PORT datab (949:949:949) (922:922:922))
        (PORT datac (1786:1786:1786) (1733:1733:1733))
        (PORT datad (550:550:550) (574:574:574))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1458:1458:1458) (1428:1428:1428))
        (PORT datac (1229:1229:1229) (1156:1156:1156))
        (PORT datad (492:492:492) (511:511:511))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (316:316:316))
        (PORT datab (1363:1363:1363) (1374:1374:1374))
        (PORT datac (1254:1254:1254) (1198:1198:1198))
        (PORT datad (322:322:322) (392:392:392))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2345:2345:2345))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1993:1993:1993) (1871:1871:1871))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (382:382:382))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2372:2372:2372))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1815:1815:1815) (1762:1762:1762))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1379:1379:1379) (1372:1372:1372))
        (PORT sload (2829:2829:2829) (2726:2726:2726))
        (PORT ena (2049:2049:2049) (1930:1930:1930))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (869:869:869))
        (PORT datac (1293:1293:1293) (1302:1302:1302))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1258:1258:1258) (1231:1231:1231))
        (PORT datac (1159:1159:1159) (1138:1138:1138))
        (PORT datad (296:296:296) (365:365:365))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (895:895:895))
        (PORT datab (977:977:977) (905:905:905))
        (PORT datac (1615:1615:1615) (1546:1546:1546))
        (PORT datad (550:550:550) (574:574:574))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1625:1625:1625) (1519:1519:1519))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1586:1586:1586))
        (PORT datac (1120:1120:1120) (1064:1064:1064))
        (PORT datad (1331:1331:1331) (1293:1293:1293))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1501:1501:1501))
        (PORT datab (1145:1145:1145) (1217:1217:1217))
        (PORT datac (879:879:879) (817:817:817))
        (PORT datad (1937:1937:1937) (1797:1797:1797))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT asdata (2490:2490:2490) (2399:2399:2399))
        (PORT clrn (2879:2879:2879) (2813:2813:2813))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (421:421:421))
        (PORT datab (842:842:842) (816:816:816))
        (PORT datad (858:858:858) (819:819:819))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1906:1906:1906) (1784:1784:1784))
        (PORT datab (483:483:483) (469:469:469))
        (PORT datac (1226:1226:1226) (1189:1189:1189))
        (PORT datad (2265:2265:2265) (2032:2032:2032))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (812:812:812))
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datad (592:592:592) (598:598:598))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (771:771:771) (845:845:845))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (PORT ena (1645:1645:1645) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[10\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (802:802:802))
        (PORT datab (1525:1525:1525) (1511:1511:1511))
        (PORT datac (1454:1454:1454) (1383:1383:1383))
        (PORT datad (1492:1492:1492) (1449:1449:1449))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (400:400:400))
        (PORT datab (1620:1620:1620) (1451:1451:1451))
        (PORT datac (1188:1188:1188) (1151:1151:1151))
        (PORT datad (624:624:624) (673:673:673))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1730:1730:1730))
        (PORT datab (1264:1264:1264) (1223:1223:1223))
        (PORT datac (1956:1956:1956) (1844:1844:1844))
        (PORT datad (2365:2365:2365) (2222:2222:2222))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1016:1016:1016))
        (PORT datab (2616:2616:2616) (2400:2400:2400))
        (PORT datad (249:249:249) (275:275:275))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (805:805:805))
        (PORT datab (753:753:753) (675:675:675))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (947:947:947) (964:964:964))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2418:2418:2418))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1332:1332:1332) (1304:1304:1304))
        (PORT clrn (2404:2404:2404) (2353:2353:2353))
        (PORT sclr (2150:2150:2150) (2060:2060:2060))
        (PORT sload (2283:2283:2283) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (947:947:947))
        (PORT datab (1336:1336:1336) (1301:1301:1301))
        (PORT datac (914:914:914) (912:912:912))
        (PORT datad (1303:1303:1303) (1279:1279:1279))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4109:4109:4109))
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (PORT ena (13072:13072:13072) (14002:14002:14002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5910:5910:5910) (5707:5707:5707))
        (PORT d[1] (10319:10319:10319) (9600:9600:9600))
        (PORT d[2] (10535:10535:10535) (10154:10154:10154))
        (PORT d[3] (8281:8281:8281) (7891:7891:7891))
        (PORT d[4] (7355:7355:7355) (6925:6925:6925))
        (PORT d[5] (7450:7450:7450) (6807:6807:6807))
        (PORT d[6] (8371:8371:8371) (8091:8091:8091))
        (PORT d[7] (4249:4249:4249) (4150:4150:4150))
        (PORT d[8] (5853:5853:5853) (5732:5732:5732))
        (PORT d[9] (4634:4634:4634) (4519:4519:4519))
        (PORT d[10] (7108:7108:7108) (6856:6856:6856))
        (PORT d[11] (6906:6906:6906) (6740:6740:6740))
        (PORT d[12] (6989:6989:6989) (6530:6530:6530))
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (PORT ena (13067:13067:13067) (13997:13997:13997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6443:6443:6443) (6485:6485:6485))
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (PORT ena (13067:13067:13067) (13997:13997:13997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6103:6103:6103) (5960:5960:5960))
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (PORT ena (13072:13072:13072) (14002:14002:14002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (PORT d[0] (13072:13072:13072) (14002:14002:14002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (3580:3580:3580))
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (PORT ena (11488:11488:11488) (12122:12122:12122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2764:2764:2764))
        (PORT d[1] (3704:3704:3704) (3432:3432:3432))
        (PORT d[2] (5840:5840:5840) (5454:5454:5454))
        (PORT d[3] (2358:2358:2358) (2167:2167:2167))
        (PORT d[4] (2679:2679:2679) (2487:2487:2487))
        (PORT d[5] (3098:3098:3098) (2908:2908:2908))
        (PORT d[6] (1842:1842:1842) (1676:1676:1676))
        (PORT d[7] (4141:4141:4141) (4029:4029:4029))
        (PORT d[8] (2268:2268:2268) (2080:2080:2080))
        (PORT d[9] (5512:5512:5512) (5212:5212:5212))
        (PORT d[10] (5028:5028:5028) (4665:4665:4665))
        (PORT d[11] (1620:1620:1620) (1510:1510:1510))
        (PORT d[12] (1543:1543:1543) (1428:1428:1428))
        (PORT clk (2803:2803:2803) (2820:2820:2820))
        (PORT ena (11483:11483:11483) (12117:12117:12117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (4865:4865:4865))
        (PORT clk (2803:2803:2803) (2820:2820:2820))
        (PORT ena (11483:11483:11483) (12117:12117:12117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1008:1008:1008))
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (PORT ena (11488:11488:11488) (12122:12122:12122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (PORT d[0] (11488:11488:11488) (12122:12122:12122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2311:2311:2311) (2206:2206:2206))
        (PORT datac (3231:3231:3231) (3225:3225:3225))
        (PORT datad (1103:1103:1103) (977:977:977))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1158:1158:1158))
        (PORT clk (2829:2829:2829) (2844:2844:2844))
        (PORT ena (6966:6966:6966) (7381:7381:7381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1372:1372:1372))
        (PORT d[1] (1725:1725:1725) (1603:1603:1603))
        (PORT d[2] (4357:4357:4357) (4014:4014:4014))
        (PORT d[3] (2359:2359:2359) (2157:2157:2157))
        (PORT d[4] (3550:3550:3550) (3277:3277:3277))
        (PORT d[5] (1693:1693:1693) (1593:1593:1593))
        (PORT d[6] (5008:5008:5008) (4608:4608:4608))
        (PORT d[7] (8162:8162:8162) (8039:8039:8039))
        (PORT d[8] (3434:3434:3434) (3208:3208:3208))
        (PORT d[9] (3212:3212:3212) (3000:3000:3000))
        (PORT d[10] (6035:6035:6035) (5506:5506:5506))
        (PORT d[11] (2830:2830:2830) (2598:2598:2598))
        (PORT d[12] (4325:4325:4325) (3987:3987:3987))
        (PORT clk (2825:2825:2825) (2839:2839:2839))
        (PORT ena (6961:6961:6961) (7376:7376:7376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1136:1136:1136))
        (PORT clk (2825:2825:2825) (2839:2839:2839))
        (PORT ena (6961:6961:6961) (7376:7376:7376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1732:1732:1732))
        (PORT clk (2829:2829:2829) (2844:2844:2844))
        (PORT ena (6966:6966:6966) (7381:7381:7381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2844:2844:2844))
        (PORT d[0] (6966:6966:6966) (7381:7381:7381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1734:1734:1734))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1734:1734:1734))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4086:4086:4086))
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT ena (12406:12406:12406) (13140:13140:13140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4938:4938:4938) (4652:4652:4652))
        (PORT d[1] (10460:10460:10460) (9797:9797:9797))
        (PORT d[2] (10079:10079:10079) (9482:9482:9482))
        (PORT d[3] (11318:11318:11318) (10690:10690:10690))
        (PORT d[4] (7602:7602:7602) (7089:7089:7089))
        (PORT d[5] (3597:3597:3597) (3286:3286:3286))
        (PORT d[6] (10856:10856:10856) (10119:10119:10119))
        (PORT d[7] (5379:5379:5379) (5198:5198:5198))
        (PORT d[8] (5674:5674:5674) (5439:5439:5439))
        (PORT d[9] (4985:4985:4985) (4791:4791:4791))
        (PORT d[10] (5053:5053:5053) (4854:4854:4854))
        (PORT d[11] (5630:5630:5630) (5365:5365:5365))
        (PORT d[12] (7468:7468:7468) (7101:7101:7101))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (12401:12401:12401) (13135:13135:13135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5880:5880:5880) (5381:5381:5381))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (12401:12401:12401) (13135:13135:13135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2491:2491:2491))
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT ena (12406:12406:12406) (13140:13140:13140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT d[0] (12406:12406:12406) (13140:13140:13140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3280:3280:3280) (3275:3275:3275))
        (PORT datac (2552:2552:2552) (2372:2372:2372))
        (PORT datad (1543:1543:1543) (1391:1391:1391))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (5169:5169:5169) (4930:4930:4930))
        (PORT datac (2566:2566:2566) (2416:2416:2416))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4111:4111:4111))
        (PORT clk (2783:2783:2783) (2801:2801:2801))
        (PORT ena (12000:12000:12000) (12713:12713:12713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4844:4844:4844) (4567:4567:4567))
        (PORT d[1] (9441:9441:9441) (8767:8767:8767))
        (PORT d[2] (10497:10497:10497) (10078:10078:10078))
        (PORT d[3] (10815:10815:10815) (10364:10364:10364))
        (PORT d[4] (7963:7963:7963) (7359:7359:7359))
        (PORT d[5] (3693:3693:3693) (3375:3375:3375))
        (PORT d[6] (8220:8220:8220) (7837:7837:7837))
        (PORT d[7] (3406:3406:3406) (3298:3298:3298))
        (PORT d[8] (7301:7301:7301) (6980:6980:6980))
        (PORT d[9] (4633:4633:4633) (4464:4464:4464))
        (PORT d[10] (6990:6990:6990) (6671:6671:6671))
        (PORT d[11] (6404:6404:6404) (6092:6092:6092))
        (PORT d[12] (7472:7472:7472) (6924:6924:6924))
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (PORT ena (11995:11995:11995) (12708:12708:12708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5516:5516:5516) (4992:4992:4992))
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (PORT ena (11995:11995:11995) (12708:12708:12708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2515:2515:2515))
        (PORT clk (2783:2783:2783) (2801:2801:2801))
        (PORT ena (12000:12000:12000) (12713:12713:12713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2801:2801:2801))
        (PORT d[0] (12000:12000:12000) (12713:12713:12713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (2987:2987:2987))
        (PORT clk (2780:2780:2780) (2797:2797:2797))
        (PORT ena (9932:9932:9932) (10514:10514:10514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1308:1308:1308))
        (PORT d[1] (8995:8995:8995) (8533:8533:8533))
        (PORT d[2] (8631:8631:8631) (8162:8162:8162))
        (PORT d[3] (3232:3232:3232) (2977:2977:2977))
        (PORT d[4] (3192:3192:3192) (2942:2942:2942))
        (PORT d[5] (2116:2116:2116) (1989:1989:1989))
        (PORT d[6] (8101:8101:8101) (7604:7604:7604))
        (PORT d[7] (1738:1738:1738) (1626:1626:1626))
        (PORT d[8] (6363:6363:6363) (6046:6046:6046))
        (PORT d[9] (4579:4579:4579) (4365:4365:4365))
        (PORT d[10] (3942:3942:3942) (3639:3639:3639))
        (PORT d[11] (7420:7420:7420) (7055:7055:7055))
        (PORT d[12] (5058:5058:5058) (4678:4678:4678))
        (PORT clk (2776:2776:2776) (2792:2792:2792))
        (PORT ena (9927:9927:9927) (10509:10509:10509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3789:3789:3789))
        (PORT clk (2776:2776:2776) (2792:2792:2792))
        (PORT ena (9927:9927:9927) (10509:10509:10509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6720:6720:6720) (6430:6430:6430))
        (PORT clk (2780:2780:2780) (2797:2797:2797))
        (PORT ena (9932:9932:9932) (10514:10514:10514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2797:2797:2797))
        (PORT d[0] (9932:9932:9932) (10514:10514:10514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4856:4856:4856) (4563:4563:4563))
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT ena (13454:13454:13454) (14398:14398:14398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (3855:3855:3855))
        (PORT d[1] (11067:11067:11067) (10315:10315:10315))
        (PORT d[2] (10907:10907:10907) (10503:10503:10503))
        (PORT d[3] (9078:9078:9078) (8646:8646:8646))
        (PORT d[4] (7833:7833:7833) (7382:7382:7382))
        (PORT d[5] (8267:8267:8267) (7571:7571:7571))
        (PORT d[6] (9207:9207:9207) (8880:8880:8880))
        (PORT d[7] (4677:4677:4677) (4554:4554:4554))
        (PORT d[8] (6268:6268:6268) (6152:6152:6152))
        (PORT d[9] (5105:5105:5105) (4970:4970:4970))
        (PORT d[10] (8273:8273:8273) (7945:7945:7945))
        (PORT d[11] (6844:6844:6844) (6545:6545:6545))
        (PORT d[12] (7799:7799:7799) (7279:7279:7279))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (13449:13449:13449) (14393:14393:14393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7477:7477:7477) (7192:7192:7192))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (13449:13449:13449) (14393:14393:14393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6515:6515:6515) (6352:6352:6352))
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT ena (13454:13454:13454) (14398:14398:14398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT d[0] (13454:13454:13454) (14398:14398:14398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4677:4677:4677) (4261:4261:4261))
        (PORT clk (2809:2809:2809) (2828:2828:2828))
        (PORT ena (11489:11489:11489) (12123:12123:12123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (2760:2760:2760))
        (PORT d[1] (3705:3705:3705) (3433:3433:3433))
        (PORT d[2] (5820:5820:5820) (5434:5434:5434))
        (PORT d[3] (2393:2393:2393) (2200:2200:2200))
        (PORT d[4] (5935:5935:5935) (5524:5524:5524))
        (PORT d[5] (3091:3091:3091) (2900:2900:2900))
        (PORT d[6] (3354:3354:3354) (3102:3102:3102))
        (PORT d[7] (4101:4101:4101) (3993:3993:3993))
        (PORT d[8] (2229:2229:2229) (2041:2041:2041))
        (PORT d[9] (1533:1533:1533) (1420:1420:1420))
        (PORT d[10] (5087:5087:5087) (4720:4720:4720))
        (PORT d[11] (1259:1259:1259) (1178:1178:1178))
        (PORT d[12] (1543:1543:1543) (1431:1431:1431))
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (PORT ena (11484:11484:11484) (12118:12118:12118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2213:2213:2213))
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (PORT ena (11484:11484:11484) (12118:12118:12118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3319:3319:3319))
        (PORT clk (2809:2809:2809) (2828:2828:2828))
        (PORT ena (11489:11489:11489) (12123:12123:12123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2828:2828:2828))
        (PORT d[0] (11489:11489:11489) (12123:12123:12123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2611:2611:2611) (2464:2464:2464))
        (PORT datab (3362:3362:3362) (2941:2941:2941))
        (PORT datac (3229:3229:3229) (3223:3223:3223))
        (PORT datad (1364:1364:1364) (1230:1230:1230))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1443:1443:1443))
        (PORT datab (3268:3268:3268) (2901:2901:2901))
        (PORT datac (3226:3226:3226) (3220:3220:3220))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5662:5662:5662) (5304:5304:5304))
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT ena (14221:14221:14221) (15220:15220:15220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5235:5235:5235) (4931:4931:4931))
        (PORT d[1] (11888:11888:11888) (11360:11360:11360))
        (PORT d[2] (10625:10625:10625) (10043:10043:10043))
        (PORT d[3] (11210:11210:11210) (10595:10595:10595))
        (PORT d[4] (12424:12424:12424) (11524:11524:11524))
        (PORT d[5] (9143:9143:9143) (8625:8625:8625))
        (PORT d[6] (12074:12074:12074) (11363:11363:11363))
        (PORT d[7] (4381:4381:4381) (4286:4286:4286))
        (PORT d[8] (8627:8627:8627) (8317:8317:8317))
        (PORT d[9] (5501:5501:5501) (5342:5342:5342))
        (PORT d[10] (11307:11307:11307) (10753:10753:10753))
        (PORT d[11] (6055:6055:6055) (5809:5809:5809))
        (PORT d[12] (8633:8633:8633) (8298:8298:8298))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (14216:14216:14216) (15215:15215:15215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5913:5913:5913) (5749:5749:5749))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (14216:14216:14216) (15215:15215:15215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6536:6536:6536) (6394:6394:6394))
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT ena (14221:14221:14221) (15220:15220:15220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT d[0] (14221:14221:14221) (15220:15220:15220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (3593:3593:3593))
        (PORT clk (2753:2753:2753) (2770:2770:2770))
        (PORT ena (11569:11569:11569) (12265:12265:12265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5417:5417:5417) (5090:5090:5090))
        (PORT d[1] (9031:9031:9031) (8375:8375:8375))
        (PORT d[2] (9740:9740:9740) (9390:9390:9390))
        (PORT d[3] (9998:9998:9998) (9609:9609:9609))
        (PORT d[4] (7506:7506:7506) (6947:6947:6947))
        (PORT d[5] (3584:3584:3584) (3279:3279:3279))
        (PORT d[6] (7410:7410:7410) (7075:7075:7075))
        (PORT d[7] (2969:2969:2969) (2888:2888:2888))
        (PORT d[8] (6493:6493:6493) (6224:6224:6224))
        (PORT d[9] (4589:4589:4589) (4421:4421:4421))
        (PORT d[10] (6254:6254:6254) (5981:5981:5981))
        (PORT d[11] (8279:8279:8279) (8065:8065:8065))
        (PORT d[12] (7074:7074:7074) (6551:6551:6551))
        (PORT clk (2749:2749:2749) (2765:2765:2765))
        (PORT ena (11564:11564:11564) (12260:12260:12260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6142:6142:6142) (5816:5816:5816))
        (PORT clk (2749:2749:2749) (2765:2765:2765))
        (PORT ena (11564:11564:11564) (12260:12260:12260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6045:6045:6045) (5823:5823:5823))
        (PORT clk (2753:2753:2753) (2770:2770:2770))
        (PORT ena (11569:11569:11569) (12265:12265:12265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2770:2770:2770))
        (PORT d[0] (11569:11569:11569) (12265:12265:12265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4549:4549:4549))
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (PORT ena (13837:13837:13837) (14813:14813:14813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (3908:3908:3908))
        (PORT d[1] (11070:11070:11070) (10320:10320:10320))
        (PORT d[2] (11048:11048:11048) (10438:10438:10438))
        (PORT d[3] (9113:9113:9113) (8678:8678:8678))
        (PORT d[4] (8228:8228:8228) (7744:7744:7744))
        (PORT d[5] (8267:8267:8267) (7572:7572:7572))
        (PORT d[6] (9214:9214:9214) (8887:8887:8887))
        (PORT d[7] (4798:4798:4798) (4676:4676:4676))
        (PORT d[8] (6591:6591:6591) (6451:6451:6451))
        (PORT d[9] (5103:5103:5103) (4971:4971:4971))
        (PORT d[10] (8353:8353:8353) (8024:8024:8024))
        (PORT d[11] (6498:6498:6498) (6222:6222:6222))
        (PORT d[12] (8174:8174:8174) (7633:7633:7633))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (13832:13832:13832) (14808:14808:14808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6289:6289:6289) (6037:6037:6037))
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (PORT ena (13832:13832:13832) (14808:14808:14808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6133:6133:6133) (6041:6041:6041))
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (PORT ena (13837:13837:13837) (14813:14813:14813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2824:2824:2824))
        (PORT d[0] (13837:13837:13837) (14813:14813:14813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4332:4332:4332) (4056:4056:4056))
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (PORT ena (12379:12379:12379) (13117:13117:13117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (4645:4645:4645))
        (PORT d[1] (9814:9814:9814) (9116:9116:9116))
        (PORT d[2] (10493:10493:10493) (9869:9869:9869))
        (PORT d[3] (11261:11261:11261) (10774:10774:10774))
        (PORT d[4] (7994:7994:7994) (7451:7451:7451))
        (PORT d[5] (3645:3645:3645) (3328:3328:3328))
        (PORT d[6] (8580:8580:8580) (8165:8165:8165))
        (PORT d[7] (3864:3864:3864) (3723:3723:3723))
        (PORT d[8] (6075:6075:6075) (5813:5813:5813))
        (PORT d[9] (3235:3235:3235) (2950:2950:2950))
        (PORT d[10] (5478:5478:5478) (5243:5243:5243))
        (PORT d[11] (6039:6039:6039) (5752:5752:5752))
        (PORT d[12] (3145:3145:3145) (2878:2878:2878))
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (PORT ena (12374:12374:12374) (13112:13112:13112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4461:4461:4461))
        (PORT clk (2786:2786:2786) (2803:2803:2803))
        (PORT ena (12374:12374:12374) (13112:13112:13112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (2801:2801:2801))
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (PORT ena (12379:12379:12379) (13117:13117:13117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (PORT d[0] (12379:12379:12379) (13117:13117:13117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1546:1546:1546))
        (PORT datab (3278:3278:3278) (3272:3272:3272))
        (PORT datac (2564:2564:2564) (2413:2413:2413))
        (PORT datad (1140:1140:1140) (1022:1022:1022))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3295:3295:3295) (2907:2907:2907))
        (PORT datab (3275:3275:3275) (3268:3268:3268))
        (PORT datac (1900:1900:1900) (1740:1740:1740))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (312:312:312))
        (PORT datab (5171:5171:5171) (4932:4932:4932))
        (PORT datac (236:236:236) (263:263:263))
        (PORT datad (3740:3740:3740) (3566:3566:3566))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (309:309:309))
        (PORT datab (3800:3800:3800) (3614:3614:3614))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1318:1318:1318))
        (PORT datab (1460:1460:1460) (1459:1459:1459))
        (PORT datac (277:277:277) (313:313:313))
        (PORT datad (1914:1914:1914) (1753:1753:1753))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT asdata (760:760:760) (829:829:829))
        (PORT clrn (2373:2373:2373) (2323:2323:2323))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1671:1671:1671) (1596:1596:1596))
        (PORT datac (2048:2048:2048) (1992:1992:1992))
        (PORT datad (294:294:294) (364:364:364))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (770:770:770))
        (PORT datab (2052:2052:2052) (1836:1836:1836))
        (PORT datac (877:877:877) (836:836:836))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2270:2270:2270) (2068:2068:2068))
        (PORT datab (650:650:650) (641:641:641))
        (PORT datad (1330:1330:1330) (1325:1325:1325))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1310:1310:1310) (1288:1288:1288))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (PORT ena (1645:1645:1645) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (838:838:838))
        (PORT datab (2173:2173:2173) (2090:2090:2090))
        (PORT datac (1737:1737:1737) (1627:1627:1627))
        (PORT datad (320:320:320) (391:391:391))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1006:1006:1006))
        (PORT datab (1944:1944:1944) (1740:1740:1740))
        (PORT datad (1529:1529:1529) (1395:1395:1395))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2396:2396:2396) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (971:971:971) (974:974:974))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4223:4223:4223) (4162:4162:4162))
        (PORT datab (4757:4757:4757) (4415:4415:4415))
        (PORT datac (5384:5384:5384) (5301:5301:5301))
        (PORT datad (5018:5018:5018) (4902:4902:4902))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4748:4748:4748) (4476:4476:4476))
        (PORT clk (2779:2779:2779) (2794:2794:2794))
        (PORT ena (14860:14860:14860) (15689:15689:15689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6407:6407:6407) (5984:5984:5984))
        (PORT d[1] (8548:8548:8548) (8073:8073:8073))
        (PORT d[2] (8679:8679:8679) (8272:8272:8272))
        (PORT d[3] (7012:7012:7012) (6423:6423:6423))
        (PORT d[4] (6117:6117:6117) (5849:5849:5849))
        (PORT d[5] (6204:6204:6204) (5968:5968:5968))
        (PORT d[6] (8602:8602:8602) (8168:8168:8168))
        (PORT d[7] (7315:7315:7315) (6641:6641:6641))
        (PORT d[8] (6146:6146:6146) (5964:5964:5964))
        (PORT d[9] (5862:5862:5862) (5637:5637:5637))
        (PORT d[10] (8234:8234:8234) (7826:7826:7826))
        (PORT d[11] (6498:6498:6498) (6137:6137:6137))
        (PORT d[12] (6442:6442:6442) (6144:6144:6144))
        (PORT clk (2775:2775:2775) (2789:2789:2789))
        (PORT ena (14855:14855:14855) (15684:15684:15684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6101:6101:6101) (5533:5533:5533))
        (PORT clk (2775:2775:2775) (2789:2789:2789))
        (PORT ena (14855:14855:14855) (15684:15684:15684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7131:7131:7131) (6622:6622:6622))
        (PORT clk (2779:2779:2779) (2794:2794:2794))
        (PORT ena (14860:14860:14860) (15689:15689:15689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2794:2794:2794))
        (PORT d[0] (14860:14860:14860) (15689:15689:15689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (4803:4803:4803))
        (PORT clk (2782:2782:2782) (2802:2802:2802))
        (PORT ena (15747:15747:15747) (16599:16599:16599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7240:7240:7240) (6800:6800:6800))
        (PORT d[1] (9118:9118:9118) (8645:8645:8645))
        (PORT d[2] (7931:7931:7931) (7415:7415:7415))
        (PORT d[3] (9118:9118:9118) (8801:8801:8801))
        (PORT d[4] (6571:6571:6571) (6333:6333:6333))
        (PORT d[5] (6618:6618:6618) (6407:6407:6407))
        (PORT d[6] (9021:9021:9021) (8613:8613:8613))
        (PORT d[7] (8803:8803:8803) (7936:7936:7936))
        (PORT d[8] (5019:5019:5019) (4953:4953:4953))
        (PORT d[9] (6540:6540:6540) (6289:6289:6289))
        (PORT d[10] (7435:7435:7435) (7066:7066:7066))
        (PORT d[11] (6949:6949:6949) (6627:6627:6627))
        (PORT d[12] (6133:6133:6133) (5915:5915:5915))
        (PORT clk (2778:2778:2778) (2797:2797:2797))
        (PORT ena (15742:15742:15742) (16594:16594:16594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6491:6491:6491) (6049:6049:6049))
        (PORT clk (2778:2778:2778) (2797:2797:2797))
        (PORT ena (15742:15742:15742) (16594:16594:16594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6338:6338:6338) (5933:5933:5933))
        (PORT clk (2782:2782:2782) (2802:2802:2802))
        (PORT ena (15747:15747:15747) (16599:16599:16599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2802:2802:2802))
        (PORT d[0] (15747:15747:15747) (16599:16599:16599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (925:925:925))
        (PORT datab (5080:5080:5080) (4948:4948:4948))
        (PORT datac (2963:2963:2963) (2629:2629:2629))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (5105:5105:5105))
        (PORT clk (2779:2779:2779) (2794:2794:2794))
        (PORT ena (14507:14507:14507) (15323:15323:15323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8315:8315:8315) (7703:7703:7703))
        (PORT d[1] (9373:9373:9373) (8850:8850:8850))
        (PORT d[2] (9473:9473:9473) (8997:8997:8997))
        (PORT d[3] (7845:7845:7845) (7180:7180:7180))
        (PORT d[4] (6349:6349:6349) (6037:6037:6037))
        (PORT d[5] (6203:6203:6203) (5970:5970:5970))
        (PORT d[6] (9031:9031:9031) (8575:8575:8575))
        (PORT d[7] (8111:8111:8111) (7393:7393:7393))
        (PORT d[8] (6935:6935:6935) (6704:6704:6704))
        (PORT d[9] (5431:5431:5431) (5181:5181:5181))
        (PORT d[10] (9020:9020:9020) (8563:8563:8563))
        (PORT d[11] (6111:6111:6111) (5779:5779:5779))
        (PORT d[12] (7231:7231:7231) (6890:6890:6890))
        (PORT clk (2775:2775:2775) (2789:2789:2789))
        (PORT ena (14502:14502:14502) (15318:15318:15318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4082:4082:4082))
        (PORT clk (2775:2775:2775) (2789:2789:2789))
        (PORT ena (14502:14502:14502) (15318:15318:15318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7507:7507:7507) (6975:6975:6975))
        (PORT clk (2779:2779:2779) (2794:2794:2794))
        (PORT ena (14507:14507:14507) (15323:15323:15323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2794:2794:2794))
        (PORT d[0] (14507:14507:14507) (15323:15323:15323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4488:4488:4488))
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (PORT ena (14882:14882:14882) (15722:15722:15722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7574:7574:7574) (7039:7039:7039))
        (PORT d[1] (8515:8515:8515) (8041:8041:8041))
        (PORT d[2] (8663:8663:8663) (8259:8259:8259))
        (PORT d[3] (6600:6600:6600) (6049:6049:6049))
        (PORT d[4] (6107:6107:6107) (5840:5840:5840))
        (PORT d[5] (6168:6168:6168) (5932:5932:5932))
        (PORT d[6] (8459:8459:8459) (8023:8023:8023))
        (PORT d[7] (7316:7316:7316) (6642:6642:6642))
        (PORT d[8] (6483:6483:6483) (6280:6280:6280))
        (PORT d[9] (5872:5872:5872) (5648:5648:5648))
        (PORT d[10] (6512:6512:6512) (6159:6159:6159))
        (PORT d[11] (6143:6143:6143) (5816:5816:5816))
        (PORT d[12] (6483:6483:6483) (6182:6182:6182))
        (PORT clk (2766:2766:2766) (2782:2782:2782))
        (PORT ena (14877:14877:14877) (15717:15717:15717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6680:6680:6680) (6674:6674:6674))
        (PORT clk (2766:2766:2766) (2782:2782:2782))
        (PORT ena (14877:14877:14877) (15717:15717:15717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7138:7138:7138) (6630:6630:6630))
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (PORT ena (14882:14882:14882) (15722:15722:15722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (PORT d[0] (14882:14882:14882) (15722:15722:15722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (857:857:857))
        (PORT datab (5081:5081:5081) (4950:4950:4950))
        (PORT datac (895:895:895) (849:849:849))
        (PORT datad (4699:4699:4699) (4371:4371:4371))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (4760:4760:4760) (4419:4419:4419))
        (PORT datac (5383:5383:5383) (5299:5299:5299))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2591:2591:2591))
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (PORT ena (4684:4684:4684) (4933:4933:4933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (2933:2933:2933))
        (PORT d[1] (9574:9574:9574) (9007:9007:9007))
        (PORT d[2] (6197:6197:6197) (5762:5762:5762))
        (PORT d[3] (3858:3858:3858) (3554:3554:3554))
        (PORT d[4] (5563:5563:5563) (5247:5247:5247))
        (PORT d[5] (8667:8667:8667) (8330:8330:8330))
        (PORT d[6] (9244:9244:9244) (8692:8692:8692))
        (PORT d[7] (6452:6452:6452) (6414:6414:6414))
        (PORT d[8] (6417:6417:6417) (6089:6089:6089))
        (PORT d[9] (5788:5788:5788) (5449:5449:5449))
        (PORT d[10] (7388:7388:7388) (6986:6986:6986))
        (PORT d[11] (6364:6364:6364) (5894:5894:5894))
        (PORT d[12] (4442:4442:4442) (4255:4255:4255))
        (PORT clk (2817:2817:2817) (2833:2833:2833))
        (PORT ena (4679:4679:4679) (4928:4928:4928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (2957:2957:2957))
        (PORT clk (2817:2817:2817) (2833:2833:2833))
        (PORT ena (4679:4679:4679) (4928:4928:4928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4319:4319:4319))
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (PORT ena (4684:4684:4684) (4933:4933:4933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (PORT d[0] (4684:4684:4684) (4933:4933:4933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1728:1728:1728))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1728:1728:1728))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5213:5213:5213) (4866:4866:4866))
        (PORT clk (2789:2789:2789) (2808:2808:2808))
        (PORT ena (7775:7775:7775) (8204:8204:8204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6826:6826:6826) (6620:6620:6620))
        (PORT d[1] (4639:4639:4639) (4328:4328:4328))
        (PORT d[2] (6992:6992:6992) (6518:6518:6518))
        (PORT d[3] (4041:4041:4041) (3784:3784:3784))
        (PORT d[4] (7767:7767:7767) (7247:7247:7247))
        (PORT d[5] (5736:5736:5736) (5468:5468:5468))
        (PORT d[6] (4212:4212:4212) (3902:3902:3902))
        (PORT d[7] (6719:6719:6719) (6586:6586:6586))
        (PORT d[8] (5259:5259:5259) (5109:5109:5109))
        (PORT d[9] (6579:6579:6579) (6156:6156:6156))
        (PORT d[10] (6102:6102:6102) (5729:5729:5729))
        (PORT d[11] (3819:3819:3819) (3635:3635:3635))
        (PORT d[12] (4801:4801:4801) (4513:4513:4513))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (7770:7770:7770) (8199:8199:8199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3258:3258:3258))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (7770:7770:7770) (8199:8199:8199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (4708:4708:4708))
        (PORT clk (2789:2789:2789) (2808:2808:2808))
        (PORT ena (7775:7775:7775) (8204:8204:8204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2808:2808:2808))
        (PORT d[0] (7775:7775:7775) (8204:8204:8204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5231:5231:5231) (4876:4876:4876))
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT ena (7794:7794:7794) (8216:8216:8216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (4794:4794:4794))
        (PORT d[1] (4652:4652:4652) (4342:4342:4342))
        (PORT d[2] (6627:6627:6627) (6170:6170:6170))
        (PORT d[3] (4470:4470:4470) (4194:4194:4194))
        (PORT d[4] (7809:7809:7809) (7266:7266:7266))
        (PORT d[5] (5687:5687:5687) (5420:5420:5420))
        (PORT d[6] (6939:6939:6939) (6438:6438:6438))
        (PORT d[7] (7019:7019:7019) (6864:6864:6864))
        (PORT d[8] (4523:4523:4523) (4422:4422:4422))
        (PORT d[9] (6133:6133:6133) (5743:5743:5743))
        (PORT d[10] (6462:6462:6462) (6012:6012:6012))
        (PORT d[11] (3827:3827:3827) (3644:3644:3644))
        (PORT d[12] (4420:4420:4420) (4166:4166:4166))
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (PORT ena (7789:7789:7789) (8211:8211:8211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5938:5938:5938) (5510:5510:5510))
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (PORT ena (7789:7789:7789) (8211:8211:8211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (3991:3991:3991))
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT ena (7794:7794:7794) (8216:8216:8216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT d[0] (7794:7794:7794) (8216:8216:8216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4469:4469:4469) (4131:4131:4131))
        (PORT clk (2789:2789:2789) (2808:2808:2808))
        (PORT ena (8533:8533:8533) (9005:9005:9005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6392:6392:6392) (6214:6214:6214))
        (PORT d[1] (5447:5447:5447) (5088:5088:5088))
        (PORT d[2] (6498:6498:6498) (6026:6026:6026))
        (PORT d[3] (4875:4875:4875) (4577:4577:4577))
        (PORT d[4] (7009:7009:7009) (6527:6527:6527))
        (PORT d[5] (5679:5679:5679) (5409:5409:5409))
        (PORT d[6] (4996:4996:4996) (4637:4637:4637))
        (PORT d[7] (5880:5880:5880) (5792:5792:5792))
        (PORT d[8] (4528:4528:4528) (4422:4422:4422))
        (PORT d[9] (5707:5707:5707) (5333:5333:5333))
        (PORT d[10] (6044:6044:6044) (5623:5623:5623))
        (PORT d[11] (6960:6960:6960) (6870:6870:6870))
        (PORT d[12] (5310:5310:5310) (5043:5043:5043))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (8528:8528:8528) (9000:9000:9000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5334:5334:5334))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (8528:8528:8528) (9000:9000:9000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4452:4452:4452))
        (PORT clk (2789:2789:2789) (2808:2808:2808))
        (PORT ena (8533:8533:8533) (9005:9005:9005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2808:2808:2808))
        (PORT d[0] (8533:8533:8533) (9005:9005:9005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1698:1698:1698))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3379:3379:3379) (3349:3349:3349))
        (PORT datab (1291:1291:1291) (1189:1189:1189))
        (PORT datac (3500:3500:3500) (3354:3354:3354))
        (PORT datad (1598:1598:1598) (1474:1474:1474))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3373:3373:3373) (3341:3341:3341))
        (PORT datab (1860:1860:1860) (1656:1656:1656))
        (PORT datac (812:812:812) (743:743:743))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6135:6135:6135) (5894:5894:5894))
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT ena (12923:12923:12923) (13581:13581:13581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8552:8552:8552) (8093:8093:8093))
        (PORT d[1] (12709:12709:12709) (11978:11978:11978))
        (PORT d[2] (10742:10742:10742) (10081:10081:10081))
        (PORT d[3] (9094:9094:9094) (8740:8740:8740))
        (PORT d[4] (8626:8626:8626) (8289:8289:8289))
        (PORT d[5] (8743:8743:8743) (8400:8400:8400))
        (PORT d[6] (11088:11088:11088) (10561:10561:10561))
        (PORT d[7] (11238:11238:11238) (10220:10220:10220))
        (PORT d[8] (6733:6733:6733) (6605:6605:6605))
        (PORT d[9] (5126:5126:5126) (5019:5019:5019))
        (PORT d[10] (10100:10100:10100) (9541:9541:9541))
        (PORT d[11] (9154:9154:9154) (8673:8673:8673))
        (PORT d[12] (8615:8615:8615) (8249:8249:8249))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (12918:12918:12918) (13576:13576:13576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5730:5730:5730) (5621:5621:5621))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (12918:12918:12918) (13576:13576:13576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5775:5775:5775) (5595:5595:5595))
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT ena (12923:12923:12923) (13581:13581:13581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (PORT d[0] (12923:12923:12923) (13581:13581:13581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2246:2246:2246))
        (PORT clk (2841:2841:2841) (2858:2858:2858))
        (PORT ena (5119:5119:5119) (5378:5378:5378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2142:2142:2142))
        (PORT d[1] (10338:10338:10338) (9720:9720:9720))
        (PORT d[2] (6648:6648:6648) (6185:6185:6185))
        (PORT d[3] (2759:2759:2759) (2546:2546:2546))
        (PORT d[4] (2754:2754:2754) (2551:2551:2551))
        (PORT d[5] (9051:9051:9051) (8700:8700:8700))
        (PORT d[6] (10048:10048:10048) (9445:9445:9445))
        (PORT d[7] (6905:6905:6905) (6849:6849:6849))
        (PORT d[8] (7254:7254:7254) (6870:6870:6870))
        (PORT d[9] (6561:6561:6561) (6170:6170:6170))
        (PORT d[10] (4499:4499:4499) (4116:4116:4116))
        (PORT d[11] (6038:6038:6038) (5660:5660:5660))
        (PORT d[12] (5304:5304:5304) (5062:5062:5062))
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (PORT ena (5114:5114:5114) (5373:5373:5373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2589:2589:2589))
        (PORT clk (2837:2837:2837) (2853:2853:2853))
        (PORT ena (5114:5114:5114) (5373:5373:5373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2419:2419:2419))
        (PORT clk (2841:2841:2841) (2858:2858:2858))
        (PORT ena (5119:5119:5119) (5378:5378:5378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2858:2858:2858))
        (PORT d[0] (5119:5119:5119) (5378:5378:5378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2842:2842:2842) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2842:2842:2842) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2842:2842:2842) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2842:2842:2842) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1748:1748:1748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1748:1748:1748))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1748:1748:1748))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1616:1616:1616))
        (PORT datab (2556:2556:2556) (2523:2523:2523))
        (PORT datac (1931:1931:1931) (1759:1759:1759))
        (PORT datad (915:915:915) (883:883:883))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6811:6811:6811) (6504:6504:6504))
        (PORT clk (2813:2813:2813) (2832:2832:2832))
        (PORT ena (12506:12506:12506) (13135:13135:13135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8507:8507:8507) (8055:8055:8055))
        (PORT d[1] (7942:7942:7942) (7618:7618:7618))
        (PORT d[2] (10740:10740:10740) (10080:10080:10080))
        (PORT d[3] (8887:8887:8887) (8194:8194:8194))
        (PORT d[4] (8663:8663:8663) (8326:8326:8326))
        (PORT d[5] (8744:8744:8744) (8401:8401:8401))
        (PORT d[6] (11505:11505:11505) (10952:10952:10952))
        (PORT d[7] (4443:4443:4443) (4525:4525:4525))
        (PORT d[8] (7229:7229:7229) (7067:7067:7067))
        (PORT d[9] (6395:6395:6395) (6180:6180:6180))
        (PORT d[10] (10084:10084:10084) (9528:9528:9528))
        (PORT d[11] (9195:9195:9195) (8712:8712:8712))
        (PORT d[12] (8575:8575:8575) (8217:8217:8217))
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT ena (12501:12501:12501) (13130:13130:13130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6485:6485:6485) (6163:6163:6163))
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT ena (12501:12501:12501) (13130:13130:13130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5774:5774:5774) (5594:5594:5594))
        (PORT clk (2813:2813:2813) (2832:2832:2832))
        (PORT ena (12506:12506:12506) (13135:13135:13135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2832:2832:2832))
        (PORT d[0] (12506:12506:12506) (13135:13135:13135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3339:3339:3339))
        (PORT clk (2796:2796:2796) (2811:2811:2811))
        (PORT ena (4011:4011:4011) (4219:4219:4219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3299:3299:3299))
        (PORT d[1] (9181:9181:9181) (8635:8635:8635))
        (PORT d[2] (5820:5820:5820) (5404:5404:5404))
        (PORT d[3] (4219:4219:4219) (3914:3914:3914))
        (PORT d[4] (3947:3947:3947) (3678:3678:3678))
        (PORT d[5] (8300:8300:8300) (7982:7982:7982))
        (PORT d[6] (8882:8882:8882) (8350:8350:8350))
        (PORT d[7] (5656:5656:5656) (5663:5663:5663))
        (PORT d[8] (5675:5675:5675) (5396:5396:5396))
        (PORT d[9] (5418:5418:5418) (5100:5100:5100))
        (PORT d[10] (6979:6979:6979) (6600:6600:6600))
        (PORT d[11] (5966:5966:5966) (5525:5525:5525))
        (PORT d[12] (4919:4919:4919) (4704:4704:4704))
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT ena (4006:4006:4006) (4214:4214:4214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3506:3506:3506) (3232:3232:3232))
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT ena (4006:4006:4006) (4214:4214:4214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3524:3524:3524))
        (PORT clk (2796:2796:2796) (2811:2811:2811))
        (PORT ena (4011:4011:4011) (4219:4219:4219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2811:2811:2811))
        (PORT d[0] (4011:4011:4011) (4219:4219:4219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (309:309:309))
        (PORT datab (425:425:425) (553:553:553))
        (PORT datac (4229:4229:4229) (3749:3749:3749))
        (PORT datad (3117:3117:3117) (2889:2889:2889))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2938:2938:2938) (2585:2585:2585))
        (PORT datab (4662:4662:4662) (4531:4531:4531))
        (PORT datac (5382:5382:5382) (5299:5299:5299))
        (PORT datad (4401:4401:4401) (4025:4025:4025))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (309:309:309))
        (PORT datab (4657:4657:4657) (4525:4525:4525))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datad (274:274:274) (294:294:294))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2395:2395:2395))
        (PORT asdata (1674:1674:1674) (1597:1597:1597))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (583:583:583))
        (PORT datab (1213:1213:1213) (1181:1181:1181))
        (PORT datad (316:316:316) (349:349:349))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1467:1467:1467))
        (PORT datab (1033:1033:1033) (1031:1031:1031))
        (PORT datac (5251:5251:5251) (4922:4922:4922))
        (PORT datad (445:445:445) (418:418:418))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1105:1105:1105))
        (PORT datab (1376:1376:1376) (1376:1376:1376))
        (PORT datad (591:591:591) (596:596:596))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (768:768:768) (842:842:842))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (PORT ena (1645:1645:1645) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1035:1035:1035) (1034:1034:1034))
        (PORT datac (4788:4788:4788) (4456:4456:4456))
        (PORT datad (1487:1487:1487) (1409:1409:1409))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1567:1567:1567) (1462:1462:1462))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (856:856:856))
        (PORT datab (943:943:943) (913:913:913))
        (PORT datac (914:914:914) (902:902:902))
        (PORT datad (506:506:506) (534:534:534))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT asdata (1000:1000:1000) (1023:1023:1023))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (PORT ena (1711:1711:1711) (1628:1628:1628))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (644:644:644))
        (PORT datab (407:407:407) (506:506:506))
        (PORT datad (356:356:356) (411:411:411))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1113:1113:1113))
        (PORT datab (931:931:931) (861:861:861))
        (PORT datac (1257:1257:1257) (1218:1218:1218))
        (PORT datad (791:791:791) (734:734:734))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT asdata (761:761:761) (830:830:830))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT asdata (5429:5429:5429) (5583:5583:5583))
        (PORT clrn (3165:3165:3165) (3058:3058:3058))
        (PORT ena (1709:1709:1709) (1618:1618:1618))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (436:436:436))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2382:2382:2382))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2375:2375:2375) (2323:2323:2323))
        (PORT ena (2020:2020:2020) (1915:1915:1915))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (446:446:446))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2382:2382:2382))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2375:2375:2375) (2323:2323:2323))
        (PORT ena (2020:2020:2020) (1915:1915:1915))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2382:2382:2382))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2375:2375:2375) (2323:2323:2323))
        (PORT ena (2020:2020:2020) (1915:1915:1915))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2382:2382:2382))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2375:2375:2375) (2323:2323:2323))
        (PORT ena (2020:2020:2020) (1915:1915:1915))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2382:2382:2382))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2375:2375:2375) (2323:2323:2323))
        (PORT ena (2020:2020:2020) (1915:1915:1915))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (440:440:440))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2382:2382:2382))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2375:2375:2375) (2323:2323:2323))
        (PORT ena (2020:2020:2020) (1915:1915:1915))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (435:435:435))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (PORT ena (1115:1115:1115) (1101:1101:1101))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (847:847:847))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (PORT ena (1115:1115:1115) (1101:1101:1101))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (436:436:436))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (PORT ena (1115:1115:1115) (1101:1101:1101))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (447:447:447))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (PORT ena (1115:1115:1115) (1101:1101:1101))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (PORT ena (1115:1115:1115) (1101:1101:1101))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (PORT ena (1115:1115:1115) (1101:1101:1101))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1538:1538:1538) (1492:1492:1492))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (452:452:452))
        (PORT datad (2798:2798:2798) (2633:2633:2633))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1162:1162:1162))
        (PORT d[1] (1623:1623:1623) (1495:1495:1495))
        (PORT d[2] (1322:1322:1322) (1217:1217:1217))
        (PORT d[3] (1538:1538:1538) (1426:1426:1426))
        (PORT d[4] (2060:2060:2060) (1966:1966:1966))
        (PORT d[5] (1284:1284:1284) (1196:1196:1196))
        (PORT d[6] (1248:1248:1248) (1171:1171:1171))
        (PORT d[7] (1337:1337:1337) (1244:1244:1244))
        (PORT clk (2792:2792:2792) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (944:944:944))
        (PORT d[1] (1007:1007:1007) (982:982:982))
        (PORT d[2] (992:992:992) (979:979:979))
        (PORT d[3] (979:979:979) (962:962:962))
        (PORT d[4] (994:994:994) (974:974:974))
        (PORT d[5] (962:962:962) (946:946:946))
        (PORT clk (2788:2788:2788) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1270:1270:1270))
        (PORT clk (2788:2788:2788) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2810:2810:2810))
        (PORT d[0] (2007:2007:2007) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1382:1382:1382))
        (PORT d[1] (1701:1701:1701) (1595:1595:1595))
        (PORT d[2] (965:965:965) (954:954:954))
        (PORT d[3] (958:958:958) (953:953:953))
        (PORT d[4] (1032:1032:1032) (1020:1020:1020))
        (PORT d[5] (963:963:963) (952:952:952))
        (PORT clk (2742:2742:2742) (2719:2719:2719))
        (PORT ena (1900:1900:1900) (1784:1784:1784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2719:2719:2719))
        (PORT d[0] (1900:1900:1900) (1784:1784:1784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2720:2720:2720))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2720:2720:2720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2720:2720:2720))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2760:2760:2760))
        (PORT ena (1750:1750:1750) (1634:1634:1634))
        (PORT aclr (2682:2682:2682) (2689:2689:2689))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
        (IOPATH (posedge aclr) q (440:440:440) (440:440:440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (SETUP ena (posedge clk) (64:64:64))
      (SETUP aclr (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
      (HOLD ena (posedge clk) (211:211:211))
      (HOLD aclr (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1202:1202:1202))
        (PORT datab (370:370:370) (449:449:449))
        (PORT datac (1298:1298:1298) (1254:1254:1254))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3210:3210:3210) (3088:3088:3088))
        (PORT sclr (2558:2558:2558) (2721:2721:2721))
        (PORT ena (3015:3015:3015) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (424:424:424))
        (PORT datac (1301:1301:1301) (1257:1257:1257))
        (PORT datad (1143:1143:1143) (1066:1066:1066))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (892:892:892))
        (PORT datab (2108:2108:2108) (2018:2018:2018))
        (PORT datac (2010:2010:2010) (1921:1921:1921))
        (PORT datad (817:817:817) (755:755:755))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (3735:3735:3735) (3439:3439:3439))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1202:1202:1202))
        (PORT datac (304:304:304) (388:388:388))
        (PORT datad (962:962:962) (955:955:955))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (2111:2111:2111) (2020:2020:2020))
        (PORT datac (2014:2014:2014) (1925:1925:1925))
        (PORT datad (878:878:878) (836:836:836))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (3735:3735:3735) (3439:3439:3439))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (425:425:425))
        (PORT datac (1289:1289:1289) (1193:1193:1193))
        (PORT datad (963:963:963) (956:956:956))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (1971:1971:1971))
        (PORT datab (2109:2109:2109) (2018:2018:2018))
        (PORT datac (239:239:239) (266:266:266))
        (PORT datad (879:879:879) (838:838:838))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (3735:3735:3735) (3439:3439:3439))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (381:381:381))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (1636:1636:1636) (1542:1542:1542))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (381:381:381))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (1636:1636:1636) (1542:1542:1542))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT asdata (769:769:769) (844:844:844))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (1636:1636:1636) (1542:1542:1542))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (378:378:378))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3210:3210:3210) (3088:3088:3088))
        (PORT ena (2033:2033:2033) (1928:1928:1928))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (407:407:407))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3210:3210:3210) (3088:3088:3088))
        (PORT ena (2033:2033:2033) (1928:1928:1928))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (410:410:410))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3210:3210:3210) (3088:3088:3088))
        (PORT ena (2033:2033:2033) (1928:1928:1928))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5286:5286:5286) (5470:5470:5470))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3210:3210:3210) (3088:3088:3088))
        (PORT ena (2033:2033:2033) (1928:1928:1928))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1279:1279:1279))
        (PORT d[1] (994:994:994) (987:987:987))
        (PORT d[2] (1039:1039:1039) (1026:1026:1026))
        (PORT d[3] (1017:1017:1017) (1012:1012:1012))
        (PORT d[4] (990:990:990) (991:991:991))
        (PORT d[5] (1000:1000:1000) (997:997:997))
        (PORT d[6] (1044:1044:1044) (1035:1035:1035))
        (PORT d[7] (1036:1036:1036) (1023:1023:1023))
        (PORT clk (2800:2800:2800) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (986:986:986))
        (PORT d[1] (992:992:992) (975:975:975))
        (PORT d[2] (958:958:958) (940:940:940))
        (PORT d[3] (1003:1003:1003) (986:986:986))
        (PORT d[4] (977:977:977) (961:961:961))
        (PORT d[5] (955:955:955) (943:943:943))
        (PORT clk (2796:2796:2796) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1469:1469:1469))
        (PORT clk (2796:2796:2796) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2818:2818:2818))
        (PORT d[0] (2306:2306:2306) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (952:952:952))
        (PORT d[1] (1009:1009:1009) (998:998:998))
        (PORT d[2] (961:961:961) (956:956:956))
        (PORT d[3] (1373:1373:1373) (1326:1326:1326))
        (PORT d[4] (967:967:967) (959:959:959))
        (PORT d[5] (1387:1387:1387) (1336:1336:1336))
        (PORT clk (2750:2750:2750) (2727:2727:2727))
        (PORT ena (1898:1898:1898) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2727:2727:2727))
        (PORT d[0] (1898:1898:1898) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2728:2728:2728))
        (IOPATH (posedge clk) pulse (0:0:0) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2728:2728:2728))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2728:2728:2728))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (862:862:862) (859:859:859))
        (PORT datad (813:813:813) (720:720:720))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (957:957:957))
        (PORT datab (948:948:948) (906:906:906))
        (PORT datad (302:302:302) (379:379:379))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1321:1321:1321))
        (PORT datab (1465:1465:1465) (1465:1465:1465))
        (PORT datac (282:282:282) (320:320:320))
        (PORT datad (1435:1435:1435) (1318:1318:1318))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT asdata (760:760:760) (828:828:828))
        (PORT clrn (2373:2373:2373) (2323:2323:2323))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (798:798:798))
        (PORT datab (2090:2090:2090) (2030:2030:2030))
        (PORT datad (1613:1613:1613) (1550:1550:1550))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (841:841:841))
        (PORT datab (889:889:889) (825:825:825))
        (PORT datac (1208:1208:1208) (1116:1116:1116))
        (PORT datad (883:883:883) (845:845:845))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1793:1793:1793))
        (PORT datad (1138:1138:1138) (1054:1054:1054))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2336:2336:2336))
        (PORT ena (1662:1662:1662) (1563:1563:1563))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1363:1363:1363))
        (PORT datab (361:361:361) (438:438:438))
        (PORT datac (1202:1202:1202) (1104:1104:1104))
        (PORT datad (300:300:300) (373:373:373))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT asdata (1989:1989:1989) (1849:1849:1849))
        (PORT clrn (2877:2877:2877) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1248:1248:1248) (1202:1202:1202))
        (PORT datad (1567:1567:1567) (1566:1566:1566))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1815:1815:1815) (1732:1732:1732))
        (PORT datac (930:930:930) (929:929:929))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (4196:4196:4196))
        (PORT clk (2796:2796:2796) (2811:2811:2811))
        (PORT ena (3592:3592:3592) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4674:4674:4674) (4423:4423:4423))
        (PORT d[1] (8499:8499:8499) (7953:7953:7953))
        (PORT d[2] (4984:4984:4984) (4612:4612:4612))
        (PORT d[3] (4180:4180:4180) (3879:3879:3879))
        (PORT d[4] (4720:4720:4720) (4413:4413:4413))
        (PORT d[5] (7461:7461:7461) (7196:7196:7196))
        (PORT d[6] (8409:8409:8409) (7900:7900:7900))
        (PORT d[7] (5244:5244:5244) (5270:5270:5270))
        (PORT d[8] (4802:4802:4802) (4572:4572:4572))
        (PORT d[9] (7005:7005:7005) (6520:6520:6520))
        (PORT d[10] (8326:8326:8326) (7886:7886:7886))
        (PORT d[11] (5955:5955:5955) (5490:5490:5490))
        (PORT d[12] (6832:6832:6832) (6518:6518:6518))
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT ena (3587:3587:3587) (3780:3780:3780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4011:4011:4011))
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT ena (3587:3587:3587) (3780:3780:3780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3748:3748:3748))
        (PORT clk (2796:2796:2796) (2811:2811:2811))
        (PORT ena (3592:3592:3592) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2811:2811:2811))
        (PORT d[0] (3592:3592:3592) (3785:3785:3785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4213:4213:4213))
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT ena (3978:3978:3978) (4194:4194:4194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4056:4056:4056))
        (PORT d[1] (8417:8417:8417) (7918:7918:7918))
        (PORT d[2] (5337:5337:5337) (4931:4931:4931))
        (PORT d[3] (5009:5009:5009) (4635:4635:4635))
        (PORT d[4] (8187:8187:8187) (7887:7887:7887))
        (PORT d[5] (7460:7460:7460) (7195:7195:7195))
        (PORT d[6] (9698:9698:9698) (9154:9154:9154))
        (PORT d[7] (5158:5158:5158) (5183:5183:5183))
        (PORT d[8] (5899:5899:5899) (5603:5603:5603))
        (PORT d[9] (6530:6530:6530) (6080:6080:6080))
        (PORT d[10] (8316:8316:8316) (7878:7878:7878))
        (PORT d[11] (5985:5985:5985) (5520:5520:5520))
        (PORT d[12] (6576:6576:6576) (6277:6277:6277))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (3973:3973:3973) (4189:4189:4189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (4015:4015:4015))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (3973:3973:3973) (4189:4189:4189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3801:3801:3801))
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT ena (3978:3978:3978) (4194:4194:4194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT d[0] (3978:3978:3978) (4194:4194:4194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3859:3859:3859))
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT ena (15254:15254:15254) (16117:16117:16117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7140:7140:7140) (6637:6637:6637))
        (PORT d[1] (8523:8523:8523) (8045:8045:8045))
        (PORT d[2] (8641:8641:8641) (8210:8210:8210))
        (PORT d[3] (6592:6592:6592) (6040:6040:6040))
        (PORT d[4] (7237:7237:7237) (6925:6925:6925))
        (PORT d[5] (7452:7452:7452) (7179:7179:7179))
        (PORT d[6] (8579:8579:8579) (8151:8151:8151))
        (PORT d[7] (7292:7292:7292) (6614:6614:6614))
        (PORT d[8] (6097:6097:6097) (5915:5915:5915))
        (PORT d[9] (5914:5914:5914) (5693:5693:5693))
        (PORT d[10] (8306:8306:8306) (7884:7884:7884))
        (PORT d[11] (7875:7875:7875) (7770:7770:7770))
        (PORT d[12] (6086:6086:6086) (5812:5812:5812))
        (PORT clk (2788:2788:2788) (2801:2801:2801))
        (PORT ena (15249:15249:15249) (16112:16112:16112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7536:7536:7536) (7330:7330:7330))
        (PORT clk (2788:2788:2788) (2801:2801:2801))
        (PORT ena (15249:15249:15249) (16112:16112:16112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5805:5805:5805) (5893:5893:5893))
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT ena (15254:15254:15254) (16117:16117:16117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT d[0] (15254:15254:15254) (16117:16117:16117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1696:1696:1696))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1696:1696:1696))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4224:4224:4224) (4255:4255:4255))
        (PORT clk (2765:2765:2765) (2779:2779:2779))
        (PORT ena (14882:14882:14882) (15721:15721:15721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7920:7920:7920) (7335:7335:7335))
        (PORT d[1] (8955:8955:8955) (8455:8455:8455))
        (PORT d[2] (9059:9059:9059) (8605:8605:8605))
        (PORT d[3] (7424:7424:7424) (6790:6790:6790))
        (PORT d[4] (6109:6109:6109) (5822:5822:5822))
        (PORT d[5] (6197:6197:6197) (5955:5955:5955))
        (PORT d[6] (8573:8573:8573) (8147:8147:8147))
        (PORT d[7] (7706:7706:7706) (7008:7008:7008))
        (PORT d[8] (6530:6530:6530) (6329:6329:6329))
        (PORT d[9] (5488:5488:5488) (5233:5233:5233))
        (PORT d[10] (8690:8690:8690) (8243:8243:8243))
        (PORT d[11] (6143:6143:6143) (5816:5816:5816))
        (PORT d[12] (6853:6853:6853) (6531:6531:6531))
        (PORT clk (2761:2761:2761) (2774:2774:2774))
        (PORT ena (14877:14877:14877) (15716:15716:15716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6919:6919:6919) (6546:6546:6546))
        (PORT clk (2761:2761:2761) (2774:2774:2774))
        (PORT ena (14877:14877:14877) (15716:15716:15716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6195:6195:6195) (6255:6255:6255))
        (PORT clk (2765:2765:2765) (2779:2779:2779))
        (PORT ena (14882:14882:14882) (15721:15721:15721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2779:2779:2779))
        (PORT d[0] (14882:14882:14882) (15721:15721:15721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4445:4445:4445) (4161:4161:4161))
        (PORT datab (5026:5026:5026) (4870:4870:4870))
        (PORT datac (1791:1791:1791) (1599:1599:1599))
        (PORT datad (1413:1413:1413) (1238:1238:1238))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1145:1145:1145))
        (PORT datab (5025:5025:5025) (4870:4870:4870))
        (PORT datac (1281:1281:1281) (1184:1184:1184))
        (PORT datad (235:235:235) (253:253:253))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3762:3762:3762))
        (PORT clk (2771:2771:2771) (2787:2787:2787))
        (PORT ena (8164:8164:8164) (8612:8612:8612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6391:6391:6391) (6212:6212:6212))
        (PORT d[1] (5039:5039:5039) (4697:4697:4697))
        (PORT d[2] (6542:6542:6542) (6085:6085:6085))
        (PORT d[3] (4871:4871:4871) (4549:4549:4549))
        (PORT d[4] (7393:7393:7393) (6883:6883:6883))
        (PORT d[5] (5660:5660:5660) (5387:5387:5387))
        (PORT d[6] (6922:6922:6922) (6420:6420:6420))
        (PORT d[7] (6343:6343:6343) (6225:6225:6225))
        (PORT d[8] (4473:4473:4473) (4376:4376:4376))
        (PORT d[9] (6144:6144:6144) (5746:5746:5746))
        (PORT d[10] (6411:6411:6411) (5967:5967:5967))
        (PORT d[11] (7347:7347:7347) (7226:7226:7226))
        (PORT d[12] (4409:4409:4409) (4146:4146:4146))
        (PORT clk (2767:2767:2767) (2782:2782:2782))
        (PORT ena (8159:8159:8159) (8607:8607:8607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8784:8784:8784) (8614:8614:8614))
        (PORT clk (2767:2767:2767) (2782:2782:2782))
        (PORT ena (8159:8159:8159) (8607:8607:8607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3506:3506:3506))
        (PORT clk (2771:2771:2771) (2787:2787:2787))
        (PORT ena (8164:8164:8164) (8612:8612:8612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2787:2787:2787))
        (PORT d[0] (8164:8164:8164) (8612:8612:8612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4233:4233:4233))
        (PORT clk (2787:2787:2787) (2804:2804:2804))
        (PORT ena (3579:3579:3579) (3766:3766:3766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3681:3681:3681))
        (PORT d[1] (8800:8800:8800) (8273:8273:8273))
        (PORT d[2] (5050:5050:5050) (4675:4675:4675))
        (PORT d[3] (4264:4264:4264) (3953:3953:3953))
        (PORT d[4] (4345:4345:4345) (4055:4055:4055))
        (PORT d[5] (7434:7434:7434) (7177:7177:7177))
        (PORT d[6] (8039:8039:8039) (7568:7568:7568))
        (PORT d[7] (5212:5212:5212) (5240:5240:5240))
        (PORT d[8] (5233:5233:5233) (4970:4970:4970))
        (PORT d[9] (6972:6972:6972) (6490:6490:6490))
        (PORT d[10] (6552:6552:6552) (6189:6189:6189))
        (PORT d[11] (5160:5160:5160) (4776:4776:4776))
        (PORT d[12] (6844:6844:6844) (6536:6536:6536))
        (PORT clk (2783:2783:2783) (2799:2799:2799))
        (PORT ena (3574:3574:3574) (3761:3761:3761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (4707:4707:4707))
        (PORT clk (2783:2783:2783) (2799:2799:2799))
        (PORT ena (3574:3574:3574) (3761:3761:3761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3678:3678:3678))
        (PORT clk (2787:2787:2787) (2804:2804:2804))
        (PORT ena (3579:3579:3579) (3766:3766:3766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2804:2804:2804))
        (PORT d[0] (3579:3579:3579) (3766:3766:3766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3714:3714:3714) (3758:3758:3758))
        (PORT clk (2745:2745:2745) (2762:2762:2762))
        (PORT ena (5328:5328:5328) (5497:5497:5497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5436:5436:5436) (5260:5260:5260))
        (PORT d[1] (8047:8047:8047) (7512:7512:7512))
        (PORT d[2] (7466:7466:7466) (6991:6991:6991))
        (PORT d[3] (8847:8847:8847) (8347:8347:8347))
        (PORT d[4] (8041:8041:8041) (7508:7508:7508))
        (PORT d[5] (5134:5134:5134) (4814:4814:4814))
        (PORT d[6] (7951:7951:7951) (7403:7403:7403))
        (PORT d[7] (6133:6133:6133) (5944:5944:5944))
        (PORT d[8] (6110:6110:6110) (5896:5896:5896))
        (PORT d[9] (7437:7437:7437) (6909:6909:6909))
        (PORT d[10] (6984:6984:6984) (6606:6606:6606))
        (PORT d[11] (5545:5545:5545) (5412:5412:5412))
        (PORT d[12] (4472:4472:4472) (4284:4284:4284))
        (PORT clk (2741:2741:2741) (2757:2757:2757))
        (PORT ena (5323:5323:5323) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5814:5814:5814) (5539:5539:5539))
        (PORT clk (2741:2741:2741) (2757:2757:2757))
        (PORT ena (5323:5323:5323) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3619:3619:3619))
        (PORT clk (2745:2745:2745) (2762:2762:2762))
        (PORT ena (5328:5328:5328) (5497:5497:5497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2762:2762:2762))
        (PORT d[0] (5328:5328:5328) (5497:5497:5497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2763:2763:2763))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2763:2763:2763))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2763:2763:2763))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2763:2763:2763))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1652:1652:1652))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1652:1652:1652))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3804:3804:3804))
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (PORT ena (3245:3245:3245) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4069:4069:4069))
        (PORT d[1] (8416:8416:8416) (7917:7917:7917))
        (PORT d[2] (5332:5332:5332) (4923:4923:4923))
        (PORT d[3] (4950:4950:4950) (4593:4593:4593))
        (PORT d[4] (4738:4738:4738) (4425:4425:4425))
        (PORT d[5] (7493:7493:7493) (7225:7225:7225))
        (PORT d[6] (9697:9697:9697) (9153:9153:9153))
        (PORT d[7] (4780:4780:4780) (4829:4829:4829))
        (PORT d[8] (5909:5909:5909) (5614:5614:5614))
        (PORT d[9] (6554:6554:6554) (6099:6099:6099))
        (PORT d[10] (8278:8278:8278) (7841:7841:7841))
        (PORT d[11] (5947:5947:5947) (5481:5481:5481))
        (PORT d[12] (6606:6606:6606) (6306:6306:6306))
        (PORT clk (2804:2804:2804) (2818:2818:2818))
        (PORT ena (3240:3240:3240) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3102:3102:3102))
        (PORT clk (2804:2804:2804) (2818:2818:2818))
        (PORT ena (3240:3240:3240) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3838:3838:3838))
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (PORT ena (3245:3245:3245) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (PORT d[0] (3245:3245:3245) (3415:3415:3415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4645:4645:4645) (4517:4517:4517))
        (PORT datab (3911:3911:3911) (3736:3736:3736))
        (PORT datac (2151:2151:2151) (1920:1920:1920))
        (PORT datad (1754:1754:1754) (1563:1563:1563))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4646:4646:4646) (4518:4518:4518))
        (PORT datab (906:906:906) (844:844:844))
        (PORT datac (1754:1754:1754) (1571:1571:1571))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4686:4686:4686) (4565:4565:4565))
        (PORT datab (1698:1698:1698) (1669:1669:1669))
        (PORT datac (4571:4571:4571) (4502:4502:4502))
        (PORT datad (835:835:835) (777:777:777))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4545:4545:4545))
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT ena (3984:3984:3984) (4195:4195:4195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4038:4038:4038))
        (PORT d[1] (8897:8897:8897) (8328:8328:8328))
        (PORT d[2] (5447:5447:5447) (5047:5047:5047))
        (PORT d[3] (3810:3810:3810) (3534:3534:3534))
        (PORT d[4] (4324:4324:4324) (4040:4040:4040))
        (PORT d[5] (7862:7862:7862) (7571:7571:7571))
        (PORT d[6] (8445:8445:8445) (7941:7941:7941))
        (PORT d[7] (5677:5677:5677) (5683:5683:5683))
        (PORT d[8] (5255:5255:5255) (4996:4996:4996))
        (PORT d[9] (5325:5325:5325) (5007:5007:5007))
        (PORT d[10] (6557:6557:6557) (6207:6207:6207))
        (PORT d[11] (5591:5591:5591) (5172:5172:5172))
        (PORT d[12] (4896:4896:4896) (4678:4678:4678))
        (PORT clk (2777:2777:2777) (2791:2791:2791))
        (PORT ena (3979:3979:3979) (4190:4190:4190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4329:4329:4329))
        (PORT clk (2777:2777:2777) (2791:2791:2791))
        (PORT ena (3979:3979:3979) (4190:4190:4190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (4022:4022:4022))
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT ena (3984:3984:3984) (4195:4195:4195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT d[0] (3984:3984:3984) (4195:4195:4195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3749:3749:3749))
        (PORT clk (2771:2771:2771) (2787:2787:2787))
        (PORT ena (8156:8156:8156) (8606:8606:8606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6396:6396:6396) (6219:6219:6219))
        (PORT d[1] (5015:5015:5015) (4678:4678:4678))
        (PORT d[2] (6561:6561:6561) (6107:6107:6107))
        (PORT d[3] (4491:4491:4491) (4207:4207:4207))
        (PORT d[4] (7778:7778:7778) (7235:7235:7235))
        (PORT d[5] (6020:6020:6020) (5729:5729:5729))
        (PORT d[6] (4583:4583:4583) (4247:4247:4247))
        (PORT d[7] (6663:6663:6663) (6527:6527:6527))
        (PORT d[8] (4556:4556:4556) (4452:4452:4452))
        (PORT d[9] (6152:6152:6152) (5754:5754:5754))
        (PORT d[10] (6459:6459:6459) (6012:6012:6012))
        (PORT d[11] (7687:7687:7687) (7546:7546:7546))
        (PORT d[12] (4428:4428:4428) (4168:4168:4168))
        (PORT clk (2767:2767:2767) (2782:2782:2782))
        (PORT ena (8151:8151:8151) (8601:8601:8601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4473:4473:4473))
        (PORT clk (2767:2767:2767) (2782:2782:2782))
        (PORT ena (8151:8151:8151) (8601:8601:8601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3490:3490:3490))
        (PORT clk (2771:2771:2771) (2787:2787:2787))
        (PORT ena (8156:8156:8156) (8606:8606:8606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2787:2787:2787))
        (PORT d[0] (8156:8156:8156) (8606:8606:8606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1735:1735:1735) (1537:1537:1537))
        (PORT datac (4540:4540:4540) (4411:4411:4411))
        (PORT datad (841:841:841) (774:774:774))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3799:3799:3799))
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT ena (8164:8164:8164) (8610:8610:8610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (5812:5812:5812))
        (PORT d[1] (5820:5820:5820) (5435:5435:5435))
        (PORT d[2] (6204:6204:6204) (5766:5766:5766))
        (PORT d[3] (4882:4882:4882) (4586:4586:4586))
        (PORT d[4] (7361:7361:7361) (6851:6851:6851))
        (PORT d[5] (5672:5672:5672) (5401:5401:5401))
        (PORT d[6] (6559:6559:6559) (6085:6085:6085))
        (PORT d[7] (6343:6343:6343) (6224:6224:6224))
        (PORT d[8] (4479:4479:4479) (4374:4374:4374))
        (PORT d[9] (5718:5718:5718) (5351:5351:5351))
        (PORT d[10] (6062:6062:6062) (5642:5642:5642))
        (PORT d[11] (7311:7311:7311) (7198:7198:7198))
        (PORT d[12] (4020:4020:4020) (3794:3794:3794))
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (PORT ena (8159:8159:8159) (8605:8605:8605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5738:5738:5738) (5258:5258:5258))
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (PORT ena (8159:8159:8159) (8605:8605:8605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3159:3159:3159))
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT ena (8164:8164:8164) (8610:8610:8610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT d[0] (8164:8164:8164) (8610:8610:8610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4065:4065:4065))
        (PORT clk (2785:2785:2785) (2797:2797:2797))
        (PORT ena (7768:7768:7768) (8198:8198:8198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7185:7185:7185) (6954:6954:6954))
        (PORT d[1] (4668:4668:4668) (4347:4347:4347))
        (PORT d[2] (7027:7027:7027) (6551:6551:6551))
        (PORT d[3] (4005:4005:4005) (3750:3750:3750))
        (PORT d[4] (8198:8198:8198) (7631:7631:7631))
        (PORT d[5] (6097:6097:6097) (5806:5806:5806))
        (PORT d[6] (4198:4198:4198) (3890:3890:3890))
        (PORT d[7] (7157:7157:7157) (6990:6990:6990))
        (PORT d[8] (4930:4930:4930) (4806:4806:4806))
        (PORT d[9] (6571:6571:6571) (6150:6150:6150))
        (PORT d[10] (6854:6854:6854) (6382:6382:6382))
        (PORT d[11] (3804:3804:3804) (3619:3619:3619))
        (PORT d[12] (4370:4370:4370) (4114:4114:4114))
        (PORT clk (2781:2781:2781) (2792:2792:2792))
        (PORT ena (7763:7763:7763) (8193:8193:8193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4463:4463:4463) (4068:4068:4068))
        (PORT clk (2781:2781:2781) (2792:2792:2792))
        (PORT ena (7763:7763:7763) (8193:8193:8193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (3863:3863:3863))
        (PORT clk (2785:2785:2785) (2797:2797:2797))
        (PORT ena (7768:7768:7768) (8198:8198:8198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2797:2797:2797))
        (PORT d[0] (7768:7768:7768) (8198:8198:8198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4586:4586:4586) (4462:4462:4462))
        (PORT datac (1233:1233:1233) (1138:1138:1138))
        (PORT datad (1297:1297:1297) (1185:1185:1185))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (309:309:309))
        (PORT datab (4391:4391:4391) (4155:4155:4155))
        (PORT datac (4568:4568:4568) (4498:4498:4498))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1407:1407:1407) (1355:1355:1355))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1117:1117:1117) (1127:1127:1127))
        (PORT datad (1566:1566:1566) (1564:1564:1564))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (919:919:919))
        (PORT d[1] (1431:1431:1431) (1287:1287:1287))
        (PORT d[2] (1227:1227:1227) (1147:1147:1147))
        (PORT d[3] (1685:1685:1685) (1543:1543:1543))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (6998:6998:6998) (7372:7372:7372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (938:938:938))
        (PORT d[1] (1327:1327:1327) (1242:1242:1242))
        (PORT d[2] (4783:4783:4783) (4439:4439:4439))
        (PORT d[3] (2031:2031:2031) (1857:1857:1857))
        (PORT d[4] (3865:3865:3865) (3540:3540:3540))
        (PORT d[5] (1293:1293:1293) (1212:1212:1212))
        (PORT d[6] (1270:1270:1270) (1187:1187:1187))
        (PORT d[7] (1301:1301:1301) (1221:1221:1221))
        (PORT d[8] (1600:1600:1600) (1467:1467:1467))
        (PORT d[9] (3386:3386:3386) (3187:3187:3187))
        (PORT d[10] (4704:4704:4704) (4352:4352:4352))
        (PORT clk (2804:2804:2804) (2819:2819:2819))
        (PORT ena (6993:6993:6993) (7367:7367:7367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1785:1785:1785))
        (PORT clk (2804:2804:2804) (2819:2819:2819))
        (PORT ena (6993:6993:6993) (7367:7367:7367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1138:1138:1138))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (6998:6998:6998) (7372:7372:7372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT d[0] (6998:6998:6998) (7372:7372:7372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4588:4588:4588) (4464:4464:4464))
        (PORT datab (4620:4620:4620) (4533:4533:4533))
        (PORT datac (3928:3928:3928) (3651:3651:3651))
        (PORT datad (4332:4332:4332) (4110:4110:4110))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4688:4688:4688) (4566:4566:4566))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1493:1493:1493))
        (PORT datab (1996:1996:1996) (1844:1844:1844))
        (PORT datac (1097:1097:1097) (1168:1168:1168))
        (PORT datad (1182:1182:1182) (1100:1100:1100))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT asdata (2010:2010:2010) (1907:1907:1907))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2025:2025:2025))
        (PORT datab (1833:1833:1833) (1728:1728:1728))
        (PORT datac (798:798:798) (757:757:757))
        (PORT datad (294:294:294) (364:364:364))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (905:905:905) (898:898:898))
        (PORT datac (1029:1029:1029) (907:907:907))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (848:848:848))
        (PORT datab (951:951:951) (910:910:910))
        (PORT datad (940:940:940) (908:908:908))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1147:1147:1147))
        (PORT datab (897:897:897) (836:836:836))
        (PORT datac (781:781:781) (771:771:771))
        (PORT datad (578:578:578) (569:569:569))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT ena (1634:1634:1634) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (589:589:589))
        (PORT datab (2172:2172:2172) (2090:2090:2090))
        (PORT datac (1737:1737:1737) (1626:1626:1626))
        (PORT datad (295:295:295) (364:364:364))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT asdata (1598:1598:1598) (1486:1486:1486))
        (PORT clrn (2877:2877:2877) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1541:1541:1541) (1496:1496:1496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (455:455:455))
        (PORT datac (1298:1298:1298) (1254:1254:1254))
        (PORT datad (1294:1294:1294) (1197:1197:1197))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3210:3210:3210) (3088:3088:3088))
        (PORT sclr (2558:2558:2558) (2721:2721:2721))
        (PORT ena (3015:3015:3015) (2803:2803:2803))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (1690:1690:1690))
        (PORT datab (1031:1031:1031) (1006:1006:1006))
        (PORT datac (565:565:565) (586:586:586))
        (PORT datad (514:514:514) (538:538:538))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1234:1234:1234))
        (PORT datab (343:343:343) (423:423:423))
        (PORT datad (958:958:958) (950:950:950))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (314:314:314))
        (PORT datab (2113:2113:2113) (2024:2024:2024))
        (PORT datac (2017:2017:2017) (1928:1928:1928))
        (PORT datad (876:876:876) (834:834:834))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (3735:3735:3735) (3439:3439:3439))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (421:421:421))
        (PORT datac (1250:1250:1250) (1145:1145:1145))
        (PORT datad (961:961:961) (954:954:954))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (314:314:314))
        (PORT datab (2110:2110:2110) (2019:2019:2019))
        (PORT datac (2013:2013:2013) (1923:1923:1923))
        (PORT datad (879:879:879) (837:837:837))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (3735:3735:3735) (3439:3439:3439))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1346:1346:1346) (1240:1240:1240))
        (PORT datac (297:297:297) (375:375:375))
        (PORT datad (964:964:964) (957:957:957))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (885:885:885))
        (PORT datab (2115:2115:2115) (2025:2025:2025))
        (PORT datac (2019:2019:2019) (1931:1931:1931))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (3735:3735:3735) (3439:3439:3439))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (416:416:416))
        (PORT datac (1252:1252:1252) (1228:1228:1228))
        (PORT datad (958:958:958) (950:950:950))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (886:886:886))
        (PORT datab (2113:2113:2113) (2024:2024:2024))
        (PORT datac (2018:2018:2018) (1929:1929:1929))
        (PORT datad (240:240:240) (258:258:258))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2337:2337:2337))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3584:3584:3584) (3436:3436:3436))
        (PORT ena (3735:3735:3735) (3439:3439:3439))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT asdata (781:781:781) (866:866:866))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1236:1236:1236))
        (PORT datad (1706:1706:1706) (1617:1617:1617))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1032:1032:1032) (1007:1007:1007))
        (PORT datac (565:565:565) (585:585:585))
        (PORT datad (515:515:515) (540:540:540))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4623:4623:4623) (4742:4742:4742))
        (PORT datab (277:277:277) (301:301:301))
        (PORT datac (1935:1935:1935) (1818:1818:1818))
        (PORT datad (1776:1776:1776) (1638:1638:1638))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1768:1768:1768))
        (PORT datab (363:363:363) (441:441:441))
        (PORT datac (824:824:824) (773:773:773))
        (PORT datad (485:485:485) (458:458:458))
        (IOPATH dataa combout (393:393:393) (407:407:407))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (PORT sclr (2628:2628:2628) (2747:2747:2747))
        (PORT ena (3543:3543:3543) (3252:3252:3252))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (362:362:362) (440:440:440))
        (PORT datad (1850:1850:1850) (1716:1716:1716))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2342:2342:2342))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3235:3235:3235) (3138:3138:3138))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read_req\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT asdata (1383:1383:1383) (1365:1365:1365))
        (PORT clrn (3165:3165:3165) (3058:3058:3058))
        (PORT ena (1709:1709:1709) (1618:1618:1618))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (853:853:853) (839:839:839))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (1878:1878:1878))
        (PORT datab (895:895:895) (873:873:873))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (468:468:468))
        (PORT datac (489:489:489) (462:462:462))
        (PORT datad (939:939:939) (935:935:935))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (613:613:613))
        (PORT datab (378:378:378) (468:468:468))
        (PORT datac (339:339:339) (428:428:428))
        (PORT datad (330:330:330) (407:407:407))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (472:472:472))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (809:809:809) (757:757:757))
        (PORT datad (329:329:329) (406:406:406))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (815:815:815))
        (PORT datab (388:388:388) (481:481:481))
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|r_val\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (452:452:452))
        (PORT datab (550:550:550) (585:585:585))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (813:813:813) (762:762:762))
        (PORT datad (988:988:988) (1019:1019:1019))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1083:1083:1083) (1076:1076:1076))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1073:1073:1073))
        (PORT datab (369:369:369) (449:449:449))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1083:1083:1083) (1076:1076:1076))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1074:1074:1074))
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1083:1083:1083) (1076:1076:1076))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (970:970:970))
        (PORT datab (1020:1020:1020) (999:999:999))
        (PORT datac (899:899:899) (890:890:890))
        (PORT datad (915:915:915) (914:914:914))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (951:951:951))
        (PORT datab (376:376:376) (465:465:465))
        (PORT datac (335:335:335) (424:424:424))
        (PORT datad (987:987:987) (1017:1017:1017))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (477:477:477))
        (PORT datab (805:805:805) (756:756:756))
        (PORT datad (793:793:793) (736:736:736))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (839:839:839))
        (PORT datac (346:346:346) (444:444:444))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2366:2366:2366) (2315:2315:2315))
        (PORT ena (1083:1083:1083) (1076:1076:1076))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1390:1390:1390) (1384:1384:1384))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT sload (1708:1708:1708) (1773:1773:1773))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1401:1401:1401))
        (PORT datab (990:990:990) (974:974:974))
        (PORT datac (294:294:294) (372:372:372))
        (PORT datad (1135:1135:1135) (1051:1051:1051))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1137:1137:1137))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (272:272:272) (305:305:305))
        (PORT datad (1438:1438:1438) (1304:1304:1304))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (1009:1009:1009) (1036:1036:1036))
        (PORT datad (271:271:271) (306:306:306))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2374:2374:2374) (2324:2324:2324))
        (PORT ena (1372:1372:1372) (1339:1339:1339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (934:934:934))
        (PORT datab (1594:1594:1594) (1476:1476:1476))
        (PORT datac (1462:1462:1462) (1405:1405:1405))
        (PORT datad (929:929:929) (946:946:946))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1731:1731:1731))
        (PORT datab (2420:2420:2420) (2265:2265:2265))
        (PORT datac (1239:1239:1239) (1169:1169:1169))
        (PORT datad (1756:1756:1756) (1674:1674:1674))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1014:1014:1014))
        (PORT datab (2619:2619:2619) (2402:2402:2402))
        (PORT datad (246:246:246) (268:268:268))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (487:487:487))
        (PORT datab (1285:1285:1285) (1225:1225:1225))
        (PORT datac (797:797:797) (739:739:739))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2418:2418:2418))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1322:1322:1322) (1305:1305:1305))
        (PORT clrn (2404:2404:2404) (2353:2353:2353))
        (PORT sclr (2150:2150:2150) (2060:2060:2060))
        (PORT sload (2283:2283:2283) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2079:2079:2079) (1986:1986:1986))
        (PORT datab (1582:1582:1582) (1495:1495:1495))
        (PORT datac (1208:1208:1208) (1147:1147:1147))
        (PORT datad (366:366:366) (461:461:461))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~205\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5301:5301:5301) (5239:5239:5239))
        (PORT datab (2101:2101:2101) (1881:1881:1881))
        (PORT datac (4373:4373:4373) (4035:4035:4035))
        (PORT datad (4935:4935:4935) (4792:4792:4792))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5626:5626:5626) (5170:5170:5170))
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (PORT ena (13726:13726:13726) (14428:14428:14428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8841:8841:8841) (8297:8297:8297))
        (PORT d[1] (11464:11464:11464) (10833:10833:10833))
        (PORT d[2] (9865:9865:9865) (9250:9250:9250))
        (PORT d[3] (9139:9139:9139) (8759:8759:8759))
        (PORT d[4] (8161:8161:8161) (7833:7833:7833))
        (PORT d[5] (7472:7472:7472) (7212:7212:7212))
        (PORT d[6] (10260:10260:10260) (9778:9778:9778))
        (PORT d[7] (10480:10480:10480) (9508:9508:9508))
        (PORT d[8] (5909:5909:5909) (5824:5824:5824))
        (PORT d[9] (8905:8905:8905) (8488:8488:8488))
        (PORT d[10] (9353:9353:9353) (8838:8838:8838))
        (PORT d[11] (8368:8368:8368) (7928:7928:7928))
        (PORT d[12] (7807:7807:7807) (7483:7483:7483))
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (PORT ena (13721:13721:13721) (14423:14423:14423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6499:6499:6499) (6547:6547:6547))
        (PORT clk (2814:2814:2814) (2831:2831:2831))
        (PORT ena (13721:13721:13721) (14423:14423:14423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7969:7969:7969) (7442:7442:7442))
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (PORT ena (13726:13726:13726) (14428:14428:14428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2836:2836:2836))
        (PORT d[0] (13726:13726:13726) (14428:14428:14428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5192:5192:5192) (4753:4753:4753))
        (PORT clk (2799:2799:2799) (2817:2817:2817))
        (PORT ena (14121:14121:14121) (14847:14847:14847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8483:8483:8483) (7945:7945:7945))
        (PORT d[1] (10689:10689:10689) (10114:10114:10114))
        (PORT d[2] (9137:9137:9137) (8566:8566:8566))
        (PORT d[3] (8683:8683:8683) (8350:8350:8350))
        (PORT d[4] (7015:7015:7015) (6759:6759:6759))
        (PORT d[5] (7075:7075:7075) (6830:6830:6830))
        (PORT d[6] (9848:9848:9848) (9389:9389:9389))
        (PORT d[7] (9592:9592:9592) (8680:8680:8680))
        (PORT d[8] (6610:6610:6610) (6447:6447:6447))
        (PORT d[9] (8169:8169:8169) (7797:7797:7797))
        (PORT d[10] (8454:8454:8454) (8005:8005:8005))
        (PORT d[11] (6973:6973:6973) (6637:6637:6637))
        (PORT d[12] (7361:7361:7361) (7060:7060:7060))
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (PORT ena (14116:14116:14116) (14842:14842:14842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (5075:5075:5075))
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (PORT ena (14116:14116:14116) (14842:14842:14842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7568:7568:7568) (7069:7069:7069))
        (PORT clk (2799:2799:2799) (2817:2817:2817))
        (PORT ena (14121:14121:14121) (14847:14847:14847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2817:2817:2817))
        (PORT d[0] (14121:14121:14121) (14847:14847:14847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~206\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4437:4437:4437) (4084:4084:4084))
        (PORT datab (2347:2347:2347) (2195:2195:2195))
        (PORT datac (2958:2958:2958) (2628:2628:2628))
        (PORT datad (4934:4934:4934) (4790:4790:4790))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5189:5189:5189))
        (PORT clk (2824:2824:2824) (2842:2842:2842))
        (PORT ena (13732:13732:13732) (14440:14440:14440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7650:7650:7650) (7238:7238:7238))
        (PORT d[1] (11526:11526:11526) (10900:10900:10900))
        (PORT d[2] (9930:9930:9930) (9314:9314:9314))
        (PORT d[3] (8662:8662:8662) (8328:8328:8328))
        (PORT d[4] (7824:7824:7824) (7524:7524:7524))
        (PORT d[5] (7893:7893:7893) (7600:7600:7600))
        (PORT d[6] (10676:10676:10676) (10166:10166:10166))
        (PORT d[7] (10414:10414:10414) (9449:9449:9449))
        (PORT d[8] (6381:6381:6381) (6263:6263:6263))
        (PORT d[9] (8947:8947:8947) (8529:8529:8529))
        (PORT d[10] (9293:9293:9293) (8785:8785:8785))
        (PORT d[11] (8416:8416:8416) (7972:7972:7972))
        (PORT d[12] (7741:7741:7741) (7428:7428:7428))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (13727:13727:13727) (14435:14435:14435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6915:6915:6915) (6480:6480:6480))
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (PORT ena (13727:13727:13727) (14435:14435:14435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8371:8371:8371) (7818:7818:7818))
        (PORT clk (2824:2824:2824) (2842:2842:2842))
        (PORT ena (13732:13732:13732) (14440:14440:14440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2842:2842:2842))
        (PORT d[0] (13732:13732:13732) (14440:14440:14440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1732:1732:1732))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1732:1732:1732))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (3693:3693:3693))
        (PORT clk (2799:2799:2799) (2816:2816:2816))
        (PORT ena (14164:14164:14164) (14958:14958:14958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7608:7608:7608) (7118:7118:7118))
        (PORT d[1] (9846:9846:9846) (9294:9294:9294))
        (PORT d[2] (6322:6322:6322) (5829:5829:5829))
        (PORT d[3] (8275:8275:8275) (7594:7594:7594))
        (PORT d[4] (6099:6099:6099) (5804:5804:5804))
        (PORT d[5] (6649:6649:6649) (6389:6389:6389))
        (PORT d[6] (9401:9401:9401) (8916:8916:8916))
        (PORT d[7] (8503:8503:8503) (7757:7757:7757))
        (PORT d[8] (7461:7461:7461) (7200:7200:7200))
        (PORT d[9] (5904:5904:5904) (5617:5617:5617))
        (PORT d[10] (9445:9445:9445) (8966:8966:8966))
        (PORT d[11] (6869:6869:6869) (6491:6491:6491))
        (PORT d[12] (7626:7626:7626) (7261:7261:7261))
        (PORT clk (2795:2795:2795) (2811:2811:2811))
        (PORT ena (14159:14159:14159) (14953:14953:14953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6952:6952:6952) (6483:6483:6483))
        (PORT clk (2795:2795:2795) (2811:2811:2811))
        (PORT ena (14159:14159:14159) (14953:14953:14953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7928:7928:7928) (7373:7373:7373))
        (PORT clk (2799:2799:2799) (2816:2816:2816))
        (PORT ena (14164:14164:14164) (14958:14958:14958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2816:2816:2816))
        (PORT d[0] (14164:14164:14164) (14958:14958:14958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1706:1706:1706))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1706:1706:1706))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~207\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4977:4977:4977) (4849:4849:4849))
        (PORT datac (2898:2898:2898) (2672:2672:2672))
        (PORT datad (877:877:877) (819:819:819))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~208\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5301:5301:5301) (5239:5239:5239))
        (PORT datab (278:278:278) (304:304:304))
        (PORT datac (4372:4372:4372) (4035:4035:4035))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2636:2636:2636))
        (PORT clk (2828:2828:2828) (2841:2841:2841))
        (PORT ena (4720:4720:4720) (4978:4978:4978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3264:3264:3264))
        (PORT d[1] (9684:9684:9684) (9062:9062:9062))
        (PORT d[2] (6263:6263:6263) (5824:5824:5824))
        (PORT d[3] (3057:3057:3057) (2831:2831:2831))
        (PORT d[4] (3534:3534:3534) (3294:3294:3294))
        (PORT d[5] (8668:8668:8668) (8331:8331:8331))
        (PORT d[6] (9635:9635:9635) (9058:9058:9058))
        (PORT d[7] (6538:6538:6538) (6500:6500:6500))
        (PORT d[8] (6431:6431:6431) (6105:6105:6105))
        (PORT d[9] (6145:6145:6145) (5779:5779:5779))
        (PORT d[10] (7389:7389:7389) (6987:6987:6987))
        (PORT d[11] (6365:6365:6365) (5894:5894:5894))
        (PORT d[12] (4886:4886:4886) (4670:4670:4670))
        (PORT clk (2824:2824:2824) (2836:2836:2836))
        (PORT ena (4715:4715:4715) (4973:4973:4973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (2912:2912:2912))
        (PORT clk (2824:2824:2824) (2836:2836:2836))
        (PORT ena (4715:4715:4715) (4973:4973:4973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4320:4320:4320))
        (PORT clk (2828:2828:2828) (2841:2841:2841))
        (PORT ena (4720:4720:4720) (4978:4978:4978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2841:2841:2841))
        (PORT d[0] (4720:4720:4720) (4978:4978:4978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4037:4037:4037))
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (PORT ena (13730:13730:13730) (14489:14489:14489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7600:7600:7600) (7109:7109:7109))
        (PORT d[1] (10148:10148:10148) (9550:9550:9550))
        (PORT d[2] (9898:9898:9898) (9419:9419:9419))
        (PORT d[3] (8616:8616:8616) (7914:7914:7914))
        (PORT d[4] (6328:6328:6328) (6005:6005:6005))
        (PORT d[5] (7073:7073:7073) (6782:6782:6782))
        (PORT d[6] (9449:9449:9449) (8962:8962:8962))
        (PORT d[7] (5480:5480:5480) (4952:4952:4952))
        (PORT d[8] (7369:7369:7369) (7117:7117:7117))
        (PORT d[9] (5868:5868:5868) (5589:5589:5589))
        (PORT d[10] (9455:9455:9455) (8977:8977:8977))
        (PORT d[11] (6994:6994:6994) (6610:6610:6610))
        (PORT d[12] (7621:7621:7621) (7256:7256:7256))
        (PORT clk (2807:2807:2807) (2819:2819:2819))
        (PORT ena (13725:13725:13725) (14484:14484:14484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5093:5093:5093) (5078:5078:5078))
        (PORT clk (2807:2807:2807) (2819:2819:2819))
        (PORT ena (13725:13725:13725) (14484:14484:14484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8391:8391:8391) (7804:7804:7804))
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (PORT ena (13730:13730:13730) (14489:14489:14489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (PORT d[0] (13730:13730:13730) (14489:14489:14489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~202\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4978:4978:4978) (4849:4849:4849))
        (PORT datab (1732:1732:1732) (1523:1523:1523))
        (PORT datac (4372:4372:4372) (4035:4035:4035))
        (PORT datad (477:477:477) (448:448:448))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5604:5604:5604) (5152:5152:5152))
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (PORT ena (13718:13718:13718) (14421:14421:14421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8872:8872:8872) (8328:8328:8328))
        (PORT d[1] (12159:12159:12159) (11426:11426:11426))
        (PORT d[2] (9931:9931:9931) (9312:9312:9312))
        (PORT d[3] (8290:8290:8290) (7976:7976:7976))
        (PORT d[4] (7787:7787:7787) (7487:7487:7487))
        (PORT d[5] (7928:7928:7928) (7629:7629:7629))
        (PORT d[6] (10261:10261:10261) (9779:9779:9779))
        (PORT d[7] (10440:10440:10440) (9472:9472:9472))
        (PORT d[8] (5910:5910:5910) (5825:5825:5825))
        (PORT d[9] (8946:8946:8946) (8526:8526:8526))
        (PORT d[10] (9313:9313:9313) (8802:8802:8802))
        (PORT d[11] (8375:8375:8375) (7935:7935:7935))
        (PORT d[12] (7768:7768:7768) (7446:7446:7446))
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (PORT ena (13713:13713:13713) (14416:14416:14416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5983:5983:5983) (5939:5939:5939))
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (PORT ena (13713:13713:13713) (14416:14416:14416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8394:8394:8394) (7840:7840:7840))
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (PORT ena (13718:13718:13718) (14421:14421:14421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (PORT d[0] (13718:13718:13718) (14421:14421:14421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1730:1730:1730))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1730:1730:1730))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4454:4454:4454) (4044:4044:4044))
        (PORT clk (2816:2816:2816) (2833:2833:2833))
        (PORT ena (13720:13720:13720) (14480:14480:14480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8011:8011:8011) (7498:7498:7498))
        (PORT d[1] (10244:10244:10244) (9670:9670:9670))
        (PORT d[2] (10275:10275:10275) (9747:9747:9747))
        (PORT d[3] (8689:8689:8689) (7984:7984:7984))
        (PORT d[4] (6346:6346:6346) (6025:6025:6025))
        (PORT d[5] (7030:7030:7030) (6744:6744:6744))
        (PORT d[6] (9793:9793:9793) (9284:9284:9284))
        (PORT d[7] (5905:5905:5905) (5346:5346:5346))
        (PORT d[8] (7816:7816:7816) (7542:7542:7542))
        (PORT d[9] (6302:6302:6302) (5992:5992:5992))
        (PORT d[10] (9919:9919:9919) (9407:9407:9407))
        (PORT d[11] (6934:6934:6934) (6552:6552:6552))
        (PORT d[12] (8013:8013:8013) (7624:7624:7624))
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (PORT ena (13715:13715:13715) (14475:14475:14475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7475:7475:7475) (7175:7175:7175))
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (PORT ena (13715:13715:13715) (14475:14475:14475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8319:8319:8319) (7738:7738:7738))
        (PORT clk (2816:2816:2816) (2833:2833:2833))
        (PORT ena (13720:13720:13720) (14480:14480:14480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2833:2833:2833))
        (PORT d[0] (13720:13720:13720) (14480:14480:14480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~203\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4978:4978:4978) (4850:4850:4850))
        (PORT datab (275:275:275) (299:299:299))
        (PORT datac (2843:2843:2843) (2525:2525:2525))
        (PORT datad (882:882:882) (824:824:824))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (3992:3992:3992))
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (PORT ena (14127:14127:14127) (14917:14917:14917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7614:7614:7614) (7125:7125:7125))
        (PORT d[1] (10152:10152:10152) (9570:9570:9570))
        (PORT d[2] (9514:9514:9514) (9064:9064:9064))
        (PORT d[3] (8637:8637:8637) (7930:7930:7930))
        (PORT d[4] (5954:5954:5954) (5667:5667:5667))
        (PORT d[5] (7067:7067:7067) (6775:6775:6775))
        (PORT d[6] (9484:9484:9484) (8990:8990:8990))
        (PORT d[7] (8503:8503:8503) (7758:7758:7758))
        (PORT d[8] (7433:7433:7433) (7179:7179:7179))
        (PORT d[9] (5832:5832:5832) (5560:5560:5560))
        (PORT d[10] (9494:9494:9494) (9015:9015:9015))
        (PORT d[11] (6550:6550:6550) (6195:6195:6195))
        (PORT d[12] (7667:7667:7667) (7298:7298:7298))
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT ena (14122:14122:14122) (14912:14912:14912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6478:6478:6478) (6095:6095:6095))
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT ena (14122:14122:14122) (14912:14912:14912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8394:8394:8394) (7804:7804:7804))
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (PORT ena (14127:14127:14127) (14917:14917:14917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2820:2820:2820))
        (PORT d[0] (14127:14127:14127) (14917:14917:14917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5204:5204:5204) (4779:4779:4779))
        (PORT clk (2810:2810:2810) (2825:2825:2825))
        (PORT ena (14112:14112:14112) (14838:14838:14838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8475:8475:8475) (7957:7957:7957))
        (PORT d[1] (11778:11778:11778) (11068:11068:11068))
        (PORT d[2] (9534:9534:9534) (8933:8933:8933))
        (PORT d[3] (9106:9106:9106) (8740:8740:8740))
        (PORT d[4] (7349:7349:7349) (7071:7071:7071))
        (PORT d[5] (7528:7528:7528) (7255:7255:7255))
        (PORT d[6] (9856:9856:9856) (9397:9397:9397))
        (PORT d[7] (10045:10045:10045) (9100:9100:9100))
        (PORT d[8] (5435:5435:5435) (5383:5383:5383))
        (PORT d[9] (8561:8561:8561) (8158:8158:8158))
        (PORT d[10] (8924:8924:8924) (8443:8443:8443))
        (PORT d[11] (7994:7994:7994) (7575:7575:7575))
        (PORT d[12] (7360:7360:7360) (7062:7062:7062))
        (PORT clk (2806:2806:2806) (2820:2820:2820))
        (PORT ena (14107:14107:14107) (14833:14833:14833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6714:6714:6714) (6445:6445:6445))
        (PORT clk (2806:2806:2806) (2820:2820:2820))
        (PORT ena (14107:14107:14107) (14833:14833:14833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7994:7994:7994) (7466:7466:7466))
        (PORT clk (2810:2810:2810) (2825:2825:2825))
        (PORT ena (14112:14112:14112) (14838:14838:14838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2825:2825:2825))
        (PORT d[0] (14112:14112:14112) (14838:14838:14838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~200\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4978:4978:4978) (4849:4849:4849))
        (PORT datab (878:878:878) (832:832:832))
        (PORT datac (4373:4373:4373) (4035:4035:4035))
        (PORT datad (2541:2541:2541) (2243:2243:2243))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5642:5642:5642) (5190:5190:5190))
        (PORT clk (2824:2824:2824) (2844:2844:2844))
        (PORT ena (13332:13332:13332) (14011:14011:14011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8030:8030:8030) (7594:7594:7594))
        (PORT d[1] (11498:11498:11498) (10876:10876:10876))
        (PORT d[2] (9940:9940:9940) (9326:9326:9326))
        (PORT d[3] (9042:9042:9042) (8676:8676:8676))
        (PORT d[4] (7823:7823:7823) (7526:7526:7526))
        (PORT d[5] (7894:7894:7894) (7601:7601:7601))
        (PORT d[6] (10658:10658:10658) (10152:10152:10152))
        (PORT d[7] (10392:10392:10392) (9431:9431:9431))
        (PORT d[8] (6347:6347:6347) (6233:6233:6233))
        (PORT d[9] (8947:8947:8947) (8529:8529:8529))
        (PORT d[10] (9260:9260:9260) (8765:8765:8765))
        (PORT d[11] (7745:7745:7745) (7359:7359:7359))
        (PORT d[12] (8181:8181:8181) (7832:7832:7832))
        (PORT clk (2820:2820:2820) (2839:2839:2839))
        (PORT ena (13327:13327:13327) (14006:14006:14006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3760:3760:3760))
        (PORT clk (2820:2820:2820) (2839:2839:2839))
        (PORT ena (13327:13327:13327) (14006:14006:14006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8362:8362:8362) (7812:7812:7812))
        (PORT clk (2824:2824:2824) (2844:2844:2844))
        (PORT ena (13332:13332:13332) (14011:14011:14011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2844:2844:2844))
        (PORT d[0] (13332:13332:13332) (14011:14011:14011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1734:1734:1734))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1734:1734:1734))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5227:5227:5227) (4797:4797:4797))
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (PORT ena (14121:14121:14121) (14846:14846:14846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8443:8443:8443) (7926:7926:7926))
        (PORT d[1] (11069:11069:11069) (10458:10458:10458))
        (PORT d[2] (9468:9468:9468) (8870:8870:8870))
        (PORT d[3] (8745:8745:8745) (8395:8395:8395))
        (PORT d[4] (7757:7757:7757) (7449:7449:7449))
        (PORT d[5] (7073:7073:7073) (6837:6837:6837))
        (PORT d[6] (9855:9855:9855) (9397:9397:9397))
        (PORT d[7] (10085:10085:10085) (9136:9136:9136))
        (PORT d[8] (6611:6611:6611) (6448:6448:6448))
        (PORT d[9] (8520:8520:8520) (8121:8121:8121))
        (PORT d[10] (8851:8851:8851) (8374:8374:8374))
        (PORT d[11] (7987:7987:7987) (7569:7569:7569))
        (PORT d[12] (7399:7399:7399) (7098:7098:7098))
        (PORT clk (2799:2799:2799) (2817:2817:2817))
        (PORT ena (14116:14116:14116) (14841:14841:14841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6384:6384:6384) (6007:6007:6007))
        (PORT clk (2799:2799:2799) (2817:2817:2817))
        (PORT ena (14116:14116:14116) (14841:14841:14841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7576:7576:7576) (7078:7078:7078))
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (PORT ena (14121:14121:14121) (14846:14846:14846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (PORT d[0] (14121:14121:14121) (14846:14846:14846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~201\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4977:4977:4977) (4849:4849:4849))
        (PORT datab (275:275:275) (300:300:300))
        (PORT datac (3160:3160:3160) (2890:2890:2890))
        (PORT datad (2741:2741:2741) (2524:2524:2524))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~204\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (310:310:310))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4154:4154:4154) (3996:3996:3996))
        (PORT datad (5296:5296:5296) (5190:5190:5190))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~209\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (275:275:275) (299:299:299))
        (PORT datac (4157:4157:4157) (3999:3999:3999))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (347:347:347) (444:444:444))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2320:2320:2320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (583:583:583))
        (PORT datab (335:335:335) (412:412:412))
        (PORT datac (1492:1492:1492) (1395:1395:1395))
        (PORT datad (319:319:319) (352:352:352))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (997:997:997))
        (PORT datab (4966:4966:4966) (4654:4654:4654))
        (PORT datac (238:238:238) (264:264:264))
        (PORT datad (1428:1428:1428) (1343:1343:1343))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1552:1552:1552))
        (PORT datab (1372:1372:1372) (1372:1372:1372))
        (PORT datad (586:586:586) (591:591:591))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1372:1372:1372) (1344:1344:1344))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (PORT ena (1645:1645:1645) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1638:1638:1638) (1554:1554:1554))
        (PORT datad (933:933:933) (933:933:933))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6771:6771:6771) (6215:6215:6215))
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (PORT ena (15634:15634:15634) (16521:16521:16521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6482:6482:6482) (6054:6054:6054))
        (PORT d[1] (7749:7749:7749) (7332:7332:7332))
        (PORT d[2] (7831:7831:7831) (7471:7471:7471))
        (PORT d[3] (6622:6622:6622) (6074:6074:6074))
        (PORT d[4] (6948:6948:6948) (6661:6661:6661))
        (PORT d[5] (7101:7101:7101) (6853:6853:6853))
        (PORT d[6] (9053:9053:9053) (8642:8642:8642))
        (PORT d[7] (7301:7301:7301) (6623:6623:6623))
        (PORT d[8] (5626:5626:5626) (5465:5465:5465))
        (PORT d[9] (5904:5904:5904) (5681:5681:5681))
        (PORT d[10] (7834:7834:7834) (7441:7441:7441))
        (PORT d[11] (7035:7035:7035) (6993:6993:6993))
        (PORT d[12] (5628:5628:5628) (5376:5376:5376))
        (PORT clk (2797:2797:2797) (2808:2808:2808))
        (PORT ena (15629:15629:15629) (16516:16516:16516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4285:4285:4285))
        (PORT clk (2797:2797:2797) (2808:2808:2808))
        (PORT ena (15629:15629:15629) (16516:16516:16516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5394:5394:5394) (5512:5512:5512))
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (PORT ena (15634:15634:15634) (16521:16521:16521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2813:2813:2813))
        (PORT d[0] (15634:15634:15634) (16521:16521:16521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (2881:2881:2881))
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (PORT ena (12166:12166:12166) (12775:12775:12775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9333:9333:9333) (8835:8835:8835))
        (PORT d[1] (7921:7921:7921) (7595:7595:7595))
        (PORT d[2] (10715:10715:10715) (10184:10184:10184))
        (PORT d[3] (8452:8452:8452) (7778:7778:7778))
        (PORT d[4] (9347:9347:9347) (8964:8964:8964))
        (PORT d[5] (9053:9053:9053) (8696:8696:8696))
        (PORT d[6] (11877:11877:11877) (11300:11300:11300))
        (PORT d[7] (4836:4836:4836) (4900:4900:4900))
        (PORT d[8] (5656:5656:5656) (5470:5470:5470))
        (PORT d[9] (5851:5851:5851) (5667:5667:5667))
        (PORT d[10] (8502:8502:8502) (8264:8264:8264))
        (PORT d[11] (7883:7883:7883) (7606:7606:7606))
        (PORT d[12] (9443:9443:9443) (9026:9026:9026))
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (PORT ena (12161:12161:12161) (12770:12770:12770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7782:7782:7782) (7425:7425:7425))
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (PORT ena (12161:12161:12161) (12770:12770:12770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4193:4193:4193))
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (PORT ena (12166:12166:12166) (12775:12775:12775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (PORT d[0] (12166:12166:12166) (12775:12775:12775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2599:2599:2599) (2443:2443:2443))
        (PORT datab (5581:5581:5581) (5143:5143:5143))
        (PORT datac (3183:3183:3183) (2914:2914:2914))
        (PORT datad (4711:4711:4711) (4773:4773:4773))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5216:5216:5216) (4757:4757:4757))
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (PORT ena (14134:14134:14134) (14924:14924:14924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7909:7909:7909) (7367:7367:7367))
        (PORT d[1] (9314:9314:9314) (8794:8794:8794))
        (PORT d[2] (9476:9476:9476) (9025:9025:9025))
        (PORT d[3] (8210:8210:8210) (7531:7531:7531))
        (PORT d[4] (6096:6096:6096) (5822:5822:5822))
        (PORT d[5] (6648:6648:6648) (6388:6388:6388))
        (PORT d[6] (9016:9016:9016) (8559:8559:8559))
        (PORT d[7] (8084:8084:8084) (7363:7363:7363))
        (PORT d[8] (7419:7419:7419) (7162:7162:7162))
        (PORT d[9] (5851:5851:5851) (5569:5569:5569))
        (PORT d[10] (9398:9398:9398) (8918:8918:8918))
        (PORT d[11] (6526:6526:6526) (6168:6168:6168))
        (PORT d[12] (7266:7266:7266) (6921:6921:6921))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (14129:14129:14129) (14919:14919:14919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5419:5419:5419) (5307:5307:5307))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (14129:14129:14129) (14919:14919:14919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6987:6987:6987) (6988:6988:6988))
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (PORT ena (14134:14134:14134) (14924:14924:14924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (PORT d[0] (14134:14134:14134) (14924:14924:14924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6445:6445:6445) (5933:5933:5933))
        (PORT clk (2804:2804:2804) (2816:2816:2816))
        (PORT ena (15595:15595:15595) (16491:16491:16491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6852:6852:6852) (6382:6382:6382))
        (PORT d[1] (8131:8131:8131) (7699:7699:7699))
        (PORT d[2] (7848:7848:7848) (7485:7485:7485))
        (PORT d[3] (6598:6598:6598) (6047:6047:6047))
        (PORT d[4] (6920:6920:6920) (6618:6618:6618))
        (PORT d[5] (7053:7053:7053) (6807:6807:6807))
        (PORT d[6] (9004:9004:9004) (8597:8597:8597))
        (PORT d[7] (7302:7302:7302) (6624:6624:6624))
        (PORT d[8] (5258:5258:5258) (5122:5122:5122))
        (PORT d[9] (5918:5918:5918) (5697:5697:5697))
        (PORT d[10] (7448:7448:7448) (7087:7087:7087))
        (PORT d[11] (7027:7027:7027) (6984:6984:6984))
        (PORT d[12] (5993:5993:5993) (5716:5716:5716))
        (PORT clk (2800:2800:2800) (2811:2811:2811))
        (PORT ena (15590:15590:15590) (16486:16486:16486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9682:9682:9682) (9500:9500:9500))
        (PORT clk (2800:2800:2800) (2811:2811:2811))
        (PORT ena (15590:15590:15590) (16486:16486:16486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5391:5391:5391) (5504:5504:5504))
        (PORT clk (2804:2804:2804) (2816:2816:2816))
        (PORT ena (15595:15595:15595) (16491:16491:16491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2816:2816:2816))
        (PORT d[0] (15595:15595:15595) (16491:16491:16491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2817:2817:2817))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1706:1706:1706))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1706:1706:1706))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2232:2232:2232))
        (PORT datab (955:955:955) (889:889:889))
        (PORT datac (2593:2593:2593) (2557:2557:2557))
        (PORT datad (4934:4934:4934) (4791:4791:4791))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6555:6555:6555) (6033:6033:6033))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (14936:14936:14936) (15723:15723:15723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7616:7616:7616) (7156:7156:7156))
        (PORT d[1] (9844:9844:9844) (9315:9315:9315))
        (PORT d[2] (8665:8665:8665) (8116:8116:8116))
        (PORT d[3] (10355:10355:10355) (9913:9913:9913))
        (PORT d[4] (6569:6569:6569) (6335:6335:6335))
        (PORT d[5] (6654:6654:6654) (6439:6439:6439))
        (PORT d[6] (9030:9030:9030) (8623:8623:8623))
        (PORT d[7] (9230:9230:9230) (8339:8339:8339))
        (PORT d[8] (5865:5865:5865) (5753:5753:5753))
        (PORT d[9] (7729:7729:7729) (7382:7382:7382))
        (PORT d[10] (8065:8065:8065) (7637:7637:7637))
        (PORT d[11] (6524:6524:6524) (6215:6215:6215))
        (PORT d[12] (6514:6514:6514) (6271:6271:6271))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (14931:14931:14931) (15718:15718:15718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5321:5321:5321))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (14931:14931:14931) (15718:15718:15718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4153:4153:4153))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (14936:14936:14936) (15723:15723:15723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT d[0] (14936:14936:14936) (15723:15723:15723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6770:6770:6770) (6238:6238:6238))
        (PORT clk (2787:2787:2787) (2798:2798:2798))
        (PORT ena (15236:15236:15236) (16089:16089:16089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6443:6443:6443) (5995:5995:5995))
        (PORT d[1] (8127:8127:8127) (7675:7675:7675))
        (PORT d[2] (8262:8262:8262) (7877:7877:7877))
        (PORT d[3] (6215:6215:6215) (5690:5690:5690))
        (PORT d[4] (6885:6885:6885) (6609:6609:6609))
        (PORT d[5] (7445:7445:7445) (7172:7172:7172))
        (PORT d[6] (9038:9038:9038) (8627:8627:8627))
        (PORT d[7] (7185:7185:7185) (6518:6518:6518))
        (PORT d[8] (5721:5721:5721) (5561:5561:5561))
        (PORT d[9] (5903:5903:5903) (5682:5682:5682))
        (PORT d[10] (7841:7841:7841) (7457:7457:7457))
        (PORT d[11] (7421:7421:7421) (7352:7352:7352))
        (PORT d[12] (6036:6036:6036) (5763:5763:5763))
        (PORT clk (2783:2783:2783) (2793:2793:2793))
        (PORT ena (15231:15231:15231) (16084:16084:16084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6602:6602:6602) (6235:6235:6235))
        (PORT clk (2783:2783:2783) (2793:2793:2793))
        (PORT ena (15231:15231:15231) (16084:16084:16084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5828:5828:5828) (5914:5914:5914))
        (PORT clk (2787:2787:2787) (2798:2798:2798))
        (PORT ena (15236:15236:15236) (16089:16089:16089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2798:2798:2798))
        (PORT d[0] (15236:15236:15236) (16089:16089:16089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (4484:4484:4484))
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT ena (14103:14103:14103) (14902:14902:14902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7212:7212:7212) (6746:6746:6746))
        (PORT d[1] (9803:9803:9803) (9237:9237:9237))
        (PORT d[2] (5977:5977:5977) (5519:5519:5519))
        (PORT d[3] (8202:8202:8202) (7521:7521:7521))
        (PORT d[4] (6073:6073:6073) (5800:5800:5800))
        (PORT d[5] (6640:6640:6640) (6379:6379:6379))
        (PORT d[6] (9079:9079:9079) (8622:8622:8622))
        (PORT d[7] (8119:8119:8119) (7401:7401:7401))
        (PORT d[8] (6975:6975:6975) (6748:6748:6748))
        (PORT d[9] (5788:5788:5788) (5491:5491:5491))
        (PORT d[10] (9028:9028:9028) (8573:8573:8573))
        (PORT d[11] (6090:6090:6090) (5764:5764:5764))
        (PORT d[12] (7279:7279:7279) (6937:6937:6937))
        (PORT clk (2788:2788:2788) (2801:2801:2801))
        (PORT ena (14098:14098:14098) (14897:14897:14897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7196:7196:7196) (6966:6966:6966))
        (PORT clk (2788:2788:2788) (2801:2801:2801))
        (PORT ena (14098:14098:14098) (14897:14897:14897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7022:7022:7022) (7013:7013:7013))
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT ena (14103:14103:14103) (14902:14902:14902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2806:2806:2806))
        (PORT d[0] (14103:14103:14103) (14902:14902:14902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1696:1696:1696))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1696:1696:1696))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4977:4977:4977) (4849:4849:4849))
        (PORT datab (2594:2594:2594) (2403:2403:2403))
        (PORT datac (4373:4373:4373) (4036:4036:4036))
        (PORT datad (1181:1181:1181) (1070:1070:1070))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6958:6958:6958) (6380:6380:6380))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (14505:14505:14505) (15257:15257:15257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8077:8077:8077) (7583:7583:7583))
        (PORT d[1] (10345:10345:10345) (9790:9790:9790))
        (PORT d[2] (9075:9075:9075) (8504:8504:8504))
        (PORT d[3] (8310:8310:8310) (7993:7993:7993))
        (PORT d[4] (6936:6936:6936) (6676:6676:6676))
        (PORT d[5] (7110:7110:7110) (6860:6860:6860))
        (PORT d[6] (9455:9455:9455) (9019:9019:9019))
        (PORT d[7] (9650:9650:9650) (8729:8729:8729))
        (PORT d[8] (6238:6238:6238) (6103:6103:6103))
        (PORT d[9] (8135:8135:8135) (7764:7764:7764))
        (PORT d[10] (8414:8414:8414) (7965:7965:7965))
        (PORT d[11] (7623:7623:7623) (7231:7231:7231))
        (PORT d[12] (6951:6951:6951) (6677:6677:6677))
        (PORT clk (2787:2787:2787) (2802:2802:2802))
        (PORT ena (14500:14500:14500) (15252:15252:15252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3375:3375:3375))
        (PORT clk (2787:2787:2787) (2802:2802:2802))
        (PORT ena (14500:14500:14500) (15252:15252:15252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4729:4729:4729) (4768:4768:4768))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (14505:14505:14505) (15257:15257:15257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT d[0] (14505:14505:14505) (15257:15257:15257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4977:4977:4977) (4849:4849:4849))
        (PORT datab (3321:3321:3321) (2959:2959:2959))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (2979:2979:2979) (2636:2636:2636))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~184\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5303:5303:5303) (5241:5241:5241))
        (PORT datab (274:274:274) (299:299:299))
        (PORT datac (4152:4152:4152) (3995:3995:3995))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1546:1546:1546))
        (PORT datac (929:929:929) (929:929:929))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1672:1672:1672))
        (PORT d[1] (2065:2065:2065) (1918:1918:1918))
        (PORT d[2] (2522:2522:2522) (2316:2316:2316))
        (PORT d[3] (2901:2901:2901) (2622:2622:2622))
        (PORT clk (2847:2847:2847) (2862:2862:2862))
        (PORT ena (5534:5534:5534) (5810:5810:5810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1755:1755:1755))
        (PORT d[1] (2188:2188:2188) (2048:2048:2048))
        (PORT d[2] (3528:3528:3528) (3251:3251:3251))
        (PORT d[3] (3417:3417:3417) (3151:3151:3151))
        (PORT d[4] (2670:2670:2670) (2463:2463:2463))
        (PORT d[5] (9446:9446:9446) (9070:9070:9070))
        (PORT d[6] (4139:4139:4139) (3797:3797:3797))
        (PORT d[7] (7377:7377:7377) (7300:7300:7300))
        (PORT d[8] (4234:4234:4234) (3996:3996:3996))
        (PORT d[9] (3074:3074:3074) (2865:2865:2865))
        (PORT d[10] (4900:4900:4900) (4491:4491:4491))
        (PORT clk (2843:2843:2843) (2857:2857:2857))
        (PORT ena (5529:5529:5529) (5805:5805:5805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2919:2919:2919))
        (PORT clk (2843:2843:2843) (2857:2857:2857))
        (PORT ena (5529:5529:5529) (5805:5805:5805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3308:3308:3308))
        (PORT clk (2847:2847:2847) (2862:2862:2862))
        (PORT ena (5534:5534:5534) (5810:5810:5810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2862:2862:2862))
        (PORT d[0] (5534:5534:5534) (5810:5810:5810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1752:1752:1752))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1752:1752:1752))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~185\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5302:5302:5302) (5240:5240:5240))
        (PORT datab (2938:2938:2938) (2635:2635:2635))
        (PORT datac (4373:4373:4373) (4036:4036:4036))
        (PORT datad (4935:4935:4935) (4792:4792:4792))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6415:6415:6415) (5906:5906:5906))
        (PORT clk (2807:2807:2807) (2818:2818:2818))
        (PORT ena (15987:15987:15987) (16902:16902:16902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7167:7167:7167) (6669:6669:6669))
        (PORT d[1] (8221:8221:8221) (7785:7785:7785))
        (PORT d[2] (7458:7458:7458) (7118:7118:7118))
        (PORT d[3] (6639:6639:6639) (6097:6097:6097))
        (PORT d[4] (7235:7235:7235) (6916:6916:6916))
        (PORT d[5] (7039:7039:7039) (6791:6791:6791))
        (PORT d[6] (9044:9044:9044) (8633:8633:8633))
        (PORT d[7] (7688:7688:7688) (6981:6981:6981))
        (PORT d[8] (5275:5275:5275) (5133:5133:5133))
        (PORT d[9] (5956:5956:5956) (5735:5735:5735))
        (PORT d[10] (7487:7487:7487) (7124:7124:7124))
        (PORT d[11] (6593:6593:6593) (6580:6580:6580))
        (PORT d[12] (5647:5647:5647) (5389:5389:5389))
        (PORT clk (2803:2803:2803) (2813:2813:2813))
        (PORT ena (15982:15982:15982) (16897:16897:16897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6431:6431:6431) (5956:5956:5956))
        (PORT clk (2803:2803:2803) (2813:2813:2813))
        (PORT ena (15982:15982:15982) (16897:16897:16897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (5092:5092:5092))
        (PORT clk (2807:2807:2807) (2818:2818:2818))
        (PORT ena (15987:15987:15987) (16902:16902:16902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2818:2818:2818))
        (PORT d[0] (15987:15987:15987) (16902:16902:16902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4034:4034:4034))
        (PORT clk (2824:2824:2824) (2840:2840:2840))
        (PORT ena (13299:13299:13299) (14032:14032:14032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8716:8716:8716) (8127:8127:8127))
        (PORT d[1] (10122:10122:10122) (9556:9556:9556))
        (PORT d[2] (6743:6743:6743) (6226:6226:6226))
        (PORT d[3] (9053:9053:9053) (8333:8333:8333))
        (PORT d[4] (6555:6555:6555) (6311:6311:6311))
        (PORT d[5] (7469:7469:7469) (7150:7150:7150))
        (PORT d[6] (10211:10211:10211) (9671:9671:9671))
        (PORT d[7] (6266:6266:6266) (5684:5684:5684))
        (PORT d[8] (8231:8231:8231) (7929:7929:7929))
        (PORT d[9] (6618:6618:6618) (6285:6285:6285))
        (PORT d[10] (10238:10238:10238) (9704:9704:9704))
        (PORT d[11] (7795:7795:7795) (7357:7357:7357))
        (PORT d[12] (8402:8402:8402) (7989:7989:7989))
        (PORT clk (2820:2820:2820) (2835:2835:2835))
        (PORT ena (13294:13294:13294) (14027:14027:14027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8119:8119:8119) (7544:7544:7544))
        (PORT clk (2820:2820:2820) (2835:2835:2835))
        (PORT ena (13294:13294:13294) (14027:14027:14027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3321:3321:3321))
        (PORT clk (2824:2824:2824) (2840:2840:2840))
        (PORT ena (13299:13299:13299) (14032:14032:14032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2840:2840:2840))
        (PORT d[0] (13299:13299:13299) (14032:14032:14032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1730:1730:1730))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1730:1730:1730))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~186\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3333:3333:3333) (3325:3325:3325))
        (PORT datab (3933:3933:3933) (3620:3620:3620))
        (PORT datac (5814:5814:5814) (5353:5353:5353))
        (PORT datad (1240:1240:1240) (1128:1128:1128))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (2969:2969:2969))
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (PORT ena (12075:12075:12075) (12725:12725:12725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7641:7641:7641) (7091:7091:7091))
        (PORT d[1] (11420:11420:11420) (10765:10765:10765))
        (PORT d[2] (8339:8339:8339) (7728:7728:7728))
        (PORT d[3] (9951:9951:9951) (9184:9184:9184))
        (PORT d[4] (6998:6998:6998) (6733:6733:6733))
        (PORT d[5] (8781:8781:8781) (8381:8381:8381))
        (PORT d[6] (10994:10994:10994) (10416:10416:10416))
        (PORT d[7] (7183:7183:7183) (6553:6553:6553))
        (PORT d[8] (4856:4856:4856) (4650:4650:4650))
        (PORT d[9] (7452:7452:7452) (7067:7067:7067))
        (PORT d[10] (11156:11156:11156) (10579:10579:10579))
        (PORT d[11] (8673:8673:8673) (8175:8175:8175))
        (PORT d[12] (9156:9156:9156) (8692:8692:8692))
        (PORT clk (2809:2809:2809) (2823:2823:2823))
        (PORT ena (12070:12070:12070) (12720:12720:12720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5805:5805:5805) (5462:5462:5462))
        (PORT clk (2809:2809:2809) (2823:2823:2823))
        (PORT ena (12070:12070:12070) (12720:12720:12720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3206:3206:3206))
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (PORT ena (12075:12075:12075) (12725:12725:12725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2828:2828:2828))
        (PORT d[0] (12075:12075:12075) (12725:12725:12725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (3758:3758:3758))
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (PORT ena (13308:13308:13308) (14040:14040:14040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7987:7987:7987) (7472:7472:7472))
        (PORT d[1] (10517:10517:10517) (9893:9893:9893))
        (PORT d[2] (6373:6373:6373) (5893:5893:5893))
        (PORT d[3] (9045:9045:9045) (8323:8323:8323))
        (PORT d[4] (6479:6479:6479) (6227:6227:6227))
        (PORT d[5] (7468:7468:7468) (7149:7149:7149))
        (PORT d[6] (9840:9840:9840) (9328:9328:9328))
        (PORT d[7] (5875:5875:5875) (5317:5317:5317))
        (PORT d[8] (7722:7722:7722) (7442:7442:7442))
        (PORT d[9] (6268:6268:6268) (5962:5962:5962))
        (PORT d[10] (9850:9850:9850) (9350:9350:9350))
        (PORT d[11] (7406:7406:7406) (6993:6993:6993))
        (PORT d[12] (8041:8041:8041) (7646:7646:7646))
        (PORT clk (2817:2817:2817) (2833:2833:2833))
        (PORT ena (13303:13303:13303) (14035:14035:14035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (3571:3571:3571))
        (PORT clk (2817:2817:2817) (2833:2833:2833))
        (PORT ena (13303:13303:13303) (14035:14035:14035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3306:3306:3306))
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (PORT ena (13308:13308:13308) (14040:14040:14040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2838:2838:2838))
        (PORT d[0] (13308:13308:13308) (14040:14040:14040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1728:1728:1728))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1728:1728:1728))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~187\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3327:3327:3327) (3318:3318:3318))
        (PORT datac (1240:1240:1240) (1171:1171:1171))
        (PORT datad (1600:1600:1600) (1441:1441:1441))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~188\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5877:5877:5877) (5401:5401:5401))
        (PORT datab (275:275:275) (299:299:299))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (4423:4423:4423) (4344:4344:4344))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~189\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (310:310:310))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (4156:4156:4156) (3999:3999:3999))
        (PORT datad (1558:1558:1558) (1457:1457:1457))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1489:1489:1489))
        (PORT datab (1994:1994:1994) (1842:1842:1842))
        (PORT datac (1099:1099:1099) (1170:1170:1170))
        (PORT datad (769:769:769) (692:692:692))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT asdata (1692:1692:1692) (1648:1648:1648))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (794:794:794))
        (PORT datab (3690:3690:3690) (3504:3504:3504))
        (PORT datac (875:875:875) (858:858:858))
        (PORT datad (500:500:500) (523:523:523))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1197:1197:1197) (1083:1083:1083))
        (PORT datad (1237:1237:1237) (1181:1181:1181))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1291:1291:1291))
        (PORT datab (1817:1817:1817) (1635:1635:1635))
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (924:924:924))
        (PORT datab (1085:1085:1085) (1048:1048:1048))
        (PORT datac (273:273:273) (304:304:304))
        (PORT datad (1151:1151:1151) (1049:1049:1049))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2411:2411:2411))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2347:2347:2347))
        (PORT ena (1106:1106:1106) (1090:1090:1090))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1501:1501:1501))
        (PORT datab (1524:1524:1524) (1510:1510:1510))
        (PORT datac (1452:1452:1452) (1381:1381:1381))
        (PORT datad (293:293:293) (362:362:362))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1243:1243:1243))
        (PORT datab (1991:1991:1991) (1839:1839:1839))
        (PORT datac (2032:2032:2032) (1918:1918:1918))
        (PORT datad (2686:2686:2686) (2513:2513:2513))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (799:799:799))
        (PORT datab (852:852:852) (762:762:762))
        (PORT datad (1946:1946:1946) (1821:1821:1821))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1318:1318:1318) (1260:1260:1260))
        (PORT clrn (2403:2403:2403) (2352:2352:2352))
        (PORT sclr (1512:1512:1512) (1613:1613:1613))
        (PORT sload (1650:1650:1650) (1754:1754:1754))
        (PORT ena (1780:1780:1780) (1730:1730:1730))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1672:1672:1672))
        (PORT datab (1610:1610:1610) (1537:1537:1537))
        (PORT datac (1735:1735:1735) (1670:1670:1670))
        (PORT datad (2073:2073:2073) (1967:1967:1967))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (4689:4689:4689))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (17328:17328:17328) (18511:18511:18511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (5315:5315:5315))
        (PORT d[1] (9019:9019:9019) (8642:8642:8642))
        (PORT d[2] (6886:6886:6886) (6504:6504:6504))
        (PORT d[3] (7935:7935:7935) (7461:7461:7461))
        (PORT d[4] (8991:8991:8991) (8262:8262:8262))
        (PORT d[5] (5998:5998:5998) (5664:5664:5664))
        (PORT d[6] (8747:8747:8747) (8243:8243:8243))
        (PORT d[7] (4250:4250:4250) (4240:4240:4240))
        (PORT d[8] (5292:5292:5292) (5183:5183:5183))
        (PORT d[9] (7954:7954:7954) (7304:7304:7304))
        (PORT d[10] (7711:7711:7711) (7368:7368:7368))
        (PORT d[11] (5771:5771:5771) (5550:5550:5550))
        (PORT d[12] (5326:5326:5326) (5179:5179:5179))
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (PORT ena (17323:17323:17323) (18506:18506:18506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5798:5798:5798) (5485:5485:5485))
        (PORT clk (2806:2806:2806) (2822:2822:2822))
        (PORT ena (17323:17323:17323) (18506:18506:18506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (3949:3949:3949))
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT ena (17328:17328:17328) (18511:18511:18511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2827:2827:2827))
        (PORT d[0] (17328:17328:17328) (18511:18511:18511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4673:4673:4673))
        (PORT clk (2761:2761:2761) (2778:2778:2778))
        (PORT ena (16588:16588:16588) (17727:17727:17727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (4883:4883:4883))
        (PORT d[1] (9430:9430:9430) (9023:9023:9023))
        (PORT d[2] (7776:7776:7776) (7345:7345:7345))
        (PORT d[3] (8778:8778:8778) (8284:8284:8284))
        (PORT d[4] (9856:9856:9856) (9085:9085:9085))
        (PORT d[5] (6783:6783:6783) (6410:6410:6410))
        (PORT d[6] (9593:9593:9593) (9035:9035:9035))
        (PORT d[7] (6153:6153:6153) (5983:5983:5983))
        (PORT d[8] (6170:6170:6170) (6000:6000:6000))
        (PORT d[9] (8780:8780:8780) (8076:8076:8076))
        (PORT d[10] (8548:8548:8548) (8150:8150:8150))
        (PORT d[11] (6632:6632:6632) (6356:6356:6356))
        (PORT d[12] (6177:6177:6177) (5978:5978:5978))
        (PORT clk (2757:2757:2757) (2773:2773:2773))
        (PORT ena (16583:16583:16583) (17722:17722:17722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7824:7824:7824) (7459:7459:7459))
        (PORT clk (2757:2757:2757) (2773:2773:2773))
        (PORT ena (16583:16583:16583) (17722:17722:17722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3538:3538:3538))
        (PORT clk (2761:2761:2761) (2778:2778:2778))
        (PORT ena (16588:16588:16588) (17727:17727:17727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2778:2778:2778))
        (PORT d[0] (16588:16588:16588) (17727:17727:17727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5106:5106:5106) (4980:4980:4980))
        (PORT datab (4851:4851:4851) (4539:4539:4539))
        (PORT datac (2983:2983:2983) (2783:2783:2783))
        (PORT datad (2658:2658:2658) (2356:2356:2356))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (4857:4857:4857))
        (PORT clk (2794:2794:2794) (2807:2807:2807))
        (PORT ena (16005:16005:16005) (16931:16931:16931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6257:6257:6257) (6057:6057:6057))
        (PORT d[1] (8937:8937:8937) (8454:8454:8454))
        (PORT d[2] (6492:6492:6492) (6088:6088:6088))
        (PORT d[3] (7194:7194:7194) (6792:6792:6792))
        (PORT d[4] (7155:7155:7155) (6662:6662:6662))
        (PORT d[5] (5942:5942:5942) (5572:5572:5572))
        (PORT d[6] (7930:7930:7930) (7323:7323:7323))
        (PORT d[7] (4599:4599:4599) (4506:4506:4506))
        (PORT d[8] (4968:4968:4968) (4842:4842:4842))
        (PORT d[9] (6869:6869:6869) (6380:6380:6380))
        (PORT d[10] (7295:7295:7295) (6923:6923:6923))
        (PORT d[11] (6457:6457:6457) (6305:6305:6305))
        (PORT d[12] (5350:5350:5350) (5131:5131:5131))
        (PORT clk (2790:2790:2790) (2802:2802:2802))
        (PORT ena (16000:16000:16000) (16926:16926:16926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (3993:3993:3993))
        (PORT clk (2790:2790:2790) (2802:2802:2802))
        (PORT ena (16000:16000:16000) (16926:16926:16926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (4123:4123:4123))
        (PORT clk (2794:2794:2794) (2807:2807:2807))
        (PORT ena (16005:16005:16005) (16931:16931:16931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2807:2807:2807))
        (PORT d[0] (16005:16005:16005) (16931:16931:16931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4980:4980:4980) (4865:4865:4865))
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (PORT ena (5332:5332:5332) (5527:5527:5527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6675:6675:6675) (6445:6445:6445))
        (PORT d[1] (7233:7233:7233) (6740:6740:6740))
        (PORT d[2] (6933:6933:6933) (6468:6468:6468))
        (PORT d[3] (8032:8032:8032) (7579:7579:7579))
        (PORT d[4] (7181:7181:7181) (6690:6690:6690))
        (PORT d[5] (5168:5168:5168) (4855:4855:4855))
        (PORT d[6] (7883:7883:7883) (7281:7281:7281))
        (PORT d[7] (5321:5321:5321) (5179:5179:5179))
        (PORT d[8] (5218:5218:5218) (5062:5062:5062))
        (PORT d[9] (6587:6587:6587) (6112:6112:6112))
        (PORT d[10] (7357:7357:7357) (6984:6984:6984))
        (PORT d[11] (6439:6439:6439) (6293:6293:6293))
        (PORT d[12] (5306:5306:5306) (5089:5089:5089))
        (PORT clk (2790:2790:2790) (2806:2806:2806))
        (PORT ena (5327:5327:5327) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6229:6229:6229) (5709:5709:5709))
        (PORT clk (2790:2790:2790) (2806:2806:2806))
        (PORT ena (5327:5327:5327) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4188:4188:4188))
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (PORT ena (5332:5332:5332) (5527:5527:5527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (PORT d[0] (5332:5332:5332) (5527:5527:5527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1701:1701:1701))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (309:309:309))
        (PORT datab (2046:2046:2046) (1901:1901:1901))
        (PORT datac (5041:5041:5041) (4927:4927:4927))
        (PORT datad (1889:1889:1889) (1744:1744:1744))
        (IOPATH dataa combout (471:471:471) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4911:4911:4911) (4799:4799:4799))
        (PORT clk (2772:2772:2772) (2792:2792:2792))
        (PORT ena (4967:4967:4967) (5140:5140:5140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5910:5910:5910) (5743:5743:5743))
        (PORT d[1] (7630:7630:7630) (7114:7114:7114))
        (PORT d[2] (7029:7029:7029) (6574:6574:6574))
        (PORT d[3] (8440:8440:8440) (7963:7963:7963))
        (PORT d[4] (7611:7611:7611) (7099:7099:7099))
        (PORT d[5] (5626:5626:5626) (5283:5283:5283))
        (PORT d[6] (7524:7524:7524) (7003:7003:7003))
        (PORT d[7] (5730:5730:5730) (5565:5565:5565))
        (PORT d[8] (5699:5699:5699) (5513:5513:5513))
        (PORT d[9] (7030:7030:7030) (6526:6526:6526))
        (PORT d[10] (7716:7716:7716) (7317:7317:7317))
        (PORT d[11] (6861:6861:6861) (6688:6688:6688))
        (PORT d[12] (5677:5677:5677) (5426:5426:5426))
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT ena (4962:4962:4962) (5135:5135:5135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4472:4472:4472) (4269:4269:4269))
        (PORT clk (2768:2768:2768) (2787:2787:2787))
        (PORT ena (4962:4962:4962) (5135:5135:5135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4554:4554:4554))
        (PORT clk (2772:2772:2772) (2792:2792:2792))
        (PORT ena (4967:4967:4967) (5140:5140:5140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2792:2792:2792))
        (PORT d[0] (4967:4967:4967) (5140:5140:5140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2793:2793:2793))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2793:2793:2793))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2793:2793:2793))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2793:2793:2793))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (4842:4842:4842))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (15610:15610:15610) (16513:16513:16513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5472:5472:5472) (5345:5345:5345))
        (PORT d[1] (7238:7238:7238) (6748:6748:6748))
        (PORT d[2] (6572:6572:6572) (6143:6143:6143))
        (PORT d[3] (8053:8053:8053) (7603:7603:7603))
        (PORT d[4] (7159:7159:7159) (6670:6670:6670))
        (PORT d[5] (5577:5577:5577) (5236:5236:5236))
        (PORT d[6] (8317:8317:8317) (7684:7684:7684))
        (PORT d[7] (5343:5343:5343) (5203:5203:5203))
        (PORT d[8] (5268:5268:5268) (5112:5112:5112))
        (PORT d[9] (6636:6636:6636) (6165:6165:6165))
        (PORT d[10] (6948:6948:6948) (6565:6565:6565))
        (PORT d[11] (6892:6892:6892) (6717:6717:6717))
        (PORT d[12] (5283:5283:5283) (5067:5067:5067))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (15605:15605:15605) (16508:16508:16508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8288:8288:8288) (8066:8066:8066))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (15605:15605:15605) (16508:16508:16508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4510:4510:4510))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (15610:15610:15610) (16513:16513:16513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT d[0] (15610:15610:15610) (16513:16513:16513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4860:4860:4860) (4680:4680:4680))
        (PORT clk (2785:2785:2785) (2801:2801:2801))
        (PORT ena (16209:16209:16209) (17324:17324:17324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (4889:4889:4889))
        (PORT d[1] (9825:9825:9825) (9409:9409:9409))
        (PORT d[2] (8171:8171:8171) (7720:7720:7720))
        (PORT d[3] (8861:8861:8861) (8373:8373:8373))
        (PORT d[4] (10277:10277:10277) (9464:9464:9464))
        (PORT d[5] (7205:7205:7205) (6798:6798:6798))
        (PORT d[6] (10018:10018:10018) (9425:9425:9425))
        (PORT d[7] (6530:6530:6530) (6335:6335:6335))
        (PORT d[8] (6578:6578:6578) (6384:6384:6384))
        (PORT d[9] (9173:9173:9173) (8444:8444:8444))
        (PORT d[10] (8934:8934:8934) (8508:8508:8508))
        (PORT d[11] (4359:4359:4359) (4208:4208:4208))
        (PORT d[12] (6566:6566:6566) (6342:6342:6342))
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT ena (16204:16204:16204) (17319:17319:17319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6245:6245:6245) (5940:5940:5940))
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT ena (16204:16204:16204) (17319:17319:17319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3516:3516:3516))
        (PORT clk (2785:2785:2785) (2801:2801:2801))
        (PORT ena (16209:16209:16209) (17324:17324:17324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2801:2801:2801))
        (PORT d[0] (16209:16209:16209) (17324:17324:17324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (4826:4826:4826))
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT ena (16004:16004:16004) (16930:16930:16930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6636:6636:6636) (6409:6409:6409))
        (PORT d[1] (6783:6783:6783) (6312:6312:6312))
        (PORT d[2] (6180:6180:6180) (5782:5782:5782))
        (PORT d[3] (6842:6842:6842) (6461:6461:6461))
        (PORT d[4] (6733:6733:6733) (6268:6268:6268))
        (PORT d[5] (5984:5984:5984) (5609:5609:5609))
        (PORT d[6] (7874:7874:7874) (7272:7272:7272))
        (PORT d[7] (4971:4971:4971) (4847:4847:4847))
        (PORT d[8] (4805:4805:4805) (4670:4670:4670))
        (PORT d[9] (6119:6119:6119) (5681:5681:5681))
        (PORT d[10] (7403:7403:7403) (6981:6981:6981))
        (PORT d[11] (6471:6471:6471) (6322:6322:6322))
        (PORT d[12] (4842:4842:4842) (4663:4663:4663))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (15999:15999:15999) (16925:16925:16925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4521:4521:4521))
        (PORT clk (2800:2800:2800) (2816:2816:2816))
        (PORT ena (15999:15999:15999) (16925:16925:16925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4140:4140:4140))
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT ena (16004:16004:16004) (16930:16930:16930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (PORT d[0] (16004:16004:16004) (16930:16930:16930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5097:5097:5097) (4968:4968:4968))
        (PORT datab (4844:4844:4844) (4531:4531:4531))
        (PORT datac (2808:2808:2808) (2499:2499:2499))
        (PORT datad (2001:2001:2001) (1837:1837:1837))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1207:1207:1207))
        (PORT datab (1689:1689:1689) (1548:1548:1548))
        (PORT datac (5042:5042:5042) (4929:4929:4929))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4344:4344:4344) (4183:4183:4183))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (5107:5107:5107) (5005:5005:5005))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4376:4376:4376))
        (PORT clk (2817:2817:2817) (2831:2831:2831))
        (PORT ena (17328:17328:17328) (18512:18512:18512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5451:5451:5451) (5314:5314:5314))
        (PORT d[1] (9661:9661:9661) (9217:9217:9217))
        (PORT d[2] (6874:6874:6874) (6490:6490:6490))
        (PORT d[3] (7921:7921:7921) (7445:7445:7445))
        (PORT d[4] (8990:8990:8990) (8239:8239:8239))
        (PORT d[5] (5947:5947:5947) (5623:5623:5623))
        (PORT d[6] (8772:8772:8772) (8264:8264:8264))
        (PORT d[7] (4689:4689:4689) (4650:4650:4650))
        (PORT d[8] (4933:4933:4933) (4856:4856:4856))
        (PORT d[9] (7907:7907:7907) (7255:7255:7255))
        (PORT d[10] (7731:7731:7731) (7373:7373:7373))
        (PORT d[11] (5407:5407:5407) (5212:5212:5212))
        (PORT d[12] (5350:5350:5350) (5200:5200:5200))
        (PORT clk (2813:2813:2813) (2826:2826:2826))
        (PORT ena (17323:17323:17323) (18507:18507:18507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7897:7897:7897) (7152:7152:7152))
        (PORT clk (2813:2813:2813) (2826:2826:2826))
        (PORT ena (17323:17323:17323) (18507:18507:18507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3628:3628:3628))
        (PORT clk (2817:2817:2817) (2831:2831:2831))
        (PORT ena (17328:17328:17328) (18512:18512:18512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2831:2831:2831))
        (PORT d[0] (17328:17328:17328) (18512:18512:18512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4709:4709:4709))
        (PORT clk (2798:2798:2798) (2813:2813:2813))
        (PORT ena (16959:16959:16959) (18120:18120:18120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5850:5850:5850) (5687:5687:5687))
        (PORT d[1] (9384:9384:9384) (8990:8990:8990))
        (PORT d[2] (7378:7378:7378) (6968:6968:6968))
        (PORT d[3] (8328:8328:8328) (7846:7846:7846))
        (PORT d[4] (9423:9423:9423) (8653:8653:8653))
        (PORT d[5] (6392:6392:6392) (6042:6042:6042))
        (PORT d[6] (9174:9174:9174) (8640:8640:8640))
        (PORT d[7] (5100:5100:5100) (5035:5035:5035))
        (PORT d[8] (5767:5767:5767) (5617:5617:5617))
        (PORT d[9] (8368:8368:8368) (7689:7689:7689))
        (PORT d[10] (8191:8191:8191) (7811:7811:7811))
        (PORT d[11] (5795:5795:5795) (5577:5577:5577))
        (PORT d[12] (5763:5763:5763) (5587:5587:5587))
        (PORT clk (2794:2794:2794) (2808:2808:2808))
        (PORT ena (16954:16954:16954) (18115:18115:18115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6533:6533:6533) (6120:6120:6120))
        (PORT clk (2794:2794:2794) (2808:2808:2808))
        (PORT ena (16954:16954:16954) (18115:18115:18115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (4003:4003:4003))
        (PORT clk (2798:2798:2798) (2813:2813:2813))
        (PORT ena (16959:16959:16959) (18120:18120:18120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2813:2813:2813))
        (PORT d[0] (16959:16959:16959) (18120:18120:18120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2405:2405:2405) (2279:2279:2279))
        (PORT datac (5037:5037:5037) (4922:4922:4922))
        (PORT datad (2719:2719:2719) (2416:2416:2416))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3492:3492:3492))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (5052:5052:5052) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5244:5244:5244))
        (PORT d[1] (8443:8443:8443) (7887:7887:7887))
        (PORT d[2] (8304:8304:8304) (7784:7784:7784))
        (PORT d[3] (9275:9275:9275) (8755:8755:8755))
        (PORT d[4] (8480:8480:8480) (7927:7927:7927))
        (PORT d[5] (4753:4753:4753) (4403:4403:4403))
        (PORT d[6] (8712:8712:8712) (8117:8117:8117))
        (PORT d[7] (6595:6595:6595) (6381:6381:6381))
        (PORT d[8] (7014:7014:7014) (6744:6744:6744))
        (PORT d[9] (7861:7861:7861) (7314:7314:7314))
        (PORT d[10] (8236:8236:8236) (7769:7769:7769))
        (PORT d[11] (3756:3756:3756) (3572:3572:3572))
        (PORT d[12] (4413:4413:4413) (4213:4213:4213))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (5047:5047:5047) (5189:5189:5189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4502:4502:4502))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (5047:5047:5047) (5189:5189:5189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2588:2588:2588))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (5052:5052:5052) (5194:5194:5194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT d[0] (5052:5052:5052) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (4818:4818:4818))
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT ena (15995:15995:15995) (16922:16922:16922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6644:6644:6644) (6411:6411:6411))
        (PORT d[1] (7187:7187:7187) (6695:6695:6695))
        (PORT d[2] (6582:6582:6582) (6150:6150:6150))
        (PORT d[3] (7648:7648:7648) (7220:7220:7220))
        (PORT d[4] (7135:7135:7135) (6643:6643:6643))
        (PORT d[5] (5962:5962:5962) (5590:5590:5590))
        (PORT d[6] (7882:7882:7882) (7280:7280:7280))
        (PORT d[7] (4975:4975:4975) (4854:4854:4854))
        (PORT d[8] (4486:4486:4486) (4387:4387:4387))
        (PORT d[9] (6540:6540:6540) (6063:6063:6063))
        (PORT d[10] (7315:7315:7315) (6946:6946:6946))
        (PORT d[11] (6479:6479:6479) (6330:6330:6330))
        (PORT d[12] (5261:5261:5261) (5044:5044:5044))
        (PORT clk (2796:2796:2796) (2810:2810:2810))
        (PORT ena (15990:15990:15990) (16917:16917:16917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5039:5039:5039))
        (PORT clk (2796:2796:2796) (2810:2810:2810))
        (PORT ena (15990:15990:15990) (16917:16917:16917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4043:4043:4043) (4149:4149:4149))
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT ena (15995:15995:15995) (16922:16922:16922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (PORT d[0] (15995:15995:15995) (16922:16922:16922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5100:5100:5100) (4971:4971:4971))
        (PORT datab (4846:4846:4846) (4533:4533:4533))
        (PORT datac (1562:1562:1562) (1443:1443:1443))
        (PORT datad (1659:1659:1659) (1575:1575:1575))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (309:309:309))
        (PORT datab (4845:4845:4845) (4532:4532:4532))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (4378:4378:4378) (4215:4215:4215))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4017:4017:4017) (3900:3900:3900))
        (PORT datab (3752:3752:3752) (3507:3507:3507))
        (PORT datac (3710:3710:3710) (3528:3528:3528))
        (PORT datad (2408:2408:2408) (2118:2118:2118))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (310:310:310))
        (PORT datab (275:275:275) (300:300:300))
        (PORT datac (5104:5104:5104) (5001:5001:5001))
        (PORT datad (1963:1963:1963) (1873:1873:1873))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (582:582:582))
        (PORT datab (346:346:346) (426:426:426))
        (PORT datac (864:864:864) (838:838:838))
        (PORT datad (1691:1691:1691) (1568:1568:1568))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (508:508:508))
        (PORT datab (1678:1678:1678) (1668:1668:1668))
        (PORT datad (922:922:922) (918:918:918))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1218:1218:1218))
        (PORT datab (4829:4829:4829) (4494:4494:4494))
        (PORT datac (292:292:292) (339:339:339))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (PORT ena (2076:2076:2076) (1954:1954:1954))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1242:1242:1242))
        (PORT datab (2082:2082:2082) (1956:1956:1956))
        (PORT datac (2580:2580:2580) (2383:2383:2383))
        (PORT datad (2581:2581:2581) (2425:2425:2425))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (1570:1570:1570) (1464:1464:1464))
        (PORT datad (764:764:764) (699:699:699))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1438:1438:1438))
        (PORT datab (988:988:988) (1012:1012:1012))
        (PORT datac (1759:1759:1759) (1662:1662:1662))
        (PORT datad (1662:1662:1662) (1603:1603:1603))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (926:926:926))
        (PORT datab (1011:1011:1011) (1041:1041:1041))
        (PORT datad (1391:1391:1391) (1389:1389:1389))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1584:1584:1584))
        (PORT datad (295:295:295) (364:364:364))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1504:1504:1504))
        (PORT datab (2002:2002:2002) (1853:1853:1853))
        (PORT datac (1093:1093:1093) (1163:1163:1163))
        (PORT datad (830:830:830) (784:784:784))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT asdata (2059:2059:2059) (1961:1961:1961))
        (PORT clrn (2879:2879:2879) (2813:2813:2813))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT asdata (1681:1681:1681) (1629:1629:1629))
        (PORT clrn (2387:2387:2387) (2335:2335:2335))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (878:878:878))
        (PORT datab (842:842:842) (816:816:816))
        (PORT datad (501:501:501) (525:525:525))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1238:1238:1238))
        (PORT datab (4318:4318:4318) (3934:3934:3934))
        (PORT datac (1865:1865:1865) (1741:1741:1741))
        (PORT datad (451:451:451) (429:429:429))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1105:1105:1105))
        (PORT datab (1377:1377:1377) (1378:1378:1378))
        (PORT datad (593:593:593) (598:598:598))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1027:1027:1027) (1039:1039:1039))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (PORT ena (1645:1645:1645) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (902:902:902))
        (PORT datad (751:751:751) (678:678:678))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2382:2382:2382) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1567:1567:1567) (1462:1462:1462))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (953:953:953))
        (PORT datab (943:943:943) (913:913:913))
        (PORT datac (311:311:311) (400:400:400))
        (PORT datad (514:514:514) (531:531:531))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT asdata (1050:1050:1050) (1058:1058:1058))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (PORT ena (1711:1711:1711) (1628:1628:1628))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (646:646:646))
        (PORT datab (407:407:407) (505:505:505))
        (PORT datad (356:356:356) (412:412:412))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (847:847:847))
        (PORT datab (925:925:925) (858:858:858))
        (PORT datac (558:558:558) (588:588:588))
        (PORT datad (487:487:487) (459:459:459))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT asdata (1314:1314:1314) (1297:1297:1297))
        (PORT clrn (2382:2382:2382) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (435:435:435))
        (PORT datab (1147:1147:1147) (1085:1085:1085))
        (PORT datad (930:930:930) (901:901:901))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1500:1500:1500))
        (PORT datab (1146:1146:1146) (1217:1217:1217))
        (PORT datac (790:790:790) (717:717:717))
        (PORT datad (1936:1936:1936) (1796:1796:1796))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT asdata (1647:1647:1647) (1600:1600:1600))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1439:1439:1439))
        (PORT datab (2040:2040:2040) (1936:1936:1936))
        (PORT datac (1374:1374:1374) (1295:1295:1295))
        (PORT datad (1135:1135:1135) (1147:1147:1147))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (912:912:912))
        (PORT datab (1585:1585:1585) (1432:1432:1432))
        (PORT datac (270:270:270) (300:300:300))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2411:2411:2411))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2347:2347:2347))
        (PORT ena (1106:1106:1106) (1090:1090:1090))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2915:2915:2915) (2778:2778:2778))
        (PORT datab (1521:1521:1521) (1507:1507:1507))
        (PORT datac (1449:1449:1449) (1377:1377:1377))
        (PORT datad (294:294:294) (363:363:363))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT asdata (2033:2033:2033) (1858:1858:1858))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1484:1484:1484) (1482:1482:1482))
        (PORT datac (1564:1564:1564) (1522:1522:1522))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_single_step_mode\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (330:330:330))
        (PORT datad (323:323:323) (394:394:394))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_single_step_mode\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1421:1421:1421))
        (PORT datab (1246:1246:1246) (1144:1144:1144))
        (PORT datac (320:320:320) (398:398:398))
        (PORT datad (520:520:520) (549:549:549))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (740:740:740) (669:669:669))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1673:1673:1673) (1556:1556:1556))
        (PORT sload (1979:1979:1979) (2064:2064:2064))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT asdata (1650:1650:1650) (1609:1609:1609))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (903:903:903))
        (PORT datad (742:742:742) (669:669:669))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2382:2382:2382) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1567:1567:1567) (1462:1462:1462))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (620:620:620))
        (PORT datab (943:943:943) (913:913:913))
        (PORT datac (914:914:914) (902:902:902))
        (PORT datad (832:832:832) (820:820:820))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT asdata (1051:1051:1051) (1063:1063:1063))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (PORT ena (1711:1711:1711) (1628:1628:1628))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (655:655:655))
        (PORT datab (404:404:404) (502:502:502))
        (PORT datad (360:360:360) (416:416:416))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (847:847:847))
        (PORT datab (1160:1160:1160) (1073:1073:1073))
        (PORT datac (932:932:932) (919:919:919))
        (PORT datad (484:484:484) (452:452:452))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT asdata (1370:1370:1370) (1342:1342:1342))
        (PORT clrn (2382:2382:2382) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (592:592:592))
        (PORT datab (1148:1148:1148) (1086:1086:1086))
        (PORT datad (929:929:929) (899:899:899))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (1934:1934:1934))
        (PORT datab (2516:2516:2516) (2436:2436:2436))
        (PORT datad (1174:1174:1174) (1069:1069:1069))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1030:1030:1030) (1029:1029:1029))
        (PORT datac (2825:2825:2825) (2547:2547:2547))
        (PORT datad (1486:1486:1486) (1408:1408:1408))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1150:1150:1150))
        (PORT datab (1223:1223:1223) (1108:1108:1108))
        (PORT datac (824:824:824) (818:818:818))
        (PORT datad (580:580:580) (571:571:571))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT ena (1634:1634:1634) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (641:641:641))
        (PORT datab (2172:2172:2172) (2089:2089:2089))
        (PORT datac (1736:1736:1736) (1625:1625:1625))
        (PORT datad (321:321:321) (392:392:392))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1249:1249:1249))
        (PORT datac (1499:1499:1499) (1337:1337:1337))
        (PORT datad (1146:1146:1146) (1068:1068:1068))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2412:2412:2412))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1820:1820:1820) (1642:1642:1642))
        (PORT clrn (2399:2399:2399) (2348:2348:2348))
        (PORT sload (2152:2152:2152) (2174:2174:2174))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (443:443:443))
        (PORT datac (1006:1006:1006) (1027:1027:1027))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (4513:4513:4513))
        (PORT clk (2823:2823:2823) (2835:2835:2835))
        (PORT ena (2750:2750:2750) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (4881:4881:4881))
        (PORT d[1] (7323:7323:7323) (6884:6884:6884))
        (PORT d[2] (5363:5363:5363) (4962:4962:4962))
        (PORT d[3] (5740:5740:5740) (5310:5310:5310))
        (PORT d[4] (7359:7359:7359) (7117:7117:7117))
        (PORT d[5] (6589:6589:6589) (6376:6376:6376))
        (PORT d[6] (8907:8907:8907) (8415:8415:8415))
        (PORT d[7] (4464:4464:4464) (4534:4534:4534))
        (PORT d[8] (5072:5072:5072) (4829:4829:4829))
        (PORT d[9] (5692:5692:5692) (5292:5292:5292))
        (PORT d[10] (7384:7384:7384) (7006:7006:7006))
        (PORT d[11] (6960:6960:6960) (6916:6916:6916))
        (PORT d[12] (5723:5723:5723) (5483:5483:5483))
        (PORT clk (2819:2819:2819) (2830:2830:2830))
        (PORT ena (2745:2745:2745) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4631:4631:4631) (4624:4624:4624))
        (PORT clk (2819:2819:2819) (2830:2830:2830))
        (PORT ena (2745:2745:2745) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6138:6138:6138) (5641:5641:5641))
        (PORT clk (2823:2823:2823) (2835:2835:2835))
        (PORT ena (2750:2750:2750) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2835:2835:2835))
        (PORT d[0] (2750:2750:2750) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5354:5354:5354) (4936:4936:4936))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT ena (4633:4633:4633) (4779:4779:4779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5970:5970:5970) (5826:5826:5826))
        (PORT d[1] (6175:6175:6175) (5753:5753:5753))
        (PORT d[2] (6081:6081:6081) (5632:5632:5632))
        (PORT d[3] (5294:5294:5294) (4971:4971:4971))
        (PORT d[4] (6197:6197:6197) (5792:5792:5792))
        (PORT d[5] (6138:6138:6138) (5894:5894:5894))
        (PORT d[6] (6163:6163:6163) (5713:5713:5713))
        (PORT d[7] (5488:5488:5488) (5421:5421:5421))
        (PORT d[8] (4524:4524:4524) (4422:4422:4422))
        (PORT d[9] (5327:5327:5327) (4984:4984:4984))
        (PORT d[10] (5618:5618:5618) (5213:5213:5213))
        (PORT d[11] (6554:6554:6554) (6483:6483:6483))
        (PORT d[12] (4842:4842:4842) (4606:4606:4606))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (4628:4628:4628) (4774:4774:4774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (4889:4889:4889))
        (PORT clk (2806:2806:2806) (2823:2823:2823))
        (PORT ena (4628:4628:4628) (4774:4774:4774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5290:5290:5290) (4870:4870:4870))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT ena (4633:4633:4633) (4779:4779:4779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT d[0] (4633:4633:4633) (4779:4779:4779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5223:5223:5223) (5008:5008:5008))
        (PORT clk (2798:2798:2798) (2807:2807:2807))
        (PORT ena (15634:15634:15634) (16520:16520:16520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6451:6451:6451) (6023:6023:6023))
        (PORT d[1] (8601:8601:8601) (8138:8138:8138))
        (PORT d[2] (8227:8227:8227) (7817:7817:7817))
        (PORT d[3] (6236:6236:6236) (5714:5714:5714))
        (PORT d[4] (6914:6914:6914) (6630:6630:6630))
        (PORT d[5] (7061:7061:7061) (6816:6816:6816))
        (PORT d[6] (9006:9006:9006) (8599:8599:8599))
        (PORT d[7] (7294:7294:7294) (6615:6615:6615))
        (PORT d[8] (5672:5672:5672) (5512:5512:5512))
        (PORT d[9] (5937:5937:5937) (5711:5711:5711))
        (PORT d[10] (7912:7912:7912) (7515:7515:7515))
        (PORT d[11] (7036:7036:7036) (6994:6994:6994))
        (PORT d[12] (6032:6032:6032) (5743:5743:5743))
        (PORT clk (2794:2794:2794) (2802:2802:2802))
        (PORT ena (15629:15629:15629) (16515:16515:16515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7624:7624:7624) (7408:7408:7408))
        (PORT clk (2794:2794:2794) (2802:2802:2802))
        (PORT ena (15629:15629:15629) (16515:16515:16515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8353:8353:8353) (7977:7977:7977))
        (PORT clk (2798:2798:2798) (2807:2807:2807))
        (PORT ena (15634:15634:15634) (16520:16520:16520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2807:2807:2807))
        (PORT d[0] (15634:15634:15634) (16520:16520:16520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6054:6054:6054) (5561:5561:5561))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (15601:15601:15601) (16505:16505:16505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5729:5729:5729))
        (PORT d[1] (7658:7658:7658) (7138:7138:7138))
        (PORT d[2] (6988:6988:6988) (6533:6533:6533))
        (PORT d[3] (8054:8054:8054) (7603:7603:7603))
        (PORT d[4] (7565:7565:7565) (7052:7052:7052))
        (PORT d[5] (5616:5616:5616) (5275:5275:5275))
        (PORT d[6] (8317:8317:8317) (7684:7684:7684))
        (PORT d[7] (5384:5384:5384) (5241:5241:5241))
        (PORT d[8] (5701:5701:5701) (5512:5512:5512))
        (PORT d[9] (6992:6992:6992) (6488:6488:6488))
        (PORT d[10] (6975:6975:6975) (6587:6587:6587))
        (PORT d[11] (6900:6900:6900) (6725:6725:6725))
        (PORT d[12] (4437:4437:4437) (4247:4247:4247))
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (PORT ena (15596:15596:15596) (16500:16500:16500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7013:7013:7013) (6619:6619:6619))
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (PORT ena (15596:15596:15596) (16500:16500:16500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6568:6568:6568) (6003:6003:6003))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (15601:15601:15601) (16505:16505:16505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT d[0] (15601:15601:15601) (16505:16505:16505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4641:4641:4641) (4511:4511:4511))
        (PORT datab (3908:3908:3908) (3732:3732:3732))
        (PORT datac (2404:2404:2404) (2340:2340:2340))
        (PORT datad (2330:2330:2330) (2183:2183:2183))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4651:4651:4651) (4525:4525:4525))
        (PORT datab (2531:2531:2531) (2305:2305:2305))
        (PORT datac (1677:1677:1677) (1544:1544:1544))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7094:7094:7094) (6438:6438:6438))
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT ena (16546:16546:16546) (17675:17675:17675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6230:6230:6230) (6043:6043:6043))
        (PORT d[1] (9000:9000:9000) (8630:8630:8630))
        (PORT d[2] (7773:7773:7773) (7338:7338:7338))
        (PORT d[3] (8445:8445:8445) (7977:7977:7977))
        (PORT d[4] (9431:9431:9431) (8683:8683:8683))
        (PORT d[5] (6763:6763:6763) (6385:6385:6385))
        (PORT d[6] (9198:9198:9198) (8669:8669:8669))
        (PORT d[7] (5748:5748:5748) (5599:5599:5599))
        (PORT d[8] (6130:6130:6130) (5960:5960:5960))
        (PORT d[9] (8416:8416:8416) (7742:7742:7742))
        (PORT d[10] (8578:8578:8578) (8169:8169:8169))
        (PORT d[11] (6245:6245:6245) (5998:5998:5998))
        (PORT d[12] (5814:5814:5814) (5643:5643:5643))
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (PORT ena (16541:16541:16541) (17670:17670:17670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4434:4434:4434))
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (PORT ena (16541:16541:16541) (17670:17670:17670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7970:7970:7970) (7237:7237:7237))
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT ena (16546:16546:16546) (17675:17675:17675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT d[0] (16546:16546:16546) (17675:17675:17675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5124:5124:5124))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (14520:14520:14520) (15276:15276:15276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8004:8004:8004) (7517:7517:7517))
        (PORT d[1] (10715:10715:10715) (10138:10138:10138))
        (PORT d[2] (9140:9140:9140) (8567:8567:8567))
        (PORT d[3] (8336:8336:8336) (8029:8029:8029))
        (PORT d[4] (7007:7007:7007) (6743:6743:6743))
        (PORT d[5] (7065:7065:7065) (6828:6828:6828))
        (PORT d[6] (9866:9866:9866) (9403:9403:9403))
        (PORT d[7] (9626:9626:9626) (8709:8709:8709))
        (PORT d[8] (6242:6242:6242) (6103:6103:6103))
        (PORT d[9] (8176:8176:8176) (7802:7802:7802))
        (PORT d[10] (8462:8462:8462) (8013:8013:8013))
        (PORT d[11] (6559:6559:6559) (6257:6257:6257))
        (PORT d[12] (6922:6922:6922) (6656:6656:6656))
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT ena (14515:14515:14515) (15271:15271:15271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6458:6458:6458) (6083:6083:6083))
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT ena (14515:14515:14515) (15271:15271:15271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9584:9584:9584) (9181:9181:9181))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (14520:14520:14520) (15276:15276:15276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT d[0] (14520:14520:14520) (15276:15276:15276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4948:4948:4948) (4769:4769:4769))
        (PORT clk (2816:2816:2816) (2834:2834:2834))
        (PORT ena (13727:13727:13727) (14429:14429:14429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8882:8882:8882) (8317:8317:8317))
        (PORT d[1] (11098:11098:11098) (10502:10502:10502))
        (PORT d[2] (9533:9533:9533) (8937:8937:8937))
        (PORT d[3] (8288:8288:8288) (7978:7978:7978))
        (PORT d[4] (7419:7419:7419) (7143:7143:7143))
        (PORT d[5] (7495:7495:7495) (7227:7227:7227))
        (PORT d[6] (10253:10253:10253) (9770:9770:9770))
        (PORT d[7] (9992:9992:9992) (9056:9056:9056))
        (PORT d[8] (5869:5869:5869) (5784:5784:5784))
        (PORT d[9] (8563:8563:8563) (8170:8170:8170))
        (PORT d[10] (8863:8863:8863) (8392:8392:8392))
        (PORT d[11] (7359:7359:7359) (6998:6998:6998))
        (PORT d[12] (7769:7769:7769) (7444:7444:7444))
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT ena (13722:13722:13722) (14424:14424:14424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4930:4930:4930) (4830:4830:4830))
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT ena (13722:13722:13722) (14424:14424:14424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10325:10325:10325) (9866:9866:9866))
        (PORT clk (2816:2816:2816) (2834:2834:2834))
        (PORT ena (13727:13727:13727) (14429:14429:14429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2834:2834:2834))
        (PORT d[0] (13727:13727:13727) (14429:14429:14429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4111:4111:4111) (3887:3887:3887))
        (PORT datab (4145:4145:4145) (3938:3938:3938))
        (PORT datac (5000:5000:5000) (4578:4578:4578))
        (PORT datad (3860:3860:3860) (3621:3621:3621))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4863:4863:4863) (4632:4632:4632))
        (PORT clk (2825:2825:2825) (2842:2842:2842))
        (PORT ena (7000:7000:7000) (7391:7391:7391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7635:7635:7635) (7379:7379:7379))
        (PORT d[1] (3811:3811:3811) (3544:3544:3544))
        (PORT d[2] (3124:3124:3124) (2893:2893:2893))
        (PORT d[3] (3213:3213:3213) (3002:3002:3002))
        (PORT d[4] (4178:4178:4178) (3890:3890:3890))
        (PORT d[5] (6964:6964:6964) (6624:6624:6624))
        (PORT d[6] (3437:3437:3437) (3177:3177:3177))
        (PORT d[7] (7465:7465:7465) (7286:7286:7286))
        (PORT d[8] (5697:5697:5697) (5522:5522:5522))
        (PORT d[9] (7427:7427:7427) (6957:6957:6957))
        (PORT d[10] (3820:3820:3820) (3563:3563:3563))
        (PORT d[11] (4309:4309:4309) (4100:4100:4100))
        (PORT d[12] (4832:4832:4832) (4550:4550:4550))
        (PORT clk (2821:2821:2821) (2837:2837:2837))
        (PORT ena (6995:6995:6995) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8812:8812:8812) (8601:8601:8601))
        (PORT clk (2821:2821:2821) (2837:2837:2837))
        (PORT ena (6995:6995:6995) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (3399:3399:3399))
        (PORT clk (2825:2825:2825) (2842:2842:2842))
        (PORT ena (7000:7000:7000) (7391:7391:7391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2842:2842:2842))
        (PORT d[0] (7000:7000:7000) (7391:7391:7391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2843:2843:2843))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1732:1732:1732))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1732:1732:1732))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3940:3940:3940) (3517:3517:3517))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (4062:4062:4062) (3831:3831:3831))
        (PORT datad (1427:1427:1427) (1281:1281:1281))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4213:4213:4213) (4076:4076:4076))
        (PORT datab (3579:3579:3579) (3458:3458:3458))
        (PORT datac (2278:2278:2278) (2113:2113:2113))
        (PORT datad (235:235:235) (253:253:253))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4116:4116:4116) (3893:3893:3893))
        (PORT datab (4144:4144:4144) (3937:3937:3937))
        (PORT datac (3528:3528:3528) (3412:3412:3412))
        (PORT datad (1867:1867:1867) (1758:1758:1758))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1212:1212:1212))
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (PORT ena (5947:5947:5947) (6255:6255:6255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1353:1353:1353))
        (PORT d[1] (1740:1740:1740) (1621:1621:1621))
        (PORT d[2] (3960:3960:3960) (3664:3664:3664))
        (PORT d[3] (2299:2299:2299) (2115:2115:2115))
        (PORT d[4] (3510:3510:3510) (3240:3240:3240))
        (PORT d[5] (1693:1693:1693) (1593:1593:1593))
        (PORT d[6] (4964:4964:4964) (4563:4563:4563))
        (PORT d[7] (7806:7806:7806) (7707:7707:7707))
        (PORT d[8] (3124:3124:3124) (2918:2918:2918))
        (PORT d[9] (3251:3251:3251) (3037:3037:3037))
        (PORT d[10] (5993:5993:5993) (5471:5471:5471))
        (PORT d[11] (2481:2481:2481) (2269:2269:2269))
        (PORT d[12] (3164:3164:3164) (2928:2928:2928))
        (PORT clk (2826:2826:2826) (2841:2841:2841))
        (PORT ena (5942:5942:5942) (6250:6250:6250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3043:3043:3043))
        (PORT clk (2826:2826:2826) (2841:2841:2841))
        (PORT ena (5942:5942:5942) (6250:6250:6250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1521:1521:1521))
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (PORT ena (5947:5947:5947) (6255:6255:6255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (PORT d[0] (5947:5947:5947) (6255:6255:6255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5316:5316:5316) (5166:5166:5166))
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (PORT ena (12549:12549:12549) (13184:13184:13184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8921:8921:8921) (8448:8448:8448))
        (PORT d[1] (7965:7965:7965) (7640:7640:7640))
        (PORT d[2] (11114:11114:11114) (10559:10559:10559))
        (PORT d[3] (8815:8815:8815) (8124:8124:8124))
        (PORT d[4] (8969:8969:8969) (8609:8609:8609))
        (PORT d[5] (8676:8676:8676) (8346:8346:8346))
        (PORT d[6] (11495:11495:11495) (10945:10945:10945))
        (PORT d[7] (4423:4423:4423) (4518:4518:4518))
        (PORT d[8] (7104:7104:7104) (6949:6949:6949))
        (PORT d[9] (6362:6362:6362) (6151:6151:6151))
        (PORT d[10] (10490:10490:10490) (9895:9895:9895))
        (PORT d[11] (9510:9510:9510) (9004:9004:9004))
        (PORT d[12] (9061:9061:9061) (8662:8662:8662))
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (PORT ena (12544:12544:12544) (13179:13179:13179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2632:2632:2632))
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (PORT ena (12544:12544:12544) (13179:13179:13179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (2928:2928:2928))
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (PORT ena (12549:12549:12549) (13184:13184:13184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2828:2828:2828))
        (PORT d[0] (12549:12549:12549) (13184:13184:13184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2829:2829:2829))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1718:1718:1718))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1328:1328:1328))
        (PORT datab (1571:1571:1571) (1462:1462:1462))
        (PORT datac (3146:3146:3146) (3079:3079:3079))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7928:7928:7928) (7201:7201:7201))
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (PORT ena (15805:15805:15805) (16889:16889:16889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5349:5349:5349) (5150:5150:5150))
        (PORT d[1] (9825:9825:9825) (9401:9401:9401))
        (PORT d[2] (8542:8542:8542) (8069:8069:8069))
        (PORT d[3] (9260:9260:9260) (8744:8744:8744))
        (PORT d[4] (10283:10283:10283) (9492:9492:9492))
        (PORT d[5] (7548:7548:7548) (7122:7122:7122))
        (PORT d[6] (9985:9985:9985) (9406:9406:9406))
        (PORT d[7] (6608:6608:6608) (6415:6415:6415))
        (PORT d[8] (6939:6939:6939) (6723:6723:6723))
        (PORT d[9] (9237:9237:9237) (8515:8515:8515))
        (PORT d[10] (9371:9371:9371) (8925:8925:8925))
        (PORT d[11] (4224:4224:4224) (4073:4073:4073))
        (PORT d[12] (6627:6627:6627) (6410:6410:6410))
        (PORT clk (2797:2797:2797) (2813:2813:2813))
        (PORT ena (15800:15800:15800) (16884:16884:16884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7266:7266:7266) (6818:6818:6818))
        (PORT clk (2797:2797:2797) (2813:2813:2813))
        (PORT ena (15800:15800:15800) (16884:16884:16884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8743:8743:8743) (7960:7960:7960))
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (PORT ena (15805:15805:15805) (16889:16889:16889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2818:2818:2818))
        (PORT d[0] (15805:15805:15805) (16889:16889:16889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4898:4898:4898) (4675:4675:4675))
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT ena (14023:14023:14023) (14837:14837:14837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4918:4918:4918) (4706:4706:4706))
        (PORT d[1] (9287:9287:9287) (8683:8683:8683))
        (PORT d[2] (8721:8721:8721) (8183:8183:8183))
        (PORT d[3] (9686:9686:9686) (9144:9144:9144))
        (PORT d[4] (9285:9285:9285) (8687:8687:8687))
        (PORT d[5] (6431:6431:6431) (6029:6029:6029))
        (PORT d[6] (9155:9155:9155) (8537:8537:8537))
        (PORT d[7] (2918:2918:2918) (2839:2839:2839))
        (PORT d[8] (7448:7448:7448) (7152:7152:7152))
        (PORT d[9] (8622:8622:8622) (8021:8021:8021))
        (PORT d[10] (8221:8221:8221) (7760:7760:7760))
        (PORT d[11] (4347:4347:4347) (4139:4139:4139))
        (PORT d[12] (5829:5829:5829) (5562:5562:5562))
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (PORT ena (14018:14018:14018) (14832:14832:14832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (3884:3884:3884))
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (PORT ena (14018:14018:14018) (14832:14832:14832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8216:8216:8216) (7537:7537:7537))
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT ena (14023:14023:14023) (14837:14837:14837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT d[0] (14023:14023:14023) (14837:14837:14837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4113:4113:4113) (3890:3890:3890))
        (PORT datab (2025:2025:2025) (1921:1921:1921))
        (PORT datac (4099:4099:4099) (3895:3895:3895))
        (PORT datad (1486:1486:1486) (1353:1353:1353))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4575:4575:4575) (4209:4209:4209))
        (PORT datab (4145:4145:4145) (3937:3937:3937))
        (PORT datac (3530:3530:3530) (3415:3415:3415))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (4170:4170:4170) (4030:4030:4030))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[31\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (1918:1918:1918))
        (PORT datac (1699:1699:1699) (1691:1691:1691))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[31\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1385:1385:1385))
        (PORT datab (1288:1288:1288) (1188:1188:1188))
        (PORT datac (3275:3275:3275) (2979:2979:2979))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (PORT ena (1661:1661:1661) (1582:1582:1582))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1600:1600:1600))
        (PORT datab (866:866:866) (806:806:806))
        (PORT datad (1133:1133:1133) (1023:1023:1023))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1592:1592:1592) (1514:1514:1514))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (PORT sload (1900:1900:1900) (1858:1858:1858))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (665:665:665))
        (PORT datab (1812:1812:1812) (1729:1729:1729))
        (PORT datac (2018:2018:2018) (1996:1996:1996))
        (PORT datad (807:807:807) (800:800:800))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1123:1123:1123))
        (PORT datac (1202:1202:1202) (1100:1100:1100))
        (PORT datad (1937:1937:1937) (1810:1810:1810))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1124:1124:1124))
        (PORT datab (807:807:807) (746:746:746))
        (PORT datac (800:800:800) (722:722:722))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1797:1797:1797) (1669:1669:1669))
        (IOPATH datab combout (472:472:472) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1395:1395:1395) (1368:1368:1368))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT sclr (2394:2394:2394) (2338:2338:2338))
        (PORT sload (1984:1984:1984) (2075:2075:2075))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1276:1276:1276))
        (PORT datab (1613:1613:1613) (1540:1540:1540))
        (PORT datac (1714:1714:1714) (1629:1629:1629))
        (PORT datad (1816:1816:1816) (1765:1765:1765))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (445:445:445))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetlatch\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (947:947:947))
        (PORT datab (1011:1011:1011) (958:958:958))
        (PORT datad (305:305:305) (382:382:382))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetlatch\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1221:1221:1221))
        (PORT datab (344:344:344) (426:426:426))
        (PORT datac (1122:1122:1122) (1016:1016:1016))
        (PORT datad (939:939:939) (938:938:938))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2352:2352:2352))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2338:2338:2338) (2160:2160:2160))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (379:379:379))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1368:1368:1368) (1362:1362:1362))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (859:859:859) (872:872:872))
        (PORT datad (915:915:915) (882:882:882))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1696:1696:1696) (1595:1595:1595))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (434:434:434))
        (PORT datac (2679:2679:2679) (2498:2498:2498))
        (PORT datad (933:933:933) (930:930:930))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1194:1194:1194))
        (PORT datab (1202:1202:1202) (1105:1105:1105))
        (PORT datac (1922:1922:1922) (1759:1759:1759))
        (PORT datad (332:332:332) (406:406:406))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2640:2640:2640) (2425:2425:2425))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (805:805:805))
        (PORT datab (1857:1857:1857) (1765:1765:1765))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1111:1111:1111))
        (PORT datab (1158:1158:1158) (1078:1078:1078))
        (PORT datac (1243:1243:1243) (1172:1172:1172))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2352:2352:2352))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2338:2338:2338) (2160:2160:2160))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (323:323:323) (393:393:393))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1368:1368:1368) (1362:1362:1362))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (916:916:916) (927:927:927))
        (PORT datad (917:917:917) (884:884:884))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1696:1696:1696) (1595:1595:1595))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2738:2738:2738) (2543:2543:2543))
        (PORT datac (990:990:990) (985:985:985))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2379:2379:2379))
        (PORT asdata (1338:1338:1338) (1321:1321:1321))
        (PORT ena (1368:1368:1368) (1362:1362:1362))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1551:1551:1551))
        (PORT datab (1602:1602:1602) (1485:1485:1485))
        (PORT datac (1260:1260:1260) (1207:1207:1207))
        (PORT datad (1976:1976:1976) (1795:1795:1795))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2613:2613:2613) (2428:2428:2428))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1258:1258:1258))
        (PORT datab (2280:2280:2280) (2090:2090:2090))
        (PORT datac (1767:1767:1767) (1705:1705:1705))
        (PORT datad (1369:1369:1369) (1335:1335:1335))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2130:2130:2130) (2021:2021:2021))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1745:1745:1745))
        (PORT datac (1560:1560:1560) (1478:1478:1478))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1214:1214:1214))
        (PORT datab (1599:1599:1599) (1502:1502:1502))
        (PORT datac (1190:1190:1190) (1135:1135:1135))
        (PORT datad (1225:1225:1225) (1132:1132:1132))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2354:2354:2354))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1977:1977:1977) (1847:1847:1847))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2380:2380:2380))
        (PORT asdata (769:769:769) (844:844:844))
        (PORT ena (1391:1391:1391) (1366:1366:1366))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1243:1243:1243))
        (PORT datab (1011:1011:1011) (958:958:958))
        (PORT datad (1429:1429:1429) (1382:1382:1382))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (980:980:980))
        (PORT datab (1239:1239:1239) (1135:1135:1135))
        (PORT datac (1429:1429:1429) (1376:1376:1376))
        (PORT datad (517:517:517) (546:546:546))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (455:455:455))
        (IOPATH datab combout (472:472:472) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1607:1607:1607) (1507:1507:1507))
        (PORT sload (2315:2315:2315) (2443:2443:2443))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT asdata (1603:1603:1603) (1526:1526:1526))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2041:2041:2041) (1942:1942:1942))
        (PORT datab (2462:2462:2462) (2388:2388:2388))
        (PORT datad (545:545:545) (584:584:584))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (904:904:904))
        (PORT datad (818:818:818) (725:725:725))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2382:2382:2382) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1567:1567:1567) (1462:1462:1462))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (619:619:619))
        (PORT datab (943:943:943) (913:913:913))
        (PORT datac (914:914:914) (902:902:902))
        (PORT datad (524:524:524) (557:557:557))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT asdata (1048:1048:1048) (1054:1054:1054))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (PORT ena (1711:1711:1711) (1628:1628:1628))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (653:653:653))
        (PORT datab (404:404:404) (502:502:502))
        (PORT datad (359:359:359) (415:415:415))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1100:1100:1100))
        (PORT datab (921:921:921) (918:918:918))
        (PORT datac (451:451:451) (436:436:436))
        (PORT datad (844:844:844) (796:796:796))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT asdata (1288:1288:1288) (1271:1271:1271))
        (PORT clrn (2382:2382:2382) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (605:605:605))
        (PORT datab (1148:1148:1148) (1087:1087:1087))
        (PORT datad (928:928:928) (899:899:899))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (927:927:927) (904:904:904))
        (PORT datac (2901:2901:2901) (2822:2822:2822))
        (PORT datad (775:775:775) (699:699:699))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1684:1684:1684))
        (PORT datab (1177:1177:1177) (1097:1097:1097))
        (PORT datac (1788:1788:1788) (1747:1747:1747))
        (PORT datad (771:771:771) (755:755:755))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2411:2411:2411))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2347:2347:2347))
        (PORT ena (1106:1106:1106) (1090:1090:1090))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1024:1024:1024))
        (PORT datab (360:360:360) (436:436:436))
        (PORT datac (1479:1479:1479) (1344:1344:1344))
        (PORT datad (902:902:902) (891:891:891))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1589:1589:1589) (1431:1431:1431))
        (PORT datac (1563:1563:1563) (1434:1434:1434))
        (PORT datad (1582:1582:1582) (1470:1470:1470))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (895:895:895) (832:832:832))
        (IOPATH datab combout (472:472:472) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2127:2127:2127) (1971:1971:1971))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (PORT sload (1418:1418:1418) (1529:1529:1529))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1626:1626:1626))
        (PORT datad (303:303:303) (377:377:377))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2467:2467:2467))
        (PORT datab (5170:5170:5170) (4932:4932:4932))
        (PORT datac (3227:3227:3227) (3221:3221:3221))
        (PORT datad (1775:1775:1775) (1611:1611:1611))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (3600:3600:3600))
        (PORT clk (2835:2835:2835) (2852:2852:2852))
        (PORT ena (14628:14628:14628) (15636:15636:15636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6971:6971:6971) (6640:6640:6640))
        (PORT d[1] (11051:11051:11051) (10561:10561:10561))
        (PORT d[2] (9783:9783:9783) (9242:9242:9242))
        (PORT d[3] (10410:10410:10410) (9837:9837:9837))
        (PORT d[4] (11617:11617:11617) (10762:10762:10762))
        (PORT d[5] (8742:8742:8742) (8247:8247:8247))
        (PORT d[6] (11198:11198:11198) (10536:10536:10536))
        (PORT d[7] (3370:3370:3370) (3327:3327:3327))
        (PORT d[8] (8240:8240:8240) (7945:7945:7945))
        (PORT d[9] (10490:10490:10490) (9687:9687:9687))
        (PORT d[10] (10557:10557:10557) (10042:10042:10042))
        (PORT d[11] (5226:5226:5226) (5026:5026:5026))
        (PORT d[12] (7873:7873:7873) (7577:7577:7577))
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (PORT ena (14623:14623:14623) (15631:15631:15631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5616:5616:5616) (5229:5229:5229))
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (PORT ena (14623:14623:14623) (15631:15631:15631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9944:9944:9944) (9090:9090:9090))
        (PORT clk (2835:2835:2835) (2852:2852:2852))
        (PORT ena (14628:14628:14628) (15636:15636:15636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2835:2835:2835) (2852:2852:2852))
        (PORT d[0] (14628:14628:14628) (15636:15636:15636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3563:3563:3563))
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT ena (13226:13226:13226) (14001:14001:14001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4199:4199:4199))
        (PORT d[1] (9665:9665:9665) (9050:9050:9050))
        (PORT d[2] (9612:9612:9612) (9034:9034:9034))
        (PORT d[3] (10513:10513:10513) (9928:9928:9928))
        (PORT d[4] (9760:9760:9760) (9140:9140:9140))
        (PORT d[5] (5160:5160:5160) (4781:4781:4781))
        (PORT d[6] (9997:9997:9997) (9325:9325:9325))
        (PORT d[7] (4546:4546:4546) (4408:4408:4408))
        (PORT d[8] (5339:5339:5339) (5117:5117:5117))
        (PORT d[9] (9069:9069:9069) (8445:8445:8445))
        (PORT d[10] (9546:9546:9546) (8982:8982:8982))
        (PORT d[11] (4725:4725:4725) (4501:4501:4501))
        (PORT d[12] (6685:6685:6685) (6363:6363:6363))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (13221:13221:13221) (13996:13996:13996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (4629:4629:4629))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (13221:13221:13221) (13996:13996:13996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9055:9055:9055) (8323:8323:8323))
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT ena (13226:13226:13226) (14001:14001:14001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT d[0] (13226:13226:13226) (14001:14001:14001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3761:3761:3761) (3579:3579:3579))
        (PORT datac (3341:3341:3341) (2912:2912:2912))
        (PORT datad (1086:1086:1086) (981:981:981))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3400:3400:3400))
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (PORT ena (13601:13601:13601) (14397:14397:14397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5167:5167:5167))
        (PORT d[1] (9656:9656:9656) (9035:9035:9035))
        (PORT d[2] (9194:9194:9194) (8635:8635:8635))
        (PORT d[3] (10489:10489:10489) (9901:9901:9901))
        (PORT d[4] (9752:9752:9752) (9132:9132:9132))
        (PORT d[5] (6832:6832:6832) (6406:6406:6406))
        (PORT d[6] (9561:9561:9561) (8917:8917:8917))
        (PORT d[7] (4524:4524:4524) (4383:4383:4383))
        (PORT d[8] (4864:4864:4864) (4675:4675:4675))
        (PORT d[9] (9065:9065:9065) (8441:8441:8441))
        (PORT d[10] (9127:9127:9127) (8595:8595:8595))
        (PORT d[11] (4756:4756:4756) (4528:4528:4528))
        (PORT d[12] (6206:6206:6206) (5917:5917:5917))
        (PORT clk (2812:2812:2812) (2830:2830:2830))
        (PORT ena (13596:13596:13596) (14392:14392:14392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4619:4619:4619))
        (PORT clk (2812:2812:2812) (2830:2830:2830))
        (PORT ena (13596:13596:13596) (14392:14392:14392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8574:8574:8574) (7876:7876:7876))
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (PORT ena (13601:13601:13601) (14397:14397:14397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (PORT d[0] (13601:13601:13601) (14397:14397:14397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1725:1725:1725))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3406:3406:3406))
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT ena (13223:13223:13223) (13995:13995:13995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4193:4193:4193))
        (PORT d[1] (9657:9657:9657) (9036:9036:9036))
        (PORT d[2] (9192:9192:9192) (8633:8633:8633))
        (PORT d[3] (10504:10504:10504) (9919:9919:9919))
        (PORT d[4] (9763:9763:9763) (9141:9141:9141))
        (PORT d[5] (5150:5150:5150) (4774:4774:4774))
        (PORT d[6] (7920:7920:7920) (7427:7427:7427))
        (PORT d[7] (4579:4579:4579) (4438:4438:4438))
        (PORT d[8] (4865:4865:4865) (4676:4676:4676))
        (PORT d[9] (9106:9106:9106) (8479:8479:8479))
        (PORT d[10] (9504:9504:9504) (8945:8945:8945))
        (PORT d[11] (4766:4766:4766) (4536:4536:4536))
        (PORT d[12] (6647:6647:6647) (6325:6325:6325))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (13218:13218:13218) (13990:13990:13990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3583:3583:3583))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (13218:13218:13218) (13990:13990:13990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9047:9047:9047) (8315:8315:8315))
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT ena (13223:13223:13223) (13995:13995:13995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2836:2836:2836))
        (PORT d[0] (13223:13223:13223) (13995:13995:13995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2837:2837:2837))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1726:1726:1726))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1638:1638:1638) (1478:1478:1478))
        (PORT datac (3710:3710:3710) (3528:3528:3528))
        (PORT datad (1591:1591:1591) (1444:1444:1444))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4022:4022:4022) (3906:3906:3906))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (3689:3689:3689) (3457:3457:3457))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4319:4319:4319))
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT ena (13844:13844:13844) (14820:14820:14820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (3828:3828:3828))
        (PORT d[1] (11491:11491:11491) (10708:10708:10708))
        (PORT d[2] (11049:11049:11049) (10433:10433:10433))
        (PORT d[3] (9144:9144:9144) (8703:8703:8703))
        (PORT d[4] (8230:8230:8230) (7750:7750:7750))
        (PORT d[5] (9565:9565:9565) (9013:9013:9013))
        (PORT d[6] (9215:9215:9215) (8888:8888:8888))
        (PORT d[7] (4726:4726:4726) (4607:4607:4607))
        (PORT d[8] (9047:9047:9047) (8707:8707:8707))
        (PORT d[9] (5073:5073:5073) (4942:4942:4942))
        (PORT d[10] (8313:8313:8313) (7988:7988:7988))
        (PORT d[11] (6498:6498:6498) (6221:6221:6221))
        (PORT d[12] (8175:8175:8175) (7633:7633:7633))
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (PORT ena (13839:13839:13839) (14815:14815:14815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5492:5492:5492) (5362:5362:5362))
        (PORT clk (2805:2805:2805) (2822:2822:2822))
        (PORT ena (13839:13839:13839) (14815:14815:14815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11081:11081:11081) (10163:10163:10163))
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT ena (13844:13844:13844) (14820:14820:14820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2827:2827:2827))
        (PORT d[0] (13844:13844:13844) (14820:14820:14820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1717:1717:1717))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4175:4175:4175) (3947:3947:3947))
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (PORT ena (13839:13839:13839) (14805:14805:14805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5271:5271:5271) (4985:4985:4985))
        (PORT d[1] (11463:11463:11463) (10684:10684:10684))
        (PORT d[2] (10632:10632:10632) (10051:10051:10051))
        (PORT d[3] (11223:11223:11223) (10610:10610:10610))
        (PORT d[4] (12461:12461:12461) (11562:11562:11562))
        (PORT d[5] (9518:9518:9518) (8969:8969:8969))
        (PORT d[6] (12411:12411:12411) (11673:11673:11673))
        (PORT d[7] (4705:4705:4705) (4584:4584:4584))
        (PORT d[8] (9050:9050:9050) (8706:8706:8706))
        (PORT d[9] (5504:5504:5504) (5342:5342:5342))
        (PORT d[10] (11354:11354:11354) (10797:10797:10797))
        (PORT d[11] (6056:6056:6056) (5810:5810:5810))
        (PORT d[12] (8704:8704:8704) (8367:8367:8367))
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (PORT ena (13834:13834:13834) (14800:14800:14800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7292:7292:7292) (6973:6973:6973))
        (PORT clk (2811:2811:2811) (2829:2829:2829))
        (PORT ena (13834:13834:13834) (14800:14800:14800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10752:10752:10752) (9859:9859:9859))
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (PORT ena (13839:13839:13839) (14805:14805:14805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (PORT d[0] (13839:13839:13839) (14805:14805:14805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3239:3239:3239))
        (PORT clk (2803:2803:2803) (2820:2820:2820))
        (PORT ena (12813:12813:12813) (13567:13567:13567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4254:4254:4254))
        (PORT d[1] (10488:10488:10488) (9821:9821:9821))
        (PORT d[2] (10037:10037:10037) (9440:9440:9440))
        (PORT d[3] (10925:10925:10925) (10324:10324:10324))
        (PORT d[4] (7144:7144:7144) (6682:6682:6682))
        (PORT d[5] (4491:4491:4491) (4124:4124:4124))
        (PORT d[6] (10414:10414:10414) (9721:9721:9721))
        (PORT d[7] (2531:2531:2531) (2479:2479:2479))
        (PORT d[8] (5666:5666:5666) (5430:5430:5430))
        (PORT d[9] (3269:3269:3269) (2986:2986:2986))
        (PORT d[10] (5436:5436:5436) (5208:5208:5208))
        (PORT d[11] (5621:5621:5621) (5355:5355:5355))
        (PORT d[12] (7071:7071:7071) (6734:6734:6734))
        (PORT clk (2799:2799:2799) (2815:2815:2815))
        (PORT ena (12808:12808:12808) (13562:13562:13562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5124:5124:5124) (4738:4738:4738))
        (PORT clk (2799:2799:2799) (2815:2815:2815))
        (PORT ena (12808:12808:12808) (13562:13562:13562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9420:9420:9420) (8665:8665:8665))
        (PORT clk (2803:2803:2803) (2820:2820:2820))
        (PORT ena (12813:12813:12813) (13567:13567:13567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2820:2820:2820))
        (PORT d[0] (12813:12813:12813) (13567:13567:13567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3535:3535:3535))
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (PORT ena (14621:14621:14621) (15640:15640:15640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4470:4470:4470) (4259:4259:4259))
        (PORT d[1] (11541:11541:11541) (11055:11055:11055))
        (PORT d[2] (10615:10615:10615) (10014:10014:10014))
        (PORT d[3] (10835:10835:10835) (10248:10248:10248))
        (PORT d[4] (12072:12072:12072) (11189:11189:11189))
        (PORT d[5] (8758:8758:8758) (8269:8269:8269))
        (PORT d[6] (11583:11583:11583) (10901:10901:10901))
        (PORT d[7] (3952:3952:3952) (3881:3881:3881))
        (PORT d[8] (8217:8217:8217) (7932:7932:7932))
        (PORT d[9] (10842:10842:10842) (10021:10021:10021))
        (PORT d[10] (10922:10922:10922) (10392:10392:10392))
        (PORT d[11] (5650:5650:5650) (5430:5430:5430))
        (PORT d[12] (8227:8227:8227) (7913:7913:7913))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT ena (14616:14616:14616) (15635:15635:15635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6267:6267:6267) (6009:6009:6009))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT ena (14616:14616:14616) (15635:15635:15635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10347:10347:10347) (9475:9475:9475))
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (PORT ena (14621:14621:14621) (15640:15640:15640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (PORT d[0] (14621:14621:14621) (15640:15640:15640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1556:1556:1556))
        (PORT datab (2945:2945:2945) (2778:2778:2778))
        (PORT datac (3320:3320:3320) (3313:3313:3313))
        (PORT datad (3502:3502:3502) (3142:3142:3142))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2343:2343:2343) (2183:2183:2183))
        (PORT datab (3364:3364:3364) (3356:3356:3356))
        (PORT datac (3625:3625:3625) (3504:3504:3504))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3081:3081:3081))
        (PORT clk (2835:2835:2835) (2852:2852:2852))
        (PORT ena (6596:6596:6596) (6982:6982:6982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5382:5382:5382) (5163:5163:5163))
        (PORT d[1] (3365:3365:3365) (3120:3120:3120))
        (PORT d[2] (4287:4287:4287) (3987:3987:3987))
        (PORT d[3] (2819:2819:2819) (2621:2621:2621))
        (PORT d[4] (4688:4688:4688) (4366:4366:4366))
        (PORT d[5] (7366:7366:7366) (7005:7005:7005))
        (PORT d[6] (3025:3025:3025) (2786:2786:2786))
        (PORT d[7] (8349:8349:8349) (8113:8113:8113))
        (PORT d[8] (4065:4065:4065) (3925:3925:3925))
        (PORT d[9] (2301:2301:2301) (2134:2134:2134))
        (PORT d[10] (4212:4212:4212) (3933:3933:3933))
        (PORT d[11] (4707:4707:4707) (4477:4477:4477))
        (PORT d[12] (3223:3223:3223) (2987:2987:2987))
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (PORT ena (6591:6591:6591) (6977:6977:6977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (2777:2777:2777))
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (PORT ena (6591:6591:6591) (6977:6977:6977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4487:4487:4487) (4106:4106:4106))
        (PORT clk (2835:2835:2835) (2852:2852:2852))
        (PORT ena (6596:6596:6596) (6982:6982:6982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2835:2835:2835) (2852:2852:2852))
        (PORT d[0] (6596:6596:6596) (6982:6982:6982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3059:3059:3059))
        (PORT clk (2832:2832:2832) (2851:2851:2851))
        (PORT ena (6650:6650:6650) (7019:7019:7019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5310:5310:5310) (5093:5093:5093))
        (PORT d[1] (3748:3748:3748) (3469:3469:3469))
        (PORT d[2] (4649:4649:4649) (4324:4324:4324))
        (PORT d[3] (2791:2791:2791) (2601:2601:2601))
        (PORT d[4] (4687:4687:4687) (4365:4365:4365))
        (PORT d[5] (7366:7366:7366) (7004:7004:7004))
        (PORT d[6] (3046:3046:3046) (2810:2810:2810))
        (PORT d[7] (7915:7915:7915) (7713:7713:7713))
        (PORT d[8] (4013:4013:4013) (3878:3878:3878))
        (PORT d[9] (2294:2294:2294) (2141:2141:2141))
        (PORT d[10] (4245:4245:4245) (3963:3963:3963))
        (PORT d[11] (4746:4746:4746) (4506:4506:4506))
        (PORT d[12] (3245:3245:3245) (3008:3008:3008))
        (PORT clk (2828:2828:2828) (2846:2846:2846))
        (PORT ena (6645:6645:6645) (7014:7014:7014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2687:2687:2687))
        (PORT clk (2828:2828:2828) (2846:2846:2846))
        (PORT ena (6645:6645:6645) (7014:7014:7014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (3743:3743:3743))
        (PORT clk (2832:2832:2832) (2851:2851:2851))
        (PORT ena (6650:6650:6650) (7019:7019:7019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2851:2851:2851))
        (PORT d[0] (6650:6650:6650) (7019:7019:7019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2852:2852:2852))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1741:1741:1741))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1741:1741:1741))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3271:3271:3271))
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT ena (12795:12795:12795) (13551:13551:13551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4509:4509:4509) (4252:4252:4252))
        (PORT d[1] (10429:10429:10429) (9766:9766:9766))
        (PORT d[2] (10079:10079:10079) (9481:9481:9481))
        (PORT d[3] (11311:11311:11311) (10683:10683:10683))
        (PORT d[4] (7198:7198:7198) (6711:6711:6711))
        (PORT d[5] (4502:4502:4502) (4132:4132:4132))
        (PORT d[6] (10855:10855:10855) (10119:10119:10119))
        (PORT d[7] (5404:5404:5404) (5221:5221:5221))
        (PORT d[8] (5673:5673:5673) (5439:5439:5439))
        (PORT d[9] (3309:3309:3309) (3023:3023:3023))
        (PORT d[10] (5424:5424:5424) (5194:5194:5194))
        (PORT d[11] (5589:5589:5589) (5326:5326:5326))
        (PORT d[12] (7041:7041:7041) (6705:6705:6705))
        (PORT clk (2798:2798:2798) (2813:2813:2813))
        (PORT ena (12790:12790:12790) (13546:13546:13546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6901:6901:6901) (6534:6534:6534))
        (PORT clk (2798:2798:2798) (2813:2813:2813))
        (PORT ena (12790:12790:12790) (13546:13546:13546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9369:9369:9369) (8620:8620:8620))
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT ena (12795:12795:12795) (13551:13551:13551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (PORT d[0] (12795:12795:12795) (13551:13551:13551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (3899:3899:3899))
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (PORT ena (14223:14223:14223) (15212:15212:15212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7380:7380:7380) (7025:7025:7025))
        (PORT d[1] (11492:11492:11492) (10989:10989:10989))
        (PORT d[2] (10216:10216:10216) (9656:9656:9656))
        (PORT d[3] (10848:10848:10848) (10262:10262:10262))
        (PORT d[4] (12038:12038:12038) (11158:11158:11158))
        (PORT d[5] (9149:9149:9149) (8631:8631:8631))
        (PORT d[6] (11624:11624:11624) (10941:10941:10941))
        (PORT d[7] (4286:4286:4286) (4189:4189:4189))
        (PORT d[8] (8564:8564:8564) (8254:8254:8254))
        (PORT d[9] (10914:10914:10914) (10090:10090:10090))
        (PORT d[10] (10969:10969:10969) (10438:10438:10438))
        (PORT d[11] (5651:5651:5651) (5431:5431:5431))
        (PORT d[12] (8298:8298:8298) (7983:7983:7983))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT ena (14218:14218:14218) (15207:15207:15207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6622:6622:6622) (6328:6328:6328))
        (PORT clk (2810:2810:2810) (2828:2828:2828))
        (PORT ena (14218:14218:14218) (15207:15207:15207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10353:10353:10353) (9483:9483:9483))
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (PORT ena (14223:14223:14223) (15212:15212:15212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2833:2833:2833))
        (PORT d[0] (14223:14223:14223) (15212:15212:15212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2467:2467:2467))
        (PORT datab (3273:3273:3273) (3266:3266:3266))
        (PORT datac (1479:1479:1479) (1347:1347:1347))
        (PORT datad (3805:3805:3805) (3621:3621:3621))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1837:1837:1837))
        (PORT datab (2184:2184:2184) (2034:2034:2034))
        (PORT datac (3223:3223:3223) (3216:3216:3216))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1099:1099:1099))
        (PORT datab (3802:3802:3802) (3616:3616:3616))
        (PORT datac (5125:5125:5125) (4891:4891:4891))
        (PORT datad (236:236:236) (253:253:253))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (3800:3800:3800) (3614:3614:3614))
        (PORT datac (1847:1847:1847) (1700:1700:1700))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[30\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1381:1381:1381))
        (PORT datab (1291:1291:1291) (1192:1192:1192))
        (PORT datac (485:485:485) (461:461:461))
        (PORT datad (1368:1368:1368) (1219:1219:1219))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (PORT ena (1661:1661:1661) (1582:1582:1582))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[30\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (534:534:534))
        (PORT datab (1394:1394:1394) (1326:1326:1326))
        (PORT datac (1291:1291:1291) (1300:1300:1300))
        (PORT datad (1382:1382:1382) (1358:1358:1358))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[30\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1447:1447:1447))
        (PORT datab (1820:1820:1820) (1763:1763:1763))
        (PORT datac (1729:1729:1729) (1670:1670:1670))
        (PORT datad (1284:1284:1284) (1226:1226:1226))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (817:817:817))
        (PORT datab (1226:1226:1226) (1147:1147:1147))
        (PORT datac (810:810:810) (733:733:733))
        (PORT datad (1194:1194:1194) (1102:1102:1102))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1031:1031:1031))
        (PORT datab (1237:1237:1237) (1163:1163:1163))
        (PORT datac (1100:1100:1100) (1123:1123:1123))
        (PORT datad (1736:1736:1736) (1669:1669:1669))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1033:1033:1033))
        (PORT datab (956:956:956) (928:928:928))
        (PORT datac (1714:1714:1714) (1666:1666:1666))
        (PORT datad (1108:1108:1108) (1139:1139:1139))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1072:1072:1072))
        (PORT datab (1205:1205:1205) (1112:1112:1112))
        (PORT datac (1879:1879:1879) (1729:1729:1729))
        (PORT datad (265:265:265) (282:282:282))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (706:706:706))
        (PORT datab (548:548:548) (511:511:511))
        (PORT datac (711:711:711) (645:645:645))
        (PORT datad (490:490:490) (462:462:462))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (324:324:324))
        (PORT datab (1933:1933:1933) (1753:1753:1753))
        (PORT datac (519:519:519) (489:489:489))
        (PORT datad (245:245:245) (270:270:270))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (493:493:493) (468:468:468))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1730:1730:1730))
        (PORT datab (1323:1323:1323) (1257:1257:1257))
        (PORT datac (1555:1555:1555) (1488:1488:1488))
        (PORT datad (2364:2364:2364) (2221:2221:2221))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1735:1735:1735))
        (PORT datab (289:289:289) (318:318:318))
        (PORT datac (245:245:245) (276:276:276))
        (PORT datad (244:244:244) (266:266:266))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (490:490:490))
        (PORT datab (1604:1604:1604) (1478:1478:1478))
        (PORT datac (243:243:243) (274:274:274))
        (PORT datad (247:247:247) (268:268:268))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1027:1027:1027))
        (PORT datab (1246:1246:1246) (1268:1268:1268))
        (PORT datac (1714:1714:1714) (1666:1666:1666))
        (PORT datad (1126:1126:1126) (1063:1063:1063))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1551:1551:1551))
        (PORT datab (1795:1795:1795) (1716:1716:1716))
        (PORT datac (953:953:953) (980:980:980))
        (PORT datad (888:888:888) (856:856:856))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (783:783:783))
        (PORT datab (541:541:541) (533:533:533))
        (PORT datac (262:262:262) (288:288:288))
        (PORT datad (797:797:797) (750:750:750))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1352:1352:1352))
        (PORT datab (1373:1373:1373) (1328:1328:1328))
        (PORT datac (1312:1312:1312) (1275:1275:1275))
        (PORT datad (1510:1510:1510) (1418:1418:1418))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (321:321:321))
        (PORT datab (284:284:284) (315:315:315))
        (PORT datac (1144:1144:1144) (1041:1041:1041))
        (PORT datad (244:244:244) (269:269:269))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (863:863:863))
        (PORT datab (1110:1110:1110) (1023:1023:1023))
        (PORT datad (811:811:811) (761:761:761))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (796:796:796))
        (PORT datac (757:757:757) (693:693:693))
        (PORT datad (235:235:235) (253:253:253))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op_raw\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2266:2266:2266) (2126:2126:2126))
        (PORT datab (613:613:613) (593:593:593))
        (PORT datac (1537:1537:1537) (1496:1496:1496))
        (PORT datad (870:870:870) (836:836:836))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_compare_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[32\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1703:1703:1703) (1646:1646:1646))
        (PORT datac (2253:2253:2253) (2061:2061:2061))
        (PORT datad (1056:1056:1056) (1032:1032:1032))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op_raw\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (888:888:888))
        (PORT datab (622:622:622) (604:604:604))
        (PORT datac (1296:1296:1296) (1259:1259:1259))
        (PORT datad (1175:1175:1175) (1208:1208:1208))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_compare_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_cmp_result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1113:1113:1113))
        (PORT datab (338:338:338) (415:415:415))
        (PORT datac (489:489:489) (489:489:489))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_cmp_result\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2391:2391:2391) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2066:2066:2066))
        (PORT datab (965:965:965) (943:943:943))
        (PORT datac (1316:1316:1316) (1329:1329:1329))
        (PORT datad (1239:1239:1239) (1196:1196:1196))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2060:2060:2060))
        (PORT datab (968:968:968) (947:947:947))
        (PORT datac (252:252:252) (288:288:288))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (787:787:787))
        (PORT datab (907:907:907) (861:861:861))
        (PORT datac (839:839:839) (783:783:783))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_uncond_cti_non_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_sel_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1258:1258:1258))
        (PORT datab (1714:1714:1714) (1644:1644:1644))
        (PORT datac (1200:1200:1200) (1155:1155:1155))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_sel_nxt\.10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1524:1524:1524))
        (PORT datab (1611:1611:1611) (1561:1561:1561))
        (PORT datac (268:268:268) (313:313:313))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1971:1971:1971) (1836:1836:1836))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1272:1272:1272))
        (PORT datab (1647:1647:1647) (1573:1573:1573))
        (PORT datac (1597:1597:1597) (1500:1500:1500))
        (PORT datad (1820:1820:1820) (1770:1770:1770))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2737:2737:2737) (2543:2543:2543))
        (PORT datac (938:938:938) (927:927:927))
        (PORT datad (304:304:304) (378:378:378))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1349:1349:1349))
        (PORT datab (1988:1988:1988) (1880:1880:1880))
        (PORT datac (519:519:519) (494:494:494))
        (PORT datad (1465:1465:1465) (1446:1446:1446))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT asdata (763:763:763) (832:832:832))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[29\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2463:2463:2463) (2389:2389:2389))
        (PORT datac (1977:1977:1977) (1893:1893:1893))
        (PORT datad (295:295:295) (364:364:364))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[29\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (313:313:313))
        (PORT datab (902:902:902) (845:845:845))
        (PORT datac (3077:3077:3077) (2863:2863:2863))
        (PORT datad (1871:1871:1871) (1697:1697:1697))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (PORT ena (2182:2182:2182) (2077:2077:2077))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (762:762:762))
        (PORT datab (1574:1574:1574) (1477:1477:1477))
        (PORT datad (844:844:844) (781:781:781))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1591:1591:1591) (1511:1511:1511))
        (PORT clrn (2390:2390:2390) (2341:2341:2341))
        (PORT sload (1929:1929:1929) (1882:1882:1882))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (762:762:762))
        (PORT datab (475:475:475) (461:461:461))
        (PORT datad (2245:2245:2245) (2055:2055:2055))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1147:1147:1147))
        (PORT datab (1272:1272:1272) (1197:1197:1197))
        (PORT datad (1217:1217:1217) (1185:1185:1185))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1366:1366:1366) (1368:1368:1368))
        (PORT clrn (2387:2387:2387) (2336:2336:2336))
        (PORT sclr (2330:2330:2330) (2235:2235:2235))
        (PORT sload (2635:2635:2635) (2671:2671:2671))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2138:2138:2138) (2018:2018:2018))
        (PORT datab (1729:1729:1729) (1621:1621:1621))
        (PORT datac (1730:1730:1730) (1663:1663:1663))
        (PORT datad (1604:1604:1604) (1527:1527:1527))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4777:4777:4777) (4597:4597:4597))
        (PORT datab (1725:1725:1725) (1683:1683:1683))
        (PORT datac (1863:1863:1863) (1801:1801:1801))
        (PORT datad (2474:2474:2474) (2258:2258:2258))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4667:4667:4667))
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (PORT ena (10733:10733:10733) (11324:11324:11324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6625:6625:6625) (6380:6380:6380))
        (PORT d[1] (4900:4900:4900) (4515:4515:4515))
        (PORT d[2] (8760:8760:8760) (8361:8361:8361))
        (PORT d[3] (6624:6624:6624) (6143:6143:6143))
        (PORT d[4] (5989:5989:5989) (5597:5597:5597))
        (PORT d[5] (1927:1927:1927) (1761:1761:1761))
        (PORT d[6] (2222:2222:2222) (2048:2048:2048))
        (PORT d[7] (3698:3698:3698) (3616:3616:3616))
        (PORT d[8] (2670:2670:2670) (2453:2453:2453))
        (PORT d[9] (4608:4608:4608) (4375:4375:4375))
        (PORT d[10] (4219:4219:4219) (3910:3910:3910))
        (PORT d[11] (2064:2064:2064) (1930:1930:1930))
        (PORT d[12] (5750:5750:5750) (5292:5292:5292))
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (PORT ena (10728:10728:10728) (11319:11319:11319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3050:3050:3050))
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (PORT ena (10728:10728:10728) (11319:11319:11319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2824:2824:2824))
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (PORT ena (10733:10733:10733) (11324:11324:11324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2805:2805:2805))
        (PORT d[0] (10733:10733:10733) (11324:11324:11324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3243:3243:3243))
        (PORT clk (2804:2804:2804) (2822:2822:2822))
        (PORT ena (12823:12823:12823) (13575:13575:13575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4245:4245:4245))
        (PORT d[1] (10070:10070:10070) (9434:9434:9434))
        (PORT d[2] (10052:10052:10052) (9452:9452:9452))
        (PORT d[3] (10926:10926:10926) (10318:10318:10318))
        (PORT d[4] (7146:7146:7146) (6683:6683:6683))
        (PORT d[5] (3616:3616:3616) (3315:3315:3315))
        (PORT d[6] (7988:7988:7988) (7484:7484:7484))
        (PORT d[7] (4979:4979:4979) (4823:4823:4823))
        (PORT d[8] (5651:5651:5651) (5414:5414:5414))
        (PORT d[9] (4550:4550:4550) (4424:4424:4424))
        (PORT d[10] (9999:9999:9999) (9402:9402:9402))
        (PORT d[11] (5180:5180:5180) (4944:4944:4944))
        (PORT d[12] (7063:7063:7063) (6725:6725:6725))
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT ena (12818:12818:12818) (13570:13570:13570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5490:5490:5490) (5023:5023:5023))
        (PORT clk (2800:2800:2800) (2817:2817:2817))
        (PORT ena (12818:12818:12818) (13570:13570:13570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2108:2108:2108))
        (PORT clk (2804:2804:2804) (2822:2822:2822))
        (PORT ena (12823:12823:12823) (13575:13575:13575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2822:2822:2822))
        (PORT d[0] (12823:12823:12823) (13575:13575:13575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1183:1183:1183))
        (PORT datab (1724:1724:1724) (1682:1682:1682))
        (PORT datac (1861:1861:1861) (1799:1799:1799))
        (PORT datad (2394:2394:2394) (2285:2285:2285))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4653:4653:4653) (4514:4514:4514))
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (PORT ena (12001:12001:12001) (12714:12714:12714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4578:4578:4578))
        (PORT d[1] (10230:10230:10230) (9470:9470:9470))
        (PORT d[2] (10498:10498:10498) (10078:10078:10078))
        (PORT d[3] (10792:10792:10792) (10345:10345:10345))
        (PORT d[4] (7993:7993:7993) (7455:7455:7455))
        (PORT d[5] (3652:3652:3652) (3336:3336:3336))
        (PORT d[6] (8221:8221:8221) (7838:7838:7838))
        (PORT d[7] (3827:3827:3827) (3686:3686:3686))
        (PORT d[8] (6076:6076:6076) (5813:5813:5813))
        (PORT d[9] (3246:3246:3246) (2964:2964:2964))
        (PORT d[10] (7032:7032:7032) (6709:6709:6709))
        (PORT d[11] (6049:6049:6049) (5762:5762:5762))
        (PORT d[12] (2838:2838:2838) (2593:2593:2593))
        (PORT clk (2784:2784:2784) (2800:2800:2800))
        (PORT ena (11996:11996:11996) (12709:12709:12709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (5669:5669:5669))
        (PORT clk (2784:2784:2784) (2800:2800:2800))
        (PORT ena (11996:11996:11996) (12709:12709:12709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1625:1625:1625))
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (PORT ena (12001:12001:12001) (12714:12714:12714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (PORT d[0] (12001:12001:12001) (12714:12714:12714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4570:4570:4570) (4330:4330:4330))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (10719:10719:10719) (11317:11317:11317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6619:6619:6619) (6373:6373:6373))
        (PORT d[1] (4452:4452:4452) (4131:4131:4131))
        (PORT d[2] (8307:8307:8307) (7939:7939:7939))
        (PORT d[3] (6617:6617:6617) (6131:6131:6131))
        (PORT d[4] (5955:5955:5955) (5564:5564:5564))
        (PORT d[5] (1887:1887:1887) (1724:1724:1724))
        (PORT d[6] (2632:2632:2632) (2430:2430:2430))
        (PORT d[7] (3715:3715:3715) (3631:3631:3631))
        (PORT d[8] (6436:6436:6436) (6194:6194:6194))
        (PORT d[9] (4647:4647:4647) (4412:4412:4412))
        (PORT d[10] (4249:4249:4249) (3939:3939:3939))
        (PORT d[11] (2427:2427:2427) (2256:2256:2256))
        (PORT d[12] (5731:5731:5731) (5257:5257:5257))
        (PORT clk (2778:2778:2778) (2794:2794:2794))
        (PORT ena (10714:10714:10714) (11312:11312:11312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4985:4985:4985) (4883:4883:4883))
        (PORT clk (2778:2778:2778) (2794:2794:2794))
        (PORT ena (10714:10714:10714) (11312:11312:11312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2071:2071:2071))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (10719:10719:10719) (11317:11317:11317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT d[0] (10719:10719:10719) (11317:11317:11317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1677:1677:1677))
        (PORT datab (1723:1723:1723) (1680:1680:1680))
        (PORT datac (1854:1854:1854) (1790:1790:1790))
        (PORT datad (1599:1599:1599) (1462:1462:1462))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (4455:4455:4455) (4320:4320:4320))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (938:938:938))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (7071:7071:7071) (7447:7447:7447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (915:915:915))
        (PORT d[1] (8125:8125:8125) (7653:7653:7653))
        (PORT d[2] (8684:8684:8684) (8212:8212:8212))
        (PORT d[3] (2058:2058:2058) (1881:1881:1881))
        (PORT d[4] (2757:2757:2757) (2551:2551:2551))
        (PORT d[5] (2179:2179:2179) (2051:2051:2051))
        (PORT d[6] (1289:1289:1289) (1208:1208:1208))
        (PORT d[7] (1321:1321:1321) (1243:1243:1243))
        (PORT d[8] (6743:6743:6743) (6397:6397:6397))
        (PORT d[9] (3797:3797:3797) (3627:3627:3627))
        (PORT d[10] (4324:4324:4324) (3997:3997:3997))
        (PORT d[11] (7711:7711:7711) (7325:7325:7325))
        (PORT d[12] (5440:5440:5440) (5033:5033:5033))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (7066:7066:7066) (7442:7442:7442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2256:2256:2256))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (7066:7066:7066) (7442:7442:7442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3210:3210:3210))
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT ena (7071:7071:7071) (7447:7447:7447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2814:2814:2814))
        (PORT d[0] (7071:7071:7071) (7447:7447:7447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2016:2016:2016))
        (PORT clk (2843:2843:2843) (2861:2861:2861))
        (PORT ena (5423:5423:5423) (5715:5715:5715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2163:2163:2163))
        (PORT d[1] (10331:10331:10331) (9712:9712:9712))
        (PORT d[2] (3504:3504:3504) (3220:3220:3220))
        (PORT d[3] (3115:3115:3115) (2862:2862:2862))
        (PORT d[4] (4269:4269:4269) (3949:3949:3949))
        (PORT d[5] (9529:9529:9529) (9143:9143:9143))
        (PORT d[6] (3734:3734:3734) (3416:3416:3416))
        (PORT d[7] (7321:7321:7321) (7241:7241:7241))
        (PORT d[8] (7272:7272:7272) (6889:6889:6889))
        (PORT d[9] (6608:6608:6608) (6215:6215:6215))
        (PORT d[10] (4852:4852:4852) (4445:4445:4445))
        (PORT d[11] (6456:6456:6456) (6048:6048:6048))
        (PORT d[12] (5623:5623:5623) (5363:5363:5363))
        (PORT clk (2839:2839:2839) (2856:2856:2856))
        (PORT ena (5418:5418:5418) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2206:2206:2206))
        (PORT clk (2839:2839:2839) (2856:2856:2856))
        (PORT ena (5418:5418:5418) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3338:3338:3338))
        (PORT clk (2843:2843:2843) (2861:2861:2861))
        (PORT ena (5423:5423:5423) (5715:5715:5715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2861:2861:2861))
        (PORT d[0] (5423:5423:5423) (5715:5715:5715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2862:2862:2862))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2862:2862:2862))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2862:2862:2862))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2862:2862:2862))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1751:1751:1751))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1751:1751:1751))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1618:1618:1618))
        (PORT datab (424:424:424) (552:552:552))
        (PORT datac (1876:1876:1876) (1690:1690:1690))
        (PORT datad (2008:2008:2008) (1850:1850:1850))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1293:1293:1293))
        (PORT clk (2772:2772:2772) (2790:2790:2790))
        (PORT ena (7442:7442:7442) (7841:7841:7841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1729:1729:1729))
        (PORT d[1] (7727:7727:7727) (7282:7282:7282))
        (PORT d[2] (8300:8300:8300) (7864:7864:7864))
        (PORT d[3] (2424:2424:2424) (2219:2219:2219))
        (PORT d[4] (6607:6607:6607) (6206:6206:6206))
        (PORT d[5] (1721:1721:1721) (1622:1622:1622))
        (PORT d[6] (8134:8134:8134) (7634:7634:7634))
        (PORT d[7] (6232:6232:6232) (6030:6030:6030))
        (PORT d[8] (6400:6400:6400) (6087:6087:6087))
        (PORT d[9] (5401:5401:5401) (5174:5174:5174))
        (PORT d[10] (3901:3901:3901) (3601:3601:3601))
        (PORT d[11] (7373:7373:7373) (7010:7010:7010))
        (PORT d[12] (5427:5427:5427) (5013:5013:5013))
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT ena (7437:7437:7437) (7836:7836:7836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5435:5435:5435) (5300:5300:5300))
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT ena (7437:7437:7437) (7836:7836:7836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2836:2836:2836))
        (PORT clk (2772:2772:2772) (2790:2790:2790))
        (PORT ena (7442:7442:7442) (7841:7841:7841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2790:2790:2790))
        (PORT d[0] (7442:7442:7442) (7841:7841:7841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1315:1315:1315))
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (PORT ena (5912:5912:5912) (6212:6212:6212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1351:1351:1351))
        (PORT d[1] (1751:1751:1751) (1632:1632:1632))
        (PORT d[2] (3937:3937:3937) (3628:3628:3628))
        (PORT d[3] (2008:2008:2008) (1846:1846:1846))
        (PORT d[4] (3467:3467:3467) (3196:3196:3196))
        (PORT d[5] (9854:9854:9854) (9454:9454:9454))
        (PORT d[6] (4552:4552:4552) (4185:4185:4185))
        (PORT d[7] (7833:7833:7833) (7728:7728:7728))
        (PORT d[8] (4728:4728:4728) (4471:4471:4471))
        (PORT d[9] (3244:3244:3244) (3029:3029:3029))
        (PORT d[10] (5709:5709:5709) (5237:5237:5237))
        (PORT d[11] (2045:2045:2045) (1867:1867:1867))
        (PORT d[12] (2745:2745:2745) (2542:2542:2542))
        (PORT clk (2827:2827:2827) (2843:2843:2843))
        (PORT ena (5907:5907:5907) (6207:6207:6207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1455:1455:1455))
        (PORT clk (2827:2827:2827) (2843:2843:2843))
        (PORT ena (5907:5907:5907) (6207:6207:6207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3078:3078:3078))
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (PORT ena (5912:5912:5912) (6212:6212:6212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (PORT d[0] (5912:5912:5912) (6212:6212:6212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1738:1738:1738))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1738:1738:1738))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (310:310:310))
        (PORT datab (1742:1742:1742) (1663:1663:1663))
        (PORT datac (377:377:377) (507:507:507))
        (PORT datad (886:886:886) (828:828:828))
        (IOPATH dataa combout (471:471:471) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3165:3165:3165))
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (PORT ena (12231:12231:12231) (12913:12913:12913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5809:5809:5809) (5563:5563:5563))
        (PORT d[1] (3815:3815:3815) (3517:3517:3517))
        (PORT d[2] (4659:4659:4659) (4342:4342:4342))
        (PORT d[3] (2771:2771:2771) (2571:2571:2571))
        (PORT d[4] (5119:5119:5119) (4768:4768:4768))
        (PORT d[5] (7723:7723:7723) (7341:7341:7341))
        (PORT d[6] (2593:2593:2593) (2395:2395:2395))
        (PORT d[7] (8347:8347:8347) (8115:8115:8115))
        (PORT d[8] (2806:2806:2806) (2580:2580:2580))
        (PORT d[9] (2661:2661:2661) (2484:2484:2484))
        (PORT d[10] (4614:4614:4614) (4308:4308:4308))
        (PORT d[11] (5180:5180:5180) (4910:4910:4910))
        (PORT d[12] (3654:3654:3654) (3391:3391:3391))
        (PORT clk (2832:2832:2832) (2848:2848:2848))
        (PORT ena (12226:12226:12226) (12908:12908:12908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2305:2305:2305))
        (PORT clk (2832:2832:2832) (2848:2848:2848))
        (PORT ena (12226:12226:12226) (12908:12908:12908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3022:3022:3022))
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (PORT ena (12231:12231:12231) (12913:12913:12913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (PORT d[0] (12231:12231:12231) (12913:12913:12913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2854:2854:2854))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2854:2854:2854))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2854:2854:2854))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2854:2854:2854))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1743:1743:1743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1743:1743:1743))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1743:1743:1743))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (923:923:923))
        (PORT clk (2826:2826:2826) (2844:2844:2844))
        (PORT ena (6925:6925:6925) (7339:7339:7339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1702:1702:1702))
        (PORT d[1] (1332:1332:1332) (1224:1224:1224))
        (PORT d[2] (4388:4388:4388) (4045:4045:4045))
        (PORT d[3] (1555:1555:1555) (1426:1426:1426))
        (PORT d[4] (1404:1404:1404) (1314:1314:1314))
        (PORT d[5] (1720:1720:1720) (1613:1613:1613))
        (PORT d[6] (4983:4983:4983) (4585:4585:4585))
        (PORT d[7] (8176:8176:8176) (8055:8055:8055))
        (PORT d[8] (1595:1595:1595) (1462:1462:1462))
        (PORT d[9] (3675:3675:3675) (3426:3426:3426))
        (PORT d[10] (5182:5182:5182) (4795:4795:4795))
        (PORT d[11] (2494:2494:2494) (2286:2286:2286))
        (PORT d[12] (3185:3185:3185) (2951:2951:2951))
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (PORT ena (6920:6920:6920) (7334:7334:7334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1429:1429:1429))
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (PORT ena (6920:6920:6920) (7334:7334:7334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4110:4110:4110))
        (PORT clk (2826:2826:2826) (2844:2844:2844))
        (PORT ena (6925:6925:6925) (7339:7339:7339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2844:2844:2844))
        (PORT d[0] (6925:6925:6925) (7339:7339:7339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1734:1734:1734))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1734:1734:1734))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3197:3197:3197))
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (PORT ena (6191:6191:6191) (6529:6529:6529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5357:5357:5357) (5134:5134:5134))
        (PORT d[1] (3005:3005:3005) (2787:2787:2787))
        (PORT d[2] (4655:4655:4655) (4331:4331:4331))
        (PORT d[3] (2794:2794:2794) (2606:2606:2606))
        (PORT d[4] (5148:5148:5148) (4793:4793:4793))
        (PORT d[5] (7360:7360:7360) (7000:7000:7000))
        (PORT d[6] (5727:5727:5727) (5331:5331:5331))
        (PORT d[7] (8346:8346:8346) (8114:8114:8114))
        (PORT d[8] (2767:2767:2767) (2542:2542:2542))
        (PORT d[9] (2299:2299:2299) (2136:2136:2136))
        (PORT d[10] (4253:4253:4253) (3972:3972:3972))
        (PORT d[11] (4676:4676:4676) (4451:4451:4451))
        (PORT d[12] (3215:3215:3215) (2979:2979:2979))
        (PORT clk (2832:2832:2832) (2848:2848:2848))
        (PORT ena (6186:6186:6186) (6524:6524:6524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6049:6049:6049) (5718:5718:5718))
        (PORT clk (2832:2832:2832) (2848:2848:2848))
        (PORT ena (6186:6186:6186) (6524:6524:6524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3022:3022:3022))
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (PORT ena (6191:6191:6191) (6529:6529:6529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2853:2853:2853))
        (PORT d[0] (6191:6191:6191) (6529:6529:6529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2854:2854:2854))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2854:2854:2854))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2854:2854:2854))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2837:2837:2837) (2854:2854:2854))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1743:1743:1743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1743:1743:1743))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1743:1743:1743))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1737:1737:1737))
        (PORT datab (1723:1723:1723) (1681:1681:1681))
        (PORT datac (1857:1857:1857) (1793:1793:1793))
        (PORT datad (2027:2027:2027) (1877:1877:1877))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4316:4316:4316))
        (PORT clk (2761:2761:2761) (2780:2780:2780))
        (PORT ena (10344:10344:10344) (10915:10915:10915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (6007:6007:6007))
        (PORT d[1] (5310:5310:5310) (4904:4904:4904))
        (PORT d[2] (8283:8283:8283) (7912:7912:7912))
        (PORT d[3] (6233:6233:6233) (5779:5779:5779))
        (PORT d[4] (5524:5524:5524) (5157:5157:5157))
        (PORT d[5] (4311:4311:4311) (3978:3978:3978))
        (PORT d[6] (2647:2647:2647) (2450:2450:2450))
        (PORT d[7] (6083:6083:6083) (5925:5925:5925))
        (PORT d[8] (6417:6417:6417) (6173:6173:6173))
        (PORT d[9] (4189:4189:4189) (3980:3980:3980))
        (PORT d[10] (3803:3803:3803) (3520:3520:3520))
        (PORT d[11] (2462:2462:2462) (2306:2306:2306))
        (PORT d[12] (5368:5368:5368) (4938:4938:4938))
        (PORT clk (2757:2757:2757) (2775:2775:2775))
        (PORT ena (10339:10339:10339) (10910:10910:10910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3407:3407:3407))
        (PORT clk (2757:2757:2757) (2775:2775:2775))
        (PORT ena (10339:10339:10339) (10910:10910:10910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2371:2371:2371))
        (PORT clk (2761:2761:2761) (2780:2780:2780))
        (PORT ena (10344:10344:10344) (10915:10915:10915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2780:2780:2780))
        (PORT d[0] (10344:10344:10344) (10915:10915:10915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2060:2060:2060) (1919:1919:1919))
        (PORT datab (277:277:277) (301:301:301))
        (PORT datac (1862:1862:1862) (1800:1800:1800))
        (PORT datad (1546:1546:1546) (1431:1431:1431))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1610:1610:1610))
        (PORT datab (4675:4675:4675) (4541:4541:4541))
        (PORT datac (4456:4456:4456) (4320:4320:4320))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (310:310:310))
        (PORT datab (279:279:279) (304:304:304))
        (PORT datac (4636:4636:4636) (4506:4506:4506))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (837:837:837) (826:826:826))
        (PORT datad (1257:1257:1257) (1224:1224:1224))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (877:877:877) (879:879:879))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (PORT ena (1082:1082:1082) (1075:1075:1075))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1465:1465:1465))
        (PORT datab (294:294:294) (329:329:329))
        (PORT datad (898:898:898) (886:886:886))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1422:1422:1422))
        (PORT datab (361:361:361) (437:437:437))
        (PORT datac (1192:1192:1192) (1103:1103:1103))
        (PORT datad (322:322:322) (392:392:392))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (442:442:442))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1365:1365:1365) (1309:1309:1309))
        (PORT sload (2315:2315:2315) (2443:2443:2443))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT asdata (1592:1592:1592) (1516:1516:1516))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2398:2398:2398) (2344:2344:2344))
        (PORT ena (1685:1685:1685) (1602:1602:1602))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT asdata (1046:1046:1046) (1052:1052:1052))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (PORT ena (1711:1711:1711) (1628:1628:1628))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (648:648:648))
        (PORT datab (909:909:909) (918:918:918))
        (PORT datad (361:361:361) (452:452:452))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (469:469:469))
        (PORT datab (408:408:408) (506:506:506))
        (PORT datac (1885:1885:1885) (1722:1722:1722))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT asdata (1363:1363:1363) (1331:1331:1331))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1156:1156:1156))
        (PORT datac (529:529:529) (575:575:575))
        (PORT datad (468:468:468) (440:440:440))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (420:420:420))
        (PORT datab (797:797:797) (780:780:780))
        (PORT datac (862:862:862) (836:836:836))
        (PORT datad (1692:1692:1692) (1569:1569:1569))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (1935:1935:1935))
        (PORT datab (2461:2461:2461) (2386:2386:2386))
        (PORT datad (470:470:470) (442:442:442))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1272:1272:1272))
        (PORT datab (1934:1934:1934) (1749:1749:1749))
        (PORT datac (239:239:239) (266:266:266))
        (PORT datad (848:848:848) (803:803:803))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (PORT ena (2182:2182:2182) (2077:2077:2077))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1752:1752:1752))
        (PORT datac (2104:2104:2104) (2051:2051:2051))
        (PORT datad (1639:1639:1639) (1580:1580:1580))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (782:782:782))
        (PORT datab (954:954:954) (977:977:977))
        (PORT datac (271:271:271) (301:301:301))
        (PORT datad (262:262:262) (296:296:296))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1375:1375:1375))
        (PORT datab (1866:1866:1866) (1812:1812:1812))
        (PORT datac (2065:2065:2065) (2008:2008:2008))
        (PORT datad (812:812:812) (799:799:799))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1176:1176:1176))
        (PORT datab (1067:1067:1067) (1064:1064:1064))
        (PORT datac (716:716:716) (661:661:661))
        (PORT datad (270:270:270) (294:294:294))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (314:314:314))
        (PORT datab (1066:1066:1066) (1063:1063:1063))
        (PORT datac (443:443:443) (424:424:424))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1232:1232:1232))
        (PORT datac (2663:2663:2663) (2417:2417:2417))
        (PORT datad (1923:1923:1923) (1898:1898:1898))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1198:1198:1198))
        (PORT datab (2151:2151:2151) (2065:2065:2065))
        (PORT datac (759:759:759) (683:683:683))
        (PORT datad (245:245:245) (267:267:267))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_logic_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1026:1026:1026))
        (PORT datab (1230:1230:1230) (1200:1200:1200))
        (PORT datac (1714:1714:1714) (1666:1666:1666))
        (PORT datad (861:861:861) (831:831:831))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1121:1121:1121))
        (PORT datab (1195:1195:1195) (1121:1121:1121))
        (PORT datad (580:580:580) (628:628:628))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1354:1354:1354) (1348:1348:1348))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sclr (1555:1555:1555) (1558:1558:1558))
        (PORT sload (2275:2275:2275) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1331:1331:1331))
        (PORT datab (1338:1338:1338) (1303:1303:1303))
        (PORT datac (1159:1159:1159) (1133:1133:1133))
        (PORT datad (2844:2844:2844) (2718:2718:2718))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (2999:2999:2999))
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (PORT ena (12692:12692:12692) (13599:13599:13599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5872:5872:5872) (5669:5669:5669))
        (PORT d[1] (10276:10276:10276) (9569:9569:9569))
        (PORT d[2] (10147:10147:10147) (9788:9788:9788))
        (PORT d[3] (7930:7930:7930) (7564:7564:7564))
        (PORT d[4] (7286:7286:7286) (6842:6842:6842))
        (PORT d[5] (7458:7458:7458) (6812:6812:6812))
        (PORT d[6] (8317:8317:8317) (8035:8035:8035))
        (PORT d[7] (3851:3851:3851) (3774:3774:3774))
        (PORT d[8] (5833:5833:5833) (5710:5710:5710))
        (PORT d[9] (4651:4651:4651) (4538:4538:4538))
        (PORT d[10] (7099:7099:7099) (6846:6846:6846))
        (PORT d[11] (6899:6899:6899) (6733:6733:6733))
        (PORT d[12] (7053:7053:7053) (6590:6590:6590))
        (PORT clk (2750:2750:2750) (2766:2766:2766))
        (PORT ena (12687:12687:12687) (13594:13594:13594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6466:6466:6466) (6500:6500:6500))
        (PORT clk (2750:2750:2750) (2766:2766:2766))
        (PORT ena (12687:12687:12687) (13594:13594:13594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3453:3453:3453))
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (PORT ena (12692:12692:12692) (13599:13599:13599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (PORT d[0] (12692:12692:12692) (13599:13599:13599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2002:2002:2002))
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT ena (10523:10523:10523) (11069:11069:11069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5978:5978:5978) (5528:5528:5528))
        (PORT d[1] (7812:7812:7812) (7374:7374:7374))
        (PORT d[2] (9781:9781:9781) (9212:9212:9212))
        (PORT d[3] (6123:6123:6123) (5608:5608:5608))
        (PORT d[4] (10385:10385:10385) (9969:9969:9969))
        (PORT d[5] (5461:5461:5461) (5040:5040:5040))
        (PORT d[6] (7947:7947:7947) (7517:7517:7517))
        (PORT d[7] (3547:3547:3547) (3574:3574:3574))
        (PORT d[8] (3968:3968:3968) (3827:3827:3827))
        (PORT d[9] (6362:6362:6362) (6121:6121:6121))
        (PORT d[10] (7319:7319:7319) (7107:7107:7107))
        (PORT d[11] (7001:7001:7001) (6720:6720:6720))
        (PORT d[12] (7980:7980:7980) (7360:7360:7360))
        (PORT clk (2751:2751:2751) (2767:2767:2767))
        (PORT ena (10518:10518:10518) (11064:11064:11064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (3933:3933:3933))
        (PORT clk (2751:2751:2751) (2767:2767:2767))
        (PORT ena (10518:10518:10518) (11064:11064:11064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3463:3463:3463))
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT ena (10523:10523:10523) (11069:11069:11069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT d[0] (10523:10523:10523) (11069:11069:11069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1713:1713:1713))
        (PORT datab (3733:3733:3733) (3711:3711:3711))
        (PORT datac (3762:3762:3762) (3445:3445:3445))
        (PORT datad (2874:2874:2874) (2712:2712:2712))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (3840:3840:3840))
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT ena (13079:13079:13079) (14009:14009:14009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5381:5381:5381) (5243:5243:5243))
        (PORT d[1] (10673:10673:10673) (9943:9943:9943))
        (PORT d[2] (10505:10505:10505) (10131:10131:10131))
        (PORT d[3] (8263:8263:8263) (7876:7876:7876))
        (PORT d[4] (7736:7736:7736) (7267:7267:7267))
        (PORT d[5] (7450:7450:7450) (6808:6808:6808))
        (PORT d[6] (8372:8372:8372) (8092:8092:8092))
        (PORT d[7] (4234:4234:4234) (4138:4138:4138))
        (PORT d[8] (5823:5823:5823) (5702:5702:5702))
        (PORT d[9] (4549:4549:4549) (4431:4431:4431))
        (PORT d[10] (7532:7532:7532) (7254:7254:7254))
        (PORT d[11] (7277:7277:7277) (6953:6953:6953))
        (PORT d[12] (7403:7403:7403) (6914:6914:6914))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (13074:13074:13074) (14004:14004:14004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8418:8418:8418) (8149:8149:8149))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (13074:13074:13074) (14004:14004:14004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3880:3880:3880))
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT ena (13079:13079:13079) (14009:14009:14009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2793:2793:2793))
        (PORT d[0] (13079:13079:13079) (14009:14009:14009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3410:3410:3410))
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (PORT ena (12684:12684:12684) (13592:13592:13592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5492:5492:5492) (5315:5315:5315))
        (PORT d[1] (9898:9898:9898) (9197:9197:9197))
        (PORT d[2] (10136:10136:10136) (9779:9779:9779))
        (PORT d[3] (7846:7846:7846) (7481:7481:7481))
        (PORT d[4] (6928:6928:6928) (6519:6519:6519))
        (PORT d[5] (7028:7028:7028) (6410:6410:6410))
        (PORT d[6] (7945:7945:7945) (7687:7687:7687))
        (PORT d[7] (3812:3812:3812) (3736:3736:3736))
        (PORT d[8] (5455:5455:5455) (5361:5361:5361))
        (PORT d[9] (5911:5911:5911) (5755:5755:5755))
        (PORT d[10] (6733:6733:6733) (6499:6499:6499))
        (PORT d[11] (6513:6513:6513) (6376:6376:6376))
        (PORT d[12] (6597:6597:6597) (6162:6162:6162))
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (PORT ena (12679:12679:12679) (13587:13587:13587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5034:5034:5034) (4760:4760:4760))
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (PORT ena (12679:12679:12679) (13587:13587:13587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3481:3481:3481))
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (PORT ena (12684:12684:12684) (13592:13592:13592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (PORT d[0] (12684:12684:12684) (13592:13592:13592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2675:2675:2675) (2472:2472:2472))
        (PORT datab (2917:2917:2917) (2756:2756:2756))
        (PORT datac (3684:3684:3684) (3662:3662:3662))
        (PORT datad (2164:2164:2164) (2113:2113:2113))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (4862:4862:4862) (4704:4704:4704))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3657:3657:3657))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (13080:13080:13080) (14010:14010:14010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5418:5418:5418) (5278:5278:5278))
        (PORT d[1] (10280:10280:10280) (9582:9582:9582))
        (PORT d[2] (10546:10546:10546) (10164:10164:10164))
        (PORT d[3] (8334:8334:8334) (7944:7944:7944))
        (PORT d[4] (7344:7344:7344) (6919:6919:6919))
        (PORT d[5] (7871:7871:7871) (7200:7200:7200))
        (PORT d[6] (8744:8744:8744) (8440:8440:8440))
        (PORT d[7] (4314:4314:4314) (4217:4217:4217))
        (PORT d[8] (5444:5444:5444) (5383:5383:5383))
        (PORT d[9] (4674:4674:4674) (4562:4562:4562))
        (PORT d[10] (7883:7883:7883) (7576:7576:7576))
        (PORT d[11] (7241:7241:7241) (6916:6916:6916))
        (PORT d[12] (7454:7454:7454) (6964:6964:6964))
        (PORT clk (2778:2778:2778) (2794:2794:2794))
        (PORT ena (13075:13075:13075) (14005:14005:14005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (4893:4893:4893))
        (PORT clk (2778:2778:2778) (2794:2794:2794))
        (PORT ena (13075:13075:13075) (14005:14005:14005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (3851:3851:3851))
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT ena (13080:13080:13080) (14010:14010:14010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2799:2799:2799))
        (PORT d[0] (13080:13080:13080) (14010:14010:14010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2800:2800:2800))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3417:3417:3417))
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT ena (12691:12691:12691) (13599:13599:13599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5858:5858:5858) (5653:5653:5653))
        (PORT d[1] (10229:10229:10229) (9479:9479:9479))
        (PORT d[2] (10105:10105:10105) (9754:9754:9754))
        (PORT d[3] (7859:7859:7859) (7496:7496:7496))
        (PORT d[4] (7309:7309:7309) (6861:6861:6861))
        (PORT d[5] (7029:7029:7029) (6411:6411:6411))
        (PORT d[6] (7915:7915:7915) (7658:7658:7658))
        (PORT d[7] (3890:3890:3890) (3811:3811:3811))
        (PORT d[8] (5425:5425:5425) (5331:5331:5331))
        (PORT d[9] (5840:5840:5840) (5689:5689:5689))
        (PORT d[10] (6694:6694:6694) (6462:6462:6462))
        (PORT d[11] (6514:6514:6514) (6377:6377:6377))
        (PORT d[12] (7018:7018:7018) (6553:6553:6553))
        (PORT clk (2758:2758:2758) (2774:2774:2774))
        (PORT ena (12686:12686:12686) (13594:13594:13594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7757:7757:7757) (7442:7442:7442))
        (PORT clk (2758:2758:2758) (2774:2774:2774))
        (PORT ena (12686:12686:12686) (13594:13594:13594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3513:3513:3513))
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT ena (12691:12691:12691) (13599:13599:13599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT d[0] (12691:12691:12691) (13599:13599:13599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3802:3802:3802))
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT ena (12685:12685:12685) (13584:13584:13584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5845:5845:5845) (5644:5644:5644))
        (PORT d[1] (10323:10323:10323) (9616:9616:9616))
        (PORT d[2] (10116:10116:10116) (9764:9764:9764))
        (PORT d[3] (9097:9097:9097) (8697:8697:8697))
        (PORT d[4] (6982:6982:6982) (6576:6576:6576))
        (PORT d[5] (7442:7442:7442) (6799:6799:6799))
        (PORT d[6] (8363:8363:8363) (8083:8083:8083))
        (PORT d[7] (3842:3842:3842) (3769:3769:3769))
        (PORT d[8] (5856:5856:5856) (5731:5731:5731))
        (PORT d[9] (4646:4646:4646) (4532:4532:4532))
        (PORT d[10] (7148:7148:7148) (6894:6894:6894))
        (PORT d[11] (6905:6905:6905) (6739:6739:6739))
        (PORT d[12] (7023:7023:7023) (6560:6560:6560))
        (PORT clk (2758:2758:2758) (2774:2774:2774))
        (PORT ena (12680:12680:12680) (13579:13579:13579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5949:5949:5949) (5756:5756:5756))
        (PORT clk (2758:2758:2758) (2774:2774:2774))
        (PORT ena (12680:12680:12680) (13579:13579:13579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3433:3433:3433))
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT ena (12685:12685:12685) (13584:13584:13584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2779:2779:2779))
        (PORT d[0] (12685:12685:12685) (13584:13584:13584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3004:3004:3004))
        (PORT clk (2745:2745:2745) (2763:2763:2763))
        (PORT ena (11191:11191:11191) (11862:11862:11862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5091:5091:5091))
        (PORT d[1] (9427:9427:9427) (8734:8734:8734))
        (PORT d[2] (9738:9738:9738) (9358:9358:9358))
        (PORT d[3] (10020:10020:10020) (9624:9624:9624))
        (PORT d[4] (7491:7491:7491) (6931:6931:6931))
        (PORT d[5] (5280:5280:5280) (4859:4859:4859))
        (PORT d[6] (7402:7402:7402) (7066:7066:7066))
        (PORT d[7] (2509:2509:2509) (2467:2467:2467))
        (PORT d[8] (6523:6523:6523) (6253:6253:6253))
        (PORT d[9] (4217:4217:4217) (4078:4078:4078))
        (PORT d[10] (6213:6213:6213) (5943:5943:5943))
        (PORT d[11] (8225:8225:8225) (8013:8013:8013))
        (PORT d[12] (6648:6648:6648) (6159:6159:6159))
        (PORT clk (2741:2741:2741) (2758:2758:2758))
        (PORT ena (11186:11186:11186) (11857:11857:11857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6262:6262:6262) (6019:6019:6019))
        (PORT clk (2741:2741:2741) (2758:2758:2758))
        (PORT ena (11186:11186:11186) (11857:11857:11857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2114:2114:2114))
        (PORT clk (2745:2745:2745) (2763:2763:2763))
        (PORT ena (11191:11191:11191) (11862:11862:11862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2763:2763:2763))
        (PORT d[0] (11191:11191:11191) (11862:11862:11862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1653:1653:1653))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1653:1653:1653))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2898:2898:2898) (2681:2681:2681))
        (PORT datab (2918:2918:2918) (2757:2757:2757))
        (PORT datac (3682:3682:3682) (3660:3660:3660))
        (PORT datad (1210:1210:1210) (1124:1124:1124))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1788:1788:1788) (1705:1705:1705))
        (PORT datab (3732:3732:3732) (3710:3710:3710))
        (PORT datac (3199:3199:3199) (2852:2852:2852))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (2959:2959:2959))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (11596:11596:11596) (12288:12288:12288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5837:5837:5837) (5475:5475:5475))
        (PORT d[1] (9461:9461:9461) (8774:8774:8774))
        (PORT d[2] (10096:10096:10096) (9703:9703:9703))
        (PORT d[3] (10410:10410:10410) (9991:9991:9991))
        (PORT d[4] (7925:7925:7925) (7339:7339:7339))
        (PORT d[5] (3017:3017:3017) (2741:2741:2741))
        (PORT d[6] (7808:7808:7808) (7448:7448:7448))
        (PORT d[7] (2961:2961:2961) (2883:2883:2883))
        (PORT d[8] (6945:6945:6945) (6652:6652:6652))
        (PORT d[9] (4195:4195:4195) (4055:4055:4055))
        (PORT d[10] (6640:6640:6640) (6337:6337:6337))
        (PORT d[11] (6427:6427:6427) (6117:6117:6117))
        (PORT d[12] (7055:7055:7055) (6538:6538:6538))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (11591:11591:11591) (12283:12283:12283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3036:3036:3036))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (11591:11591:11591) (12283:12283:12283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2433:2433:2433))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (11596:11596:11596) (12288:12288:12288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT d[0] (11596:11596:11596) (12288:12288:12288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (2976:2976:2976))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (11595:11595:11595) (12287:12287:12287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (3895:3895:3895))
        (PORT d[1] (9037:9037:9037) (8387:8387:8387))
        (PORT d[2] (10095:10095:10095) (9702:9702:9702))
        (PORT d[3] (10426:10426:10426) (9999:9999:9999))
        (PORT d[4] (7562:7562:7562) (6985:6985:6985))
        (PORT d[5] (3094:3094:3094) (2802:2802:2802))
        (PORT d[6] (7842:7842:7842) (7478:7478:7478))
        (PORT d[7] (2991:2991:2991) (2913:2913:2913))
        (PORT d[8] (6907:6907:6907) (6613:6613:6613))
        (PORT d[9] (4605:4605:4605) (4439:4439:4439))
        (PORT d[10] (6599:6599:6599) (6300:6300:6300))
        (PORT d[11] (8246:8246:8246) (8035:8035:8035))
        (PORT d[12] (7095:7095:7095) (6575:6575:6575))
        (PORT clk (2762:2762:2762) (2778:2778:2778))
        (PORT ena (11590:11590:11590) (12282:12282:12282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5056:5056:5056) (4578:4578:4578))
        (PORT clk (2762:2762:2762) (2778:2778:2778))
        (PORT ena (11590:11590:11590) (12282:12282:12282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2161:2161:2161))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (11595:11595:11595) (12287:12287:12287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT d[0] (11595:11595:11595) (12287:12287:12287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2784:2784:2784))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2784:2784:2784))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2784:2784:2784))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2784:2784:2784))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1686:1686:1686) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3352:3352:3352))
        (PORT clk (2753:2753:2753) (2770:2770:2770))
        (PORT ena (11165:11165:11165) (11839:11839:11839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4945:4945:4945) (4665:4665:4665))
        (PORT d[1] (8575:8575:8575) (7946:7946:7946))
        (PORT d[2] (9310:9310:9310) (8978:8978:8978))
        (PORT d[3] (9596:9596:9596) (9231:9231:9231))
        (PORT d[4] (7095:7095:7095) (6559:6559:6559))
        (PORT d[5] (3988:3988:3988) (3659:3659:3659))
        (PORT d[6] (6984:6984:6984) (6670:6670:6670))
        (PORT d[7] (2911:2911:2911) (2846:2846:2846))
        (PORT d[8] (6092:6092:6092) (5848:5848:5848))
        (PORT d[9] (4213:4213:4213) (4070:4070:4070))
        (PORT d[10] (5853:5853:5853) (5598:5598:5598))
        (PORT d[11] (7370:7370:7370) (7228:7228:7228))
        (PORT d[12] (6114:6114:6114) (5662:5662:5662))
        (PORT clk (2749:2749:2749) (2765:2765:2765))
        (PORT ena (11160:11160:11160) (11834:11834:11834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (4804:4804:4804))
        (PORT clk (2749:2749:2749) (2765:2765:2765))
        (PORT ena (11160:11160:11160) (11834:11834:11834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2100:2100:2100))
        (PORT clk (2753:2753:2753) (2770:2770:2770))
        (PORT ena (11165:11165:11165) (11839:11839:11839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2770:2770:2770))
        (PORT d[0] (11165:11165:11165) (11839:11839:11839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (2980:2980:2980))
        (PORT clk (2737:2737:2737) (2755:2755:2755))
        (PORT ena (11190:11190:11190) (11861:11861:11861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5085:5085:5085))
        (PORT d[1] (8618:8618:8618) (7989:7989:7989))
        (PORT d[2] (9290:9290:9290) (8971:8971:8971))
        (PORT d[3] (10056:10056:10056) (9663:9663:9663))
        (PORT d[4] (7151:7151:7151) (6596:6596:6596))
        (PORT d[5] (5320:5320:5320) (4896:4896:4896))
        (PORT d[6] (7002:7002:7002) (6690:6690:6690))
        (PORT d[7] (2959:2959:2959) (2890:2890:2890))
        (PORT d[8] (6485:6485:6485) (6215:6215:6215))
        (PORT d[9] (4255:4255:4255) (4116:4116:4116))
        (PORT d[10] (6230:6230:6230) (5936:5936:5936))
        (PORT d[11] (7804:7804:7804) (7628:7628:7628))
        (PORT d[12] (6601:6601:6601) (6112:6112:6112))
        (PORT clk (2733:2733:2733) (2750:2750:2750))
        (PORT ena (11185:11185:11185) (11856:11856:11856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7827:7827:7827) (7462:7462:7462))
        (PORT clk (2733:2733:2733) (2750:2750:2750))
        (PORT ena (11185:11185:11185) (11856:11856:11856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2520:2520:2520))
        (PORT clk (2737:2737:2737) (2755:2755:2755))
        (PORT ena (11190:11190:11190) (11861:11861:11861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2755:2755:2755))
        (PORT d[0] (11190:11190:11190) (11861:11861:11861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2756:2756:2756))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2756:2756:2756))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2756:2756:2756))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2756:2756:2756))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1645:1645:1645))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1645:1645:1645))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1845:1845:1845))
        (PORT datab (3727:3727:3727) (3704:3704:3704))
        (PORT datac (1196:1196:1196) (1100:1100:1100))
        (PORT datad (2876:2876:2876) (2714:2714:2714))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1251:1251:1251))
        (PORT datab (866:866:866) (796:796:796))
        (PORT datac (3682:3682:3682) (3659:3659:3659))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (4713:4713:4713) (4495:4495:4495))
        (PORT datac (4865:4865:4865) (4707:4707:4707))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4909:4909:4909) (4755:4755:4755))
        (PORT datab (2919:2919:2919) (2758:2758:2758))
        (PORT datac (3681:3681:3681) (3658:3658:3658))
        (PORT datad (2966:2966:2966) (2754:2754:2754))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (465:465:465))
        (PORT datab (4714:4714:4714) (4496:4496:4496))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (435:435:435))
        (PORT datab (335:335:335) (411:411:411))
        (PORT datac (864:864:864) (819:819:819))
        (PORT datad (1488:1488:1488) (1370:1370:1370))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2039:2039:2039) (1938:1938:1938))
        (PORT datab (902:902:902) (845:845:845))
        (PORT datad (2419:2419:2419) (2344:2344:2344))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (1932:1932:1932))
        (PORT datab (1932:1932:1932) (1746:1746:1746))
        (PORT datac (752:752:752) (700:700:700))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (PORT ena (2182:2182:2182) (2077:2077:2077))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (2094:2094:2094))
        (PORT datab (1375:1375:1375) (1332:1332:1332))
        (PORT datac (1730:1730:1730) (1694:1694:1694))
        (PORT datad (1642:1642:1642) (1583:1583:1583))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_crst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (886:886:886))
        (PORT datab (1274:1274:1274) (1230:1230:1230))
        (PORT datac (932:932:932) (944:944:944))
        (PORT datad (558:558:558) (553:553:553))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (491:491:491))
        (PORT datac (938:938:938) (950:950:950))
        (PORT datad (981:981:981) (995:995:995))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (1971:1971:1971))
        (PORT datab (1304:1304:1304) (1264:1264:1264))
        (PORT datad (2194:2194:2194) (2097:2097:2097))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (742:742:742))
        (PORT datab (829:829:829) (780:780:780))
        (PORT datac (1677:1677:1677) (1624:1624:1624))
        (PORT datad (445:445:445) (422:422:422))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1243:1243:1243))
        (PORT datab (1362:1362:1362) (1295:1295:1295))
        (PORT datac (1251:1251:1251) (1227:1227:1227))
        (PORT datad (2200:2200:2200) (2103:2103:2103))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (326:326:326))
        (PORT datab (291:291:291) (328:328:328))
        (PORT datac (462:462:462) (443:443:443))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2402:2402:2402))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1608:1608:1608) (1558:1558:1558))
        (PORT datad (1556:1556:1556) (1473:1473:1473))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1649:1649:1649) (1542:1542:1542))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1234:1234:1234))
        (PORT datab (1006:1006:1006) (1012:1012:1012))
        (PORT datac (1506:1506:1506) (1435:1435:1435))
        (PORT datad (1869:1869:1869) (1747:1747:1747))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1041:1041:1041))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (1213:1213:1213) (1122:1122:1122))
        (PORT datad (1135:1135:1135) (1022:1022:1022))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (658:658:658))
        (PORT datab (1142:1142:1142) (1057:1057:1057))
        (PORT datac (252:252:252) (288:288:288))
        (PORT datad (3141:3141:3141) (2960:2960:2960))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (924:924:924))
        (PORT datab (534:534:534) (498:498:498))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (1492:1492:1492) (1390:1390:1390))
        (IOPATH dataa combout (453:453:453) (428:428:428))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AE\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1511:1511:1511))
        (PORT datab (2134:2134:2134) (1976:1976:1976))
        (PORT datac (1462:1462:1462) (1347:1347:1347))
        (PORT datad (1586:1586:1586) (1472:1472:1472))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (PORT ena (1994:1994:1994) (1860:1860:1860))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (988:988:988) (962:962:962))
        (PORT datac (864:864:864) (861:861:861))
        (PORT datad (784:784:784) (706:706:706))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1567:1567:1567) (1462:1462:1462))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (953:953:953))
        (PORT datab (943:943:943) (913:913:913))
        (PORT datac (577:577:577) (606:606:606))
        (PORT datad (539:539:539) (559:559:559))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT asdata (1239:1239:1239) (1212:1212:1212))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (PORT ena (1711:1711:1711) (1628:1628:1628))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (656:656:656))
        (PORT datab (404:404:404) (501:501:501))
        (PORT datad (361:361:361) (416:416:416))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (843:843:843))
        (PORT datab (924:924:924) (858:858:858))
        (PORT datac (865:865:865) (862:862:862))
        (PORT datad (449:449:449) (423:423:423))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT asdata (1326:1326:1326) (1290:1290:1290))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1408:1408:1408))
        (PORT datab (948:948:948) (905:905:905))
        (PORT datac (293:293:293) (371:371:371))
        (PORT datad (909:909:909) (867:867:867))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (898:898:898) (886:886:886))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (PORT ena (1082:1082:1082) (1075:1075:1075))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1424:1424:1424))
        (PORT datab (363:363:363) (440:440:440))
        (PORT datac (1186:1186:1186) (1096:1096:1096))
        (PORT datad (323:323:323) (394:394:394))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (435:435:435))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1366:1366:1366) (1303:1303:1303))
        (PORT sload (2315:2315:2315) (2443:2443:2443))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT asdata (1596:1596:1596) (1526:1526:1526))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1452:1452:1452))
        (PORT datab (935:935:935) (913:913:913))
        (PORT datac (294:294:294) (372:372:372))
        (PORT datad (911:911:911) (873:873:873))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (819:819:819))
        (PORT datab (639:639:639) (619:619:619))
        (PORT datac (808:808:808) (773:773:773))
        (PORT datad (808:808:808) (787:787:787))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT ena (1634:1634:1634) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2142:2142:2142))
        (PORT datab (1247:1247:1247) (1142:1142:1142))
        (PORT datac (1244:1244:1244) (1207:1207:1207))
        (PORT datad (246:246:246) (268:268:268))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_wrctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1799:1799:1799))
        (PORT datab (1326:1326:1326) (1285:1285:1285))
        (PORT datac (1551:1551:1551) (1479:1479:1479))
        (PORT datad (932:932:932) (927:927:927))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1094:1094:1094))
        (PORT datac (1290:1290:1290) (1300:1300:1300))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT asdata (812:812:812) (882:882:882))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (PORT ena (1079:1079:1079) (1064:1064:1064))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1251:1251:1251))
        (PORT datab (1605:1605:1605) (1510:1510:1510))
        (PORT datad (1591:1591:1591) (1515:1515:1515))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1842:1842:1842) (1732:1732:1732))
        (PORT datac (1566:1566:1566) (1511:1511:1511))
        (PORT datad (1581:1581:1581) (1481:1481:1481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1567:1567:1567) (1462:1462:1462))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (859:859:859))
        (PORT datab (603:603:603) (612:612:612))
        (PORT datac (574:574:574) (602:602:602))
        (PORT datad (506:506:506) (534:534:534))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1567:1567:1567) (1462:1462:1462))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_shift_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (332:332:332))
        (PORT datac (907:907:907) (917:917:917))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_shift_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (618:618:618))
        (PORT datab (350:350:350) (435:435:435))
        (PORT datac (916:916:916) (913:913:913))
        (PORT datad (513:513:513) (530:530:530))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (649:649:649))
        (PORT datab (566:566:566) (602:602:602))
        (PORT datac (549:549:549) (572:572:572))
        (PORT datad (535:535:535) (560:560:560))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (286:286:286) (314:314:314))
        (PORT datac (930:930:930) (930:930:930))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (620:620:620))
        (PORT datab (379:379:379) (462:462:462))
        (PORT datac (238:238:238) (264:264:264))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg_nxt\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1943:1943:1943) (1817:1817:1817))
        (PORT datac (1861:1861:1861) (1774:1774:1774))
        (PORT datad (507:507:507) (522:522:522))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1194:1194:1194))
        (PORT datab (284:284:284) (311:311:311))
        (PORT datad (308:308:308) (381:381:381))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_control_rd_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (939:939:939))
        (PORT datab (1977:1977:1977) (1875:1875:1875))
        (PORT datac (1013:1013:1013) (1035:1035:1035))
        (PORT datad (847:847:847) (841:841:841))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (422:422:422))
        (PORT datab (2172:2172:2172) (2090:2090:2090))
        (PORT datad (2132:2132:2132) (1916:1916:1916))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2683:2683:2683) (2432:2432:2432))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (PORT sload (2592:2592:2592) (2609:2609:2609))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (422:422:422))
        (PORT datac (2025:2025:2025) (1913:1913:1913))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3806:3806:3806))
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT ena (16176:16176:16176) (17283:17283:17283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5022:5022:5022) (4875:4875:4875))
        (PORT d[1] (9418:9418:9418) (9014:9014:9014))
        (PORT d[2] (8167:8167:8167) (7713:7713:7713))
        (PORT d[3] (8862:8862:8862) (8367:8367:8367))
        (PORT d[4] (9862:9862:9862) (9093:9093:9093))
        (PORT d[5] (7164:7164:7164) (6761:6761:6761))
        (PORT d[6] (9597:9597:9597) (9044:9044:9044))
        (PORT d[7] (6203:6203:6203) (6032:6032:6032))
        (PORT d[8] (6539:6539:6539) (6346:6346:6346))
        (PORT d[9] (8827:8827:8827) (8128:8128:8128))
        (PORT d[10] (8974:8974:8974) (8544:8544:8544))
        (PORT d[11] (4329:4329:4329) (4178:4178:4178))
        (PORT d[12] (6219:6219:6219) (6025:6025:6025))
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (PORT ena (16171:16171:16171) (17278:17278:17278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9422:9422:9422) (8570:8570:8570))
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (PORT ena (16171:16171:16171) (17278:17278:17278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8357:8357:8357) (7599:7599:7599))
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT ena (16176:16176:16176) (17283:17283:17283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2794:2794:2794))
        (PORT d[0] (16176:16176:16176) (17283:17283:17283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4282:4282:4282))
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT ena (3982:3982:3982) (4184:4184:4184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4065:4065:4065))
        (PORT d[1] (8410:8410:8410) (7907:7907:7907))
        (PORT d[2] (4649:4649:4649) (4281:4281:4281))
        (PORT d[3] (4936:4936:4936) (4571:4571:4571))
        (PORT d[4] (4780:4780:4780) (4469:4469:4469))
        (PORT d[5] (7030:7030:7030) (6795:6795:6795))
        (PORT d[6] (9732:9732:9732) (9183:9183:9183))
        (PORT d[7] (4779:4779:4779) (4829:4829:4829))
        (PORT d[8] (5868:5868:5868) (5579:5579:5579))
        (PORT d[9] (6562:6562:6562) (6109:6109:6109))
        (PORT d[10] (7887:7887:7887) (7479:7479:7479))
        (PORT d[11] (4804:4804:4804) (4443:4443:4443))
        (PORT d[12] (6468:6468:6468) (6184:6184:6184))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (3977:3977:3977) (4179:4179:4179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4019:4019:4019))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (3977:3977:3977) (4179:4179:4179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (4802:4802:4802))
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT ena (3982:3982:3982) (4184:4184:4184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT d[0] (3982:3982:3982) (4184:4184:4184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4643:4643:4643) (4514:4514:4514))
        (PORT datab (4091:4091:4091) (3718:3718:3718))
        (PORT datad (2093:2093:2093) (1875:1875:1875))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3702:3702:3702))
        (PORT clk (2796:2796:2796) (2809:2809:2809))
        (PORT ena (16371:16371:16371) (17325:17325:17325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6256:6256:6256) (6056:6056:6056))
        (PORT d[1] (8571:8571:8571) (8115:8115:8115))
        (PORT d[2] (6456:6456:6456) (6053:6053:6053))
        (PORT d[3] (7191:7191:7191) (6778:6778:6778))
        (PORT d[4] (7539:7539:7539) (7012:7012:7012))
        (PORT d[5] (5936:5936:5936) (5565:5565:5565))
        (PORT d[6] (7506:7506:7506) (6918:6918:6918))
        (PORT d[7] (4589:4589:4589) (4497:4497:4497))
        (PORT d[8] (4936:4936:4936) (4810:4810:4810))
        (PORT d[9] (6576:6576:6576) (6106:6106:6106))
        (PORT d[10] (6954:6954:6954) (6613:6613:6613))
        (PORT d[11] (6027:6027:6027) (5907:5907:5907))
        (PORT d[12] (5319:5319:5319) (5100:5100:5100))
        (PORT clk (2792:2792:2792) (2804:2804:2804))
        (PORT ena (16366:16366:16366) (17320:17320:17320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (5021:5021:5021))
        (PORT clk (2792:2792:2792) (2804:2804:2804))
        (PORT ena (16366:16366:16366) (17320:17320:17320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6899:6899:6899) (6313:6313:6313))
        (PORT clk (2796:2796:2796) (2809:2809:2809))
        (PORT ena (16371:16371:16371) (17325:17325:17325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2809:2809:2809))
        (PORT d[0] (16371:16371:16371) (17325:17325:17325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (2967:2967:2967))
        (PORT clk (2768:2768:2768) (2781:2781:2781))
        (PORT ena (14428:14428:14428) (15263:15263:15263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5457:5457:5457) (5274:5274:5274))
        (PORT d[1] (8445:8445:8445) (7886:7886:7886))
        (PORT d[2] (7896:7896:7896) (7400:7400:7400))
        (PORT d[3] (9268:9268:9268) (8747:8747:8747))
        (PORT d[4] (8482:8482:8482) (7928:7928:7928))
        (PORT d[5] (5967:5967:5967) (5592:5592:5592))
        (PORT d[6] (8698:8698:8698) (8101:8101:8101))
        (PORT d[7] (6554:6554:6554) (6342:6342:6342))
        (PORT d[8] (6975:6975:6975) (6705:6705:6705))
        (PORT d[9] (7889:7889:7889) (7333:7333:7333))
        (PORT d[10] (7820:7820:7820) (7387:7387:7387))
        (PORT d[11] (3835:3835:3835) (3655:3655:3655))
        (PORT d[12] (4982:4982:4982) (4768:4768:4768))
        (PORT clk (2764:2764:2764) (2776:2776:2776))
        (PORT ena (14423:14423:14423) (15258:15258:15258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4669:4669:4669) (4506:4506:4506))
        (PORT clk (2764:2764:2764) (2776:2776:2776))
        (PORT ena (14423:14423:14423) (15258:15258:15258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7388:7388:7388) (6778:6778:6778))
        (PORT clk (2768:2768:2768) (2781:2781:2781))
        (PORT ena (14428:14428:14428) (15263:15263:15263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2781:2781:2781))
        (PORT d[0] (14428:14428:14428) (15263:15263:15263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4649:4649:4649) (4522:4522:4522))
        (PORT datab (3915:3915:3915) (3740:3740:3740))
        (PORT datac (2839:2839:2839) (2692:2692:2692))
        (PORT datad (2467:2467:2467) (2232:2232:2232))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (310:310:310))
        (PORT datab (3913:3913:3913) (3739:3739:3739))
        (PORT datac (4817:4817:4817) (4713:4713:4713))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4290:4290:4290))
        (PORT clk (2810:2810:2810) (2819:2819:2819))
        (PORT ena (3137:3137:3137) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4651:4651:4651) (4419:4419:4419))
        (PORT d[1] (8034:8034:8034) (7559:7559:7559))
        (PORT d[2] (4977:4977:4977) (4601:4601:4601))
        (PORT d[3] (4627:4627:4627) (4301:4301:4301))
        (PORT d[4] (7808:7808:7808) (7536:7536:7536))
        (PORT d[5] (7020:7020:7020) (6784:6784:6784))
        (PORT d[6] (9312:9312:9312) (8796:8796:8796))
        (PORT d[7] (4725:4725:4725) (4772:4772:4772))
        (PORT d[8] (5524:5524:5524) (5260:5260:5260))
        (PORT d[9] (6118:6118:6118) (5693:5693:5693))
        (PORT d[10] (6937:6937:6937) (6590:6590:6590))
        (PORT d[11] (7834:7834:7834) (7718:7718:7718))
        (PORT d[12] (6163:6163:6163) (5896:5896:5896))
        (PORT clk (2806:2806:2806) (2814:2814:2814))
        (PORT ena (3132:3132:3132) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4373:4373:4373))
        (PORT clk (2806:2806:2806) (2814:2814:2814))
        (PORT ena (3132:3132:3132) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5670:5670:5670) (5210:5210:5210))
        (PORT clk (2810:2810:2810) (2819:2819:2819))
        (PORT ena (3137:3137:3137) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2819:2819:2819))
        (PORT d[0] (3137:3137:3137) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2820:2820:2820))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1709:1709:1709))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3906:3906:3906))
        (PORT clk (2815:2815:2815) (2829:2829:2829))
        (PORT ena (5095:5095:5095) (5270:5270:5270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6338:6338:6338) (6150:6150:6150))
        (PORT d[1] (6311:6311:6311) (5892:5892:5892))
        (PORT d[2] (5629:5629:5629) (5222:5222:5222))
        (PORT d[3] (6121:6121:6121) (5755:5755:5755))
        (PORT d[4] (6267:6267:6267) (5868:5868:5868))
        (PORT d[5] (6109:6109:6109) (5874:5874:5874))
        (PORT d[6] (6185:6185:6185) (5737:5737:5737))
        (PORT d[7] (5077:5077:5077) (5033:5033:5033))
        (PORT d[8] (4564:4564:4564) (4470:4470:4470))
        (PORT d[9] (7018:7018:7018) (6510:6510:6510))
        (PORT d[10] (5683:5683:5683) (5283:5283:5283))
        (PORT d[11] (6159:6159:6159) (6114:6114:6114))
        (PORT d[12] (4871:4871:4871) (4637:4637:4637))
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (PORT ena (5090:5090:5090) (5265:5265:5265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5719:5719:5719) (5378:5378:5378))
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (PORT ena (5090:5090:5090) (5265:5265:5265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5238:5238:5238))
        (PORT clk (2815:2815:2815) (2829:2829:2829))
        (PORT ena (5095:5095:5095) (5270:5270:5270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2829:2829:2829))
        (PORT d[0] (5095:5095:5095) (5270:5270:5270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3856:3856:3856))
        (PORT clk (2798:2798:2798) (2814:2814:2814))
        (PORT ena (8534:8534:8534) (9006:9006:9006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6361:6361:6361) (6183:6183:6183))
        (PORT d[1] (6242:6242:6242) (5802:5802:5802))
        (PORT d[2] (6120:6120:6120) (5683:5683:5683))
        (PORT d[3] (5273:5273:5273) (4943:4943:4943))
        (PORT d[4] (6990:6990:6990) (6503:6503:6503))
        (PORT d[5] (6553:6553:6553) (6285:6285:6285))
        (PORT d[6] (6541:6541:6541) (6064:6064:6064))
        (PORT d[7] (5879:5879:5879) (5791:5791:5791))
        (PORT d[8] (4543:4543:4543) (4444:4444:4444))
        (PORT d[9] (5731:5731:5731) (5356:5356:5356))
        (PORT d[10] (5641:5641:5641) (5239:5239:5239))
        (PORT d[11] (4153:4153:4153) (3990:3990:3990))
        (PORT d[12] (5303:5303:5303) (5036:5036:5036))
        (PORT clk (2794:2794:2794) (2809:2809:2809))
        (PORT ena (8529:8529:8529) (9001:9001:9001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5548:5548:5548) (5090:5090:5090))
        (PORT clk (2794:2794:2794) (2809:2809:2809))
        (PORT ena (8529:8529:8529) (9001:9001:9001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6134:6134:6134) (5706:5706:5706))
        (PORT clk (2798:2798:2798) (2814:2814:2814))
        (PORT ena (8534:8534:8534) (9006:9006:9006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2814:2814:2814))
        (PORT d[0] (8534:8534:8534) (9006:9006:9006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (1870:1870:1870))
        (PORT datab (3910:3910:3910) (3735:3735:3735))
        (PORT datac (1223:1223:1223) (1123:1123:1123))
        (PORT datad (4573:4573:4573) (4455:4455:4455))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3747:3747:3747))
        (PORT clk (2798:2798:2798) (2813:2813:2813))
        (PORT ena (16386:16386:16386) (17338:17338:17338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (6016:6016:6016))
        (PORT d[1] (8504:8504:8504) (8054:8054:8054))
        (PORT d[2] (6470:6470:6470) (6069:6069:6069))
        (PORT d[3] (7236:7236:7236) (6834:6834:6834))
        (PORT d[4] (7177:7177:7177) (6687:6687:6687))
        (PORT d[5] (5597:5597:5597) (5248:5248:5248))
        (PORT d[6] (7422:7422:7422) (6843:6843:6843))
        (PORT d[7] (4581:4581:4581) (4488:4488:4488))
        (PORT d[8] (5381:5381:5381) (5226:5226:5226))
        (PORT d[9] (6529:6529:6529) (6062:6062:6062))
        (PORT d[10] (7638:7638:7638) (7199:7199:7199))
        (PORT d[11] (5979:5979:5979) (5863:5863:5863))
        (PORT d[12] (5353:5353:5353) (5130:5130:5130))
        (PORT clk (2794:2794:2794) (2808:2808:2808))
        (PORT ena (16381:16381:16381) (17333:17333:17333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (3956:3956:3956))
        (PORT clk (2794:2794:2794) (2808:2808:2808))
        (PORT ena (16381:16381:16381) (17333:17333:17333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6900:6900:6900) (6314:6314:6314))
        (PORT clk (2798:2798:2798) (2813:2813:2813))
        (PORT ena (16386:16386:16386) (17338:17338:17338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2813:2813:2813))
        (PORT d[0] (16386:16386:16386) (17338:17338:17338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4642:4642:4642) (4513:4513:4513))
        (PORT datab (2252:2252:2252) (2010:2010:2010))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (2753:2753:2753) (2625:2625:2625))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (3830:3830:3830))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (16958:16958:16958) (18119:18119:18119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5840:5840:5840) (5674:5674:5674))
        (PORT d[1] (9760:9760:9760) (9331:9331:9331))
        (PORT d[2] (7383:7383:7383) (6976:6976:6976))
        (PORT d[3] (8033:8033:8033) (7585:7585:7585))
        (PORT d[4] (9425:9425:9425) (8675:8675:8675))
        (PORT d[5] (6388:6388:6388) (6040:6040:6040))
        (PORT d[6] (9181:9181:9181) (8647:8647:8647))
        (PORT d[7] (5076:5076:5076) (5012:5012:5012))
        (PORT d[8] (5758:5758:5758) (5611:5611:5611))
        (PORT d[9] (8375:8375:8375) (7697:7697:7697))
        (PORT d[10] (8152:8152:8152) (7775:7775:7775))
        (PORT d[11] (6195:6195:6195) (5949:5949:5949))
        (PORT d[12] (5770:5770:5770) (5595:5595:5595))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (16953:16953:16953) (18114:18114:18114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4570:4570:4570) (4442:4442:4442))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (16953:16953:16953) (18114:18114:18114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7991:7991:7991) (7257:7257:7257))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (16958:16958:16958) (18119:18119:18119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT d[0] (16958:16958:16958) (18119:18119:18119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4652:4652:4652))
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT ena (3622:3622:3622) (3812:3812:3812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3684:3684:3684))
        (PORT d[1] (8799:8799:8799) (8276:8276:8276))
        (PORT d[2] (5406:5406:5406) (5008:5008:5008))
        (PORT d[3] (4553:4553:4553) (4219:4219:4219))
        (PORT d[4] (4343:4343:4343) (4052:4052:4052))
        (PORT d[5] (7895:7895:7895) (7600:7600:7600))
        (PORT d[6] (8426:8426:8426) (7919:7919:7919))
        (PORT d[7] (5213:5213:5213) (5241:5241:5241))
        (PORT d[8] (5207:5207:5207) (4949:4949:4949))
        (PORT d[9] (6973:6973:6973) (6491:6491:6491))
        (PORT d[10] (6536:6536:6536) (6183:6183:6183))
        (PORT d[11] (5583:5583:5583) (5165:5165:5165))
        (PORT d[12] (6854:6854:6854) (6547:6547:6547))
        (PORT clk (2777:2777:2777) (2791:2791:2791))
        (PORT ena (3617:3617:3617) (3807:3807:3807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9183:9183:9183) (9009:9009:9009))
        (PORT clk (2777:2777:2777) (2791:2791:2791))
        (PORT ena (3617:3617:3617) (3807:3807:3807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7213:7213:7213) (6872:6872:6872))
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT ena (3622:3622:3622) (3812:3812:3812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2796:2796:2796))
        (PORT d[0] (3622:3622:3622) (3812:3812:3812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3907:3907:3907))
        (PORT clk (2814:2814:2814) (2824:2824:2824))
        (PORT ena (2869:2869:2869) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4476:4476:4476))
        (PORT d[1] (8023:8023:8023) (7545:7545:7545))
        (PORT d[2] (5033:5033:5033) (4639:4639:4639))
        (PORT d[3] (4986:4986:4986) (4631:4631:4631))
        (PORT d[4] (7842:7842:7842) (7567:7567:7567))
        (PORT d[5] (7004:7004:7004) (6766:6766:6766))
        (PORT d[6] (9345:9345:9345) (8826:8826:8826))
        (PORT d[7] (4369:4369:4369) (4430:4430:4430))
        (PORT d[8] (5483:5483:5483) (5221:5221:5221))
        (PORT d[9] (6157:6157:6157) (5731:5731:5731))
        (PORT d[10] (7439:7439:7439) (7063:7063:7063))
        (PORT d[11] (7392:7392:7392) (7318:7318:7318))
        (PORT d[12] (6084:6084:6084) (5825:5825:5825))
        (PORT clk (2810:2810:2810) (2819:2819:2819))
        (PORT ena (2864:2864:2864) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3466:3466:3466))
        (PORT clk (2810:2810:2810) (2819:2819:2819))
        (PORT ena (2864:2864:2864) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5718:5718:5718) (5256:5256:5256))
        (PORT clk (2814:2814:2814) (2824:2824:2824))
        (PORT ena (2869:2869:2869) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2824:2824:2824))
        (PORT d[0] (2869:2869:2869) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (5021:5021:5021))
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (PORT ena (3892:3892:3892) (4105:4105:4105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3702:3702:3702))
        (PORT d[1] (8800:8800:8800) (8277:8277:8277))
        (PORT d[2] (5748:5748:5748) (5322:5322:5322))
        (PORT d[3] (4613:4613:4613) (4260:4260:4260))
        (PORT d[4] (5603:5603:5603) (5276:5276:5276))
        (PORT d[5] (7861:7861:7861) (7571:7571:7571))
        (PORT d[6] (8439:8439:8439) (7934:7934:7934))
        (PORT d[7] (5591:5591:5591) (5596:5596:5596))
        (PORT d[8] (5254:5254:5254) (4995:4995:4995))
        (PORT d[9] (4938:4938:4938) (4647:4647:4647))
        (PORT d[10] (6580:6580:6580) (6229:6229:6229))
        (PORT d[11] (5590:5590:5590) (5172:5172:5172))
        (PORT d[12] (4454:4454:4454) (4268:4268:4268))
        (PORT clk (2768:2768:2768) (2783:2783:2783))
        (PORT ena (3887:3887:3887) (4100:4100:4100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (3559:3559:3559))
        (PORT clk (2768:2768:2768) (2783:2783:2783))
        (PORT ena (3887:3887:3887) (4100:4100:4100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7176:7176:7176) (6835:6835:6835))
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (PORT ena (3892:3892:3892) (4105:4105:4105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2788:2788:2788))
        (PORT d[0] (3892:3892:3892) (4105:4105:4105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4652:4652:4652) (4526:4526:4526))
        (PORT datab (2126:2126:2126) (1953:1953:1953))
        (PORT datac (3872:3872:3872) (3701:3701:3701))
        (PORT datad (1728:1728:1728) (1541:1541:1541))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4649:4649:4649) (4523:4523:4523))
        (PORT datab (2779:2779:2779) (2574:2574:2574))
        (PORT datac (1342:1342:1342) (1195:1195:1195))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4877:4877:4877) (4761:4761:4761))
        (PORT datab (277:277:277) (303:303:303))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (4662:4662:4662) (4525:4525:4525))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4649:4649:4649) (4522:4522:4522))
        (PORT datab (3914:3914:3914) (3740:3740:3740))
        (PORT datac (4817:4817:4817) (4713:4713:4713))
        (PORT datad (1981:1981:1981) (1829:1829:1829))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (464:464:464))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (443:443:443) (428:428:428))
        (PORT datad (4663:4663:4663) (4527:4527:4527))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[26\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1436:1436:1436))
        (PORT datab (962:962:962) (913:913:913))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (3686:3686:3686) (3402:3402:3402))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (PORT ena (2020:2020:2020) (1900:1900:1900))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (398:398:398))
        (PORT datab (2274:2274:2274) (2019:2019:2019))
        (PORT datac (1574:1574:1574) (1480:1480:1480))
        (PORT datad (623:623:623) (672:672:672))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2111:2111:2111))
        (PORT datab (879:879:879) (792:792:792))
        (PORT datad (472:472:472) (445:445:445))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2274:2274:2274) (2079:2079:2079))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1270:1270:1270) (1219:1219:1219))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1599:1599:1599) (1507:1507:1507))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2049:2049:2049) (1920:1920:1920))
        (PORT datab (1010:1010:1010) (1040:1040:1040))
        (PORT datac (1598:1598:1598) (1499:1499:1499))
        (PORT datad (1392:1392:1392) (1391:1391:1391))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1588:1588:1588))
        (PORT datac (302:302:302) (384:384:384))
        (PORT datad (321:321:321) (392:392:392))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1498:1498:1498))
        (PORT datab (1999:1999:1999) (1848:1848:1848))
        (PORT datac (1095:1095:1095) (1166:1166:1166))
        (PORT datad (814:814:814) (728:728:728))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT asdata (1993:1993:1993) (1919:1919:1919))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[28\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1224:1224:1224))
        (PORT datac (1594:1594:1594) (1543:1543:1543))
        (PORT datad (1631:1631:1631) (1618:1618:1618))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[28\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1218:1218:1218))
        (PORT datab (333:333:333) (376:376:376))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (701:701:701) (637:637:637))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (PORT ena (2076:2076:2076) (1954:1954:1954))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (805:805:805))
        (PORT datab (1747:1747:1747) (1658:1658:1658))
        (PORT datad (1801:1801:1801) (1619:1619:1619))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1900:1900:1900) (1762:1762:1762))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (PORT sload (2043:2043:2043) (2002:2002:2002))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (821:821:821) (780:780:780))
        (PORT datac (1931:1931:1931) (1768:1768:1768))
        (PORT datad (765:765:765) (678:678:678))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[3\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (337:337:337))
        (PORT datab (1144:1144:1144) (1039:1039:1039))
        (PORT datac (507:507:507) (484:484:484))
        (PORT datad (290:290:290) (309:309:309))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2415:2415:2415))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2350:2350:2350))
        (PORT ena (1675:1675:1675) (1602:1602:1602))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1450:1450:1450))
        (PORT datab (1009:1009:1009) (1039:1039:1039))
        (PORT datac (1697:1697:1697) (1630:1630:1630))
        (PORT datad (1886:1886:1886) (1772:1772:1772))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (945:945:945))
        (PORT datac (1520:1520:1520) (1444:1444:1444))
        (PORT datad (302:302:302) (379:379:379))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1163:1163:1163))
        (PORT datab (1275:1275:1275) (1244:1244:1244))
        (PORT datac (1108:1108:1108) (1008:1008:1008))
        (PORT datad (1273:1273:1273) (1242:1242:1242))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1707:1707:1707) (1631:1631:1631))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1198:1198:1198))
        (PORT datab (966:966:966) (922:922:922))
        (PORT datac (1602:1602:1602) (1507:1507:1507))
        (PORT datad (1623:1623:1623) (1565:1565:1565))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1749:1749:1749) (1691:1691:1691))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (946:946:946))
        (PORT datab (1018:1018:1018) (1064:1064:1064))
        (PORT datac (874:874:874) (863:863:863))
        (PORT datad (972:972:972) (993:993:993))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (912:912:912))
        (PORT datab (1034:1034:1034) (1043:1043:1043))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2346:2346:2346))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1467:1467:1467) (1451:1451:1451))
        (PORT sload (2783:2783:2783) (2688:2688:2688))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1792:1792:1792))
        (PORT datab (944:944:944) (914:914:914))
        (PORT datac (938:938:938) (982:982:982))
        (PORT datad (1234:1234:1234) (1200:1200:1200))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2373:2373:2373))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1742:1742:1742) (1680:1680:1680))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1027:1027:1027) (1075:1075:1075))
        (PORT datac (1336:1336:1336) (1298:1298:1298))
        (PORT datad (1216:1216:1216) (1192:1192:1192))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1212:1212:1212))
        (PORT datab (608:608:608) (622:622:622))
        (PORT datac (2045:2045:2045) (1930:1930:1930))
        (PORT datad (453:453:453) (432:432:432))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1970:1970:1970) (1827:1827:1827))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1830:1830:1830))
        (PORT datab (1610:1610:1610) (1480:1480:1480))
        (PORT datac (934:934:934) (914:914:914))
        (PORT datad (1659:1659:1659) (1605:1605:1605))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (431:431:431))
        (PORT datab (1907:1907:1907) (1805:1805:1805))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1211:1211:1211))
        (PORT datab (2090:2090:2090) (1969:1969:1969))
        (PORT datac (303:303:303) (386:386:386))
        (PORT datad (1125:1125:1125) (1042:1042:1042))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1970:1970:1970) (1827:1827:1827))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1612:1612:1612))
        (PORT datab (934:934:934) (947:947:947))
        (PORT datac (1603:1603:1603) (1508:1508:1508))
        (PORT datad (911:911:911) (882:882:882))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1749:1749:1749) (1691:1691:1691))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (432:432:432))
        (PORT datac (1366:1366:1366) (1360:1360:1360))
        (PORT datad (295:295:295) (364:364:364))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1212:1212:1212))
        (PORT datab (344:344:344) (424:424:424))
        (PORT datac (2046:2046:2046) (1931:1931:1931))
        (PORT datad (829:829:829) (780:780:780))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1970:1970:1970) (1827:1827:1827))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (777:777:777))
        (PORT datab (1920:1920:1920) (1762:1762:1762))
        (PORT datad (1305:1305:1305) (1216:1216:1216))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2043:2043:2043) (1911:1911:1911))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1585:1585:1585))
        (PORT datac (1228:1228:1228) (1200:1200:1200))
        (PORT datad (302:302:302) (378:378:378))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (364:364:364))
        (PORT datab (1463:1463:1463) (1463:1463:1463))
        (PORT datac (1298:1298:1298) (1273:1273:1273))
        (PORT datad (1427:1427:1427) (1306:1306:1306))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2388:2388:2388))
        (PORT asdata (762:762:762) (831:831:831))
        (PORT clrn (2373:2373:2373) (2323:2323:2323))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[24\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1671:1671:1671) (1596:1596:1596))
        (PORT datac (2049:2049:2049) (1994:1994:1994))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[24\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (859:859:859))
        (PORT datab (5026:5026:5026) (4568:4568:4568))
        (PORT datac (1580:1580:1580) (1422:1422:1422))
        (PORT datad (1278:1278:1278) (1185:1185:1185))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT ena (1704:1704:1704) (1620:1620:1620))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[22\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1572:1572:1572) (1451:1451:1451))
        (PORT datac (1169:1169:1169) (1214:1214:1214))
        (PORT datad (1529:1529:1529) (1396:1396:1396))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2409:2409:2409))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2396:2396:2396) (2343:2343:2343))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (972:972:972) (975:975:975))
        (PORT datad (303:303:303) (375:375:375))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (2898:2898:2898))
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT ena (10618:10618:10618) (11115:11115:11115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5816:5816:5816) (5422:5422:5422))
        (PORT d[1] (7397:7397:7397) (7043:7043:7043))
        (PORT d[2] (9064:9064:9064) (8621:8621:8621))
        (PORT d[3] (6740:6740:6740) (6174:6174:6174))
        (PORT d[4] (8291:8291:8291) (7949:7949:7949))
        (PORT d[5] (7173:7173:7173) (6434:6434:6434))
        (PORT d[6] (7857:7857:7857) (7491:7491:7491))
        (PORT d[7] (4777:4777:4777) (4818:4818:4818))
        (PORT d[8] (6441:6441:6441) (6222:6222:6222))
        (PORT d[9] (5547:5547:5547) (5436:5436:5436))
        (PORT d[10] (7370:7370:7370) (7204:7204:7204))
        (PORT d[11] (7855:7855:7855) (7625:7625:7625))
        (PORT d[12] (9618:9618:9618) (8704:8704:8704))
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (PORT ena (10613:10613:10613) (11110:11110:11110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5002:5002:5002) (4658:4658:4658))
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (PORT ena (10613:10613:10613) (11110:11110:11110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6950:6950:6950) (6530:6530:6530))
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT ena (10618:10618:10618) (11115:11115:11115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT d[0] (10618:10618:10618) (11115:11115:11115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (3971:3971:3971))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (10136:10136:10136) (10658:10658:10658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5591:5591:5591) (5155:5155:5155))
        (PORT d[1] (6947:6947:6947) (6574:6574:6574))
        (PORT d[2] (8896:8896:8896) (8386:8386:8386))
        (PORT d[3] (5660:5660:5660) (5166:5166:5166))
        (PORT d[4] (10019:10019:10019) (9622:9622:9622))
        (PORT d[5] (5013:5013:5013) (4602:4602:4602))
        (PORT d[6] (7058:7058:7058) (6684:6684:6684))
        (PORT d[7] (4714:4714:4714) (4706:4706:4706))
        (PORT d[8] (6076:6076:6076) (5846:5846:5846))
        (PORT d[9] (5492:5492:5492) (5319:5319:5319))
        (PORT d[10] (6443:6443:6443) (6289:6289:6289))
        (PORT d[11] (8573:8573:8573) (8224:8224:8224))
        (PORT d[12] (7583:7583:7583) (6988:6988:6988))
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (PORT ena (10131:10131:10131) (10653:10653:10653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7073:7073:7073) (6721:6721:6721))
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (PORT ena (10131:10131:10131) (10653:10653:10653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6094:6094:6094) (5591:5591:5591))
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT ena (10136:10136:10136) (10658:10658:10658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2797:2797:2797))
        (PORT d[0] (10136:10136:10136) (10658:10658:10658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4827:4827:4827) (4894:4894:4894))
        (PORT datac (2924:2924:2924) (2702:2702:2702))
        (PORT datad (1520:1520:1520) (1389:1389:1389))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3561:3561:3561))
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT ena (9735:9735:9735) (10227:10227:10227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5154:5154:5154) (4748:4748:4748))
        (PORT d[1] (7421:7421:7421) (7061:7061:7061))
        (PORT d[2] (8925:8925:8925) (8412:8412:8412))
        (PORT d[3] (5299:5299:5299) (4809:4809:4809))
        (PORT d[4] (9586:9586:9586) (9218:9218:9218))
        (PORT d[5] (4615:4615:4615) (4238:4238:4238))
        (PORT d[6] (6647:6647:6647) (6300:6300:6300))
        (PORT d[7] (4710:4710:4710) (4699:4699:4699))
        (PORT d[8] (6062:6062:6062) (5828:5828:5828))
        (PORT d[9] (5525:5525:5525) (5345:5345:5345))
        (PORT d[10] (6461:6461:6461) (6302:6302:6302))
        (PORT d[11] (7883:7883:7883) (7600:7600:7600))
        (PORT d[12] (7180:7180:7180) (6611:6611:6611))
        (PORT clk (2789:2789:2789) (2805:2805:2805))
        (PORT ena (9730:9730:9730) (10222:10222:10222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5609:5609:5609) (5607:5607:5607))
        (PORT clk (2789:2789:2789) (2805:2805:2805))
        (PORT ena (9730:9730:9730) (10222:10222:10222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5210:5210:5210))
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT ena (9735:9735:9735) (10227:10227:10227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2810:2810:2810))
        (PORT d[0] (9735:9735:9735) (10227:10227:10227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1700:1700:1700))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3108:3108:3108))
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT ena (10867:10867:10867) (11445:11445:11445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6417:6417:6417) (5936:5936:5936))
        (PORT d[1] (7435:7435:7435) (7042:7042:7042))
        (PORT d[2] (10141:10141:10141) (9553:9553:9553))
        (PORT d[3] (6495:6495:6495) (5958:5958:5958))
        (PORT d[4] (7009:7009:7009) (6658:6658:6658))
        (PORT d[5] (5857:5857:5857) (5407:5407:5407))
        (PORT d[6] (7955:7955:7955) (7525:7525:7525))
        (PORT d[7] (3485:3485:3485) (3502:3502:3502))
        (PORT d[8] (6917:6917:6917) (6643:6643:6643))
        (PORT d[9] (4197:4197:4197) (4040:4040:4040))
        (PORT d[10] (7710:7710:7710) (7470:7470:7470))
        (PORT d[11] (7020:7020:7020) (6734:6734:6734))
        (PORT d[12] (8338:8338:8338) (7697:7697:7697))
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT ena (10862:10862:10862) (11440:11440:11440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (3959:3959:3959))
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT ena (10862:10862:10862) (11440:11440:11440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3012:3012:3012))
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT ena (10867:10867:10867) (11445:11445:11445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT d[0] (10867:10867:10867) (11445:11445:11445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2786:2786:2786))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2878:2878:2878) (2660:2660:2660))
        (PORT datab (2143:2143:2143) (1999:1999:1999))
        (PORT datac (4767:4767:4767) (4851:4851:4851))
        (PORT datad (475:475:475) (446:446:446))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (5091:5091:5091) (5042:5042:5042))
        (PORT datac (2831:2831:2831) (2608:2608:2608))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2878:2878:2878) (2660:2660:2660))
        (PORT datab (5091:5091:5091) (5042:5042:5042))
        (PORT datac (4756:4756:4756) (4837:4837:4837))
        (PORT datad (2002:2002:2002) (1893:1893:1893))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3479:3479:3479))
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT ena (9749:9749:9749) (10245:10245:10245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (4736:4736:4736))
        (PORT d[1] (7411:7411:7411) (7052:7052:7052))
        (PORT d[2] (8502:8502:8502) (8020:8020:8020))
        (PORT d[3] (5268:5268:5268) (4795:4795:4795))
        (PORT d[4] (9611:9611:9611) (9240:9240:9240))
        (PORT d[5] (4639:4639:4639) (4259:4259:4259))
        (PORT d[6] (6982:6982:6982) (6614:6614:6614))
        (PORT d[7] (4343:4343:4343) (4364:4364:4364))
        (PORT d[8] (5651:5651:5651) (5445:5445:5445))
        (PORT d[9] (5106:5106:5106) (4958:4958:4958))
        (PORT d[10] (6021:6021:6021) (5906:5906:5906))
        (PORT d[11] (8221:8221:8221) (7896:7896:7896))
        (PORT d[12] (7125:7125:7125) (6553:6553:6553))
        (PORT clk (2795:2795:2795) (2809:2809:2809))
        (PORT ena (9744:9744:9744) (10240:10240:10240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (3679:3679:3679))
        (PORT clk (2795:2795:2795) (2809:2809:2809))
        (PORT ena (9744:9744:9744) (10240:10240:10240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5231:5231:5231))
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT ena (9749:9749:9749) (10245:10245:10245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2814:2814:2814))
        (PORT d[0] (9749:9749:9749) (10245:10245:10245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2815:2815:2815))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1704:1704:1704))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (3942:3942:3942))
        (PORT clk (2776:2776:2776) (2791:2791:2791))
        (PORT ena (10143:10143:10143) (10664:10664:10664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5155:5155:5155))
        (PORT d[1] (6969:6969:6969) (6586:6586:6586))
        (PORT d[2] (9306:9306:9306) (8770:8770:8770))
        (PORT d[3] (5701:5701:5701) (5205:5205:5205))
        (PORT d[4] (10019:10019:10019) (9623:9623:9623))
        (PORT d[5] (5015:5015:5015) (4617:4617:4617))
        (PORT d[6] (7066:7066:7066) (6692:6692:6692))
        (PORT d[7] (5084:5084:5084) (5046:5046:5046))
        (PORT d[8] (6492:6492:6492) (6236:6236:6236))
        (PORT d[9] (5912:5912:5912) (5701:5701:5701))
        (PORT d[10] (6882:6882:6882) (6700:6700:6700))
        (PORT d[11] (8272:8272:8272) (7962:7962:7962))
        (PORT d[12] (7584:7584:7584) (6990:6990:6990))
        (PORT clk (2772:2772:2772) (2786:2786:2786))
        (PORT ena (10138:10138:10138) (10659:10659:10659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6656:6656:6656) (6398:6398:6398))
        (PORT clk (2772:2772:2772) (2786:2786:2786))
        (PORT ena (10138:10138:10138) (10659:10659:10659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6063:6063:6063) (5567:5567:5567))
        (PORT clk (2776:2776:2776) (2791:2791:2791))
        (PORT ena (10143:10143:10143) (10664:10664:10664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2791:2791:2791))
        (PORT d[0] (10143:10143:10143) (10664:10664:10664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2858:2858:2858))
        (PORT clk (2796:2796:2796) (2807:2807:2807))
        (PORT ena (9739:9739:9739) (10231:10231:10231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4330:4330:4330))
        (PORT d[1] (7341:7341:7341) (6964:6964:6964))
        (PORT d[2] (7312:7312:7312) (6925:6925:6925))
        (PORT d[3] (5229:5229:5229) (4759:4759:4759))
        (PORT d[4] (9090:9090:9090) (8747:8747:8747))
        (PORT d[5] (4641:4641:4641) (4250:4250:4250))
        (PORT d[6] (6963:6963:6963) (6594:6594:6594))
        (PORT d[7] (4689:4689:4689) (4666:4666:4666))
        (PORT d[8] (5636:5636:5636) (5422:5422:5422))
        (PORT d[9] (5424:5424:5424) (5253:5253:5253))
        (PORT d[10] (6429:6429:6429) (6283:6283:6283))
        (PORT d[11] (7483:7483:7483) (7223:7223:7223))
        (PORT d[12] (7152:7152:7152) (6578:6578:6578))
        (PORT clk (2792:2792:2792) (2802:2802:2802))
        (PORT ena (9734:9734:9734) (10226:10226:10226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7496:7496:7496) (7212:7212:7212))
        (PORT clk (2792:2792:2792) (2802:2802:2802))
        (PORT ena (9734:9734:9734) (10226:10226:10226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (4827:4827:4827))
        (PORT clk (2796:2796:2796) (2807:2807:2807))
        (PORT ena (9739:9739:9739) (10231:10231:10231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2807:2807:2807))
        (PORT d[0] (9739:9739:9739) (10231:10231:10231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2877:2877:2877) (2659:2659:2659))
        (PORT datab (1962:1962:1962) (1807:1807:1807))
        (PORT datac (4757:4757:4757) (4838:4838:4838))
        (PORT datad (2561:2561:2561) (2350:2350:2350))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3217:3217:3217))
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (PORT ena (9627:9627:9627) (10146:10146:10146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3608:3608:3608))
        (PORT d[1] (7408:7408:7408) (7053:7053:7053))
        (PORT d[2] (8521:8521:8521) (8032:8032:8032))
        (PORT d[3] (4837:4837:4837) (4398:4398:4398))
        (PORT d[4] (9129:9129:9129) (8786:8786:8786))
        (PORT d[5] (3968:3968:3968) (3653:3653:3653))
        (PORT d[6] (6981:6981:6981) (6614:6614:6614))
        (PORT d[7] (4382:4382:4382) (4401:4401:4401))
        (PORT d[8] (5674:5674:5674) (5461:5461:5461))
        (PORT d[9] (5105:5105:5105) (4957:4957:4957))
        (PORT d[10] (6746:6746:6746) (6572:6572:6572))
        (PORT d[11] (8180:8180:8180) (7858:7858:7858))
        (PORT d[12] (6756:6756:6756) (6205:6205:6205))
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (PORT ena (9622:9622:9622) (10141:10141:10141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4135:4135:4135) (4079:4079:4079))
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (PORT ena (9622:9622:9622) (10141:10141:10141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5707:5707:5707) (5230:5230:5230))
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (PORT ena (9627:9627:9627) (10146:10146:10146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (PORT d[0] (9627:9627:9627) (10146:10146:10146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2380:2380:2380) (2183:2183:2183))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4761:4761:4761) (4843:4843:4843))
        (PORT datad (2015:2015:2015) (1881:1881:1881))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3209:3209:3209))
        (PORT clk (2780:2780:2780) (2798:2798:2798))
        (PORT ena (10640:10640:10640) (11141:11141:11141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5808:5808:5808) (5414:5414:5414))
        (PORT d[1] (7471:7471:7471) (7123:7123:7123))
        (PORT d[2] (9052:9052:9052) (8609:8609:8609))
        (PORT d[3] (6773:6773:6773) (6204:6204:6204))
        (PORT d[4] (7927:7927:7927) (7607:7607:7607))
        (PORT d[5] (7207:7207:7207) (6463:6463:6463))
        (PORT d[6] (7477:7477:7477) (7136:7136:7136))
        (PORT d[7] (4351:4351:4351) (4429:4429:4429))
        (PORT d[8] (6109:6109:6109) (5914:5914:5914))
        (PORT d[9] (5515:5515:5515) (5405:5405:5405))
        (PORT d[10] (6872:6872:6872) (6741:6741:6741))
        (PORT d[11] (7846:7846:7846) (7614:7614:7614))
        (PORT d[12] (9653:9653:9653) (8742:8742:8742))
        (PORT clk (2776:2776:2776) (2793:2793:2793))
        (PORT ena (10635:10635:10635) (11136:11136:11136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6013:6013:6013) (5609:5609:5609))
        (PORT clk (2776:2776:2776) (2793:2793:2793))
        (PORT ena (10635:10635:10635) (11136:11136:11136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6973:6973:6973) (6552:6552:6552))
        (PORT clk (2780:2780:2780) (2798:2798:2798))
        (PORT ena (10640:10640:10640) (11141:11141:11141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2798:2798:2798))
        (PORT d[0] (10640:10640:10640) (11141:11141:11141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3603:3603:3603))
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (PORT ena (10201:10201:10201) (10677:10677:10677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5003:5003:5003))
        (PORT d[1] (8481:8481:8481) (8081:8081:8081))
        (PORT d[2] (8585:8585:8585) (8164:8164:8164))
        (PORT d[3] (6403:6403:6403) (5853:5853:5853))
        (PORT d[4] (8296:8296:8296) (7954:7954:7954))
        (PORT d[5] (6725:6725:6725) (6014:6014:6014))
        (PORT d[6] (7059:7059:7059) (6742:6742:6742))
        (PORT d[7] (4788:4788:4788) (4837:4837:4837))
        (PORT d[8] (5649:5649:5649) (5475:5475:5475))
        (PORT d[9] (5929:5929:5929) (5775:5775:5775))
        (PORT d[10] (6473:6473:6473) (6363:6363:6363))
        (PORT d[11] (7871:7871:7871) (7642:7642:7642))
        (PORT d[12] (9247:9247:9247) (8355:8355:8355))
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (PORT ena (10196:10196:10196) (10672:10672:10672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6470:6470:6470) (6457:6457:6457))
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (PORT ena (10196:10196:10196) (10672:10672:10672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6485:6485:6485) (6089:6089:6089))
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (PORT ena (10201:10201:10201) (10677:10677:10677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (PORT d[0] (10201:10201:10201) (10677:10677:10677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3266:3266:3266))
        (PORT clk (2793:2793:2793) (2803:2803:2803))
        (PORT ena (9722:9722:9722) (10216:10216:10216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4330:4330:4330))
        (PORT d[1] (7450:7450:7450) (7088:7088:7088))
        (PORT d[2] (8521:8521:8521) (8032:8032:8032))
        (PORT d[3] (5555:5555:5555) (5063:5063:5063))
        (PORT d[4] (9128:9128:9128) (8785:8785:8785))
        (PORT d[5] (4627:4627:4627) (4234:4234:4234))
        (PORT d[6] (6253:6253:6253) (5935:5935:5935))
        (PORT d[7] (4368:4368:4368) (4382:4382:4382))
        (PORT d[8] (5643:5643:5643) (5430:5430:5430))
        (PORT d[9] (5097:5097:5097) (4947:4947:4947))
        (PORT d[10] (6463:6463:6463) (6313:6313:6313))
        (PORT d[11] (8172:8172:8172) (7850:7850:7850))
        (PORT d[12] (7081:7081:7081) (6502:6502:6502))
        (PORT clk (2789:2789:2789) (2798:2798:2798))
        (PORT ena (9717:9717:9717) (10211:10211:10211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4434:4434:4434))
        (PORT clk (2789:2789:2789) (2798:2798:2798))
        (PORT ena (9717:9717:9717) (10211:10211:10211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5771:5771:5771) (5290:5290:5290))
        (PORT clk (2793:2793:2793) (2803:2803:2803))
        (PORT ena (9722:9722:9722) (10216:10216:10216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2803:2803:2803))
        (PORT d[0] (9722:9722:9722) (10216:10216:10216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3635:3635:3635))
        (PORT clk (2780:2780:2780) (2798:2798:2798))
        (PORT ena (11359:11359:11359) (11907:11907:11907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6619:6619:6619) (6187:6187:6187))
        (PORT d[1] (7876:7876:7876) (7552:7552:7552))
        (PORT d[2] (9872:9872:9872) (9387:9387:9387))
        (PORT d[3] (7610:7610:7610) (6993:6993:6993))
        (PORT d[4] (9112:9112:9112) (8728:8728:8728))
        (PORT d[5] (8011:8011:8011) (7214:7214:7214))
        (PORT d[6] (8787:8787:8787) (8365:8365:8365))
        (PORT d[7] (4330:4330:4330) (4354:4354:4354))
        (PORT d[8] (5243:5243:5243) (5080:5080:5080))
        (PORT d[9] (4707:4707:4707) (4600:4600:4600))
        (PORT d[10] (8150:8150:8150) (7936:7936:7936))
        (PORT d[11] (7471:7471:7471) (7219:7219:7219))
        (PORT d[12] (10825:10825:10825) (9844:9844:9844))
        (PORT clk (2776:2776:2776) (2793:2793:2793))
        (PORT ena (11354:11354:11354) (11902:11902:11902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7345:7345:7345) (7021:7021:7021))
        (PORT clk (2776:2776:2776) (2793:2793:2793))
        (PORT ena (11354:11354:11354) (11902:11902:11902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7775:7775:7775) (7304:7304:7304))
        (PORT clk (2780:2780:2780) (2798:2798:2798))
        (PORT ena (11359:11359:11359) (11907:11907:11907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2798:2798:2798))
        (PORT d[0] (11359:11359:11359) (11907:11907:11907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4823:4823:4823) (4889:4889:4889))
        (PORT datab (2295:2295:2295) (2111:2111:2111))
        (PORT datac (2831:2831:2831) (2609:2609:2609))
        (PORT datad (2972:2972:2972) (2628:2628:2628))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4822:4822:4822) (4888:4888:4888))
        (PORT datab (3075:3075:3075) (2900:2900:2900))
        (PORT datac (2985:2985:2985) (2794:2794:2794))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4624:4624:4624) (4178:4178:4178))
        (PORT datab (5090:5090:5090) (5041:5041:5041))
        (PORT datac (235:235:235) (262:262:262))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4628:4628:4628) (4184:4184:4184))
        (PORT datab (274:274:274) (299:299:299))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[22\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (426:426:426))
        (PORT datab (2425:2425:2425) (2212:2212:2212))
        (PORT datac (927:927:927) (927:927:927))
        (PORT datad (825:825:825) (758:758:758))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (604:604:604))
        (PORT datab (3059:3059:3059) (2753:2753:2753))
        (PORT datac (800:800:800) (756:756:756))
        (PORT datad (240:240:240) (258:258:258))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2879:2879:2879) (2813:2813:2813))
        (PORT ena (1722:1722:1722) (1648:1648:1648))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2300:2300:2300) (2059:2059:2059))
        (PORT datac (867:867:867) (821:821:821))
        (PORT datad (2340:2340:2340) (2133:2133:2133))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1178:1178:1178) (1154:1154:1154))
        (PORT datad (2012:2012:2012) (1932:1932:1932))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~195\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3569:3569:3569) (3403:3403:3403))
        (PORT datab (5081:5081:5081) (4957:4957:4957))
        (PORT datac (4882:4882:4882) (4840:4840:4840))
        (PORT datad (1677:1677:1677) (1556:1556:1556))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4912:4912:4912))
        (PORT clk (2821:2821:2821) (2833:2833:2833))
        (PORT ena (2837:2837:2837) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5486:5486:5486) (5187:5187:5187))
        (PORT d[1] (7763:7763:7763) (7277:7277:7277))
        (PORT d[2] (5420:5420:5420) (5015:5015:5015))
        (PORT d[3] (4943:4943:4943) (4594:4594:4594))
        (PORT d[4] (7789:7789:7789) (7511:7511:7511))
        (PORT d[5] (6637:6637:6637) (6423:6423:6423))
        (PORT d[6] (8908:8908:8908) (8416:8416:8416))
        (PORT d[7] (4456:4456:4456) (4525:4525:4525))
        (PORT d[8] (5113:5113:5113) (4868:4868:4868))
        (PORT d[9] (6132:6132:6132) (5703:5703:5703))
        (PORT d[10] (7470:7470:7470) (7092:7092:7092))
        (PORT d[11] (7425:7425:7425) (7346:7346:7346))
        (PORT d[12] (5715:5715:5715) (5475:5475:5475))
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (PORT ena (2832:2832:2832) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9229:9229:9229) (9054:9054:9054))
        (PORT clk (2817:2817:2817) (2828:2828:2828))
        (PORT ena (2832:2832:2832) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5928:5928:5928) (5457:5457:5457))
        (PORT clk (2821:2821:2821) (2833:2833:2833))
        (PORT ena (2837:2837:2837) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2821:2821:2821) (2833:2833:2833))
        (PORT d[0] (2837:2837:2837) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5278:5278:5278) (5288:5288:5288))
        (PORT clk (2818:2818:2818) (2831:2831:2831))
        (PORT ena (2833:2833:2833) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (4825:4825:4825))
        (PORT d[1] (7283:7283:7283) (6836:6836:6836))
        (PORT d[2] (5017:5017:5017) (4642:4642:4642))
        (PORT d[3] (5018:5018:5018) (4656:4656:4656))
        (PORT d[4] (7834:7834:7834) (7558:7558:7558))
        (PORT d[5] (6598:6598:6598) (6386:6386:6386))
        (PORT d[6] (9291:9291:9291) (8773:8773:8773))
        (PORT d[7] (4401:4401:4401) (4470:4470:4470))
        (PORT d[8] (5506:5506:5506) (5242:5242:5242))
        (PORT d[9] (6148:6148:6148) (5722:5722:5722))
        (PORT d[10] (7438:7438:7438) (7062:7062:7062))
        (PORT d[11] (7391:7391:7391) (7317:7317:7317))
        (PORT d[12] (6083:6083:6083) (5824:5824:5824))
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (PORT ena (2828:2828:2828) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3130:3130:3130))
        (PORT clk (2814:2814:2814) (2826:2826:2826))
        (PORT ena (2828:2828:2828) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5560:5560:5560) (5119:5119:5119))
        (PORT clk (2818:2818:2818) (2831:2831:2831))
        (PORT ena (2833:2833:2833) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2831:2831:2831))
        (PORT d[0] (2833:2833:2833) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5280:5280:5280) (5260:5260:5260))
        (PORT clk (2787:2787:2787) (2804:2804:2804))
        (PORT ena (3975:3975:3975) (4174:4174:4174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3296:3296:3296))
        (PORT d[1] (9190:9190:9190) (8639:8639:8639))
        (PORT d[2] (5460:5460:5460) (5068:5068:5068))
        (PORT d[3] (3874:3874:3874) (3584:3584:3584))
        (PORT d[4] (3950:3950:3950) (3682:3682:3682))
        (PORT d[5] (7835:7835:7835) (7555:7555:7555))
        (PORT d[6] (8828:8828:8828) (8297:8297:8297))
        (PORT d[7] (5646:5646:5646) (5653:5653:5653))
        (PORT d[8] (5666:5666:5666) (5386:5386:5386))
        (PORT d[9] (5340:5340:5340) (5023:5023:5023))
        (PORT d[10] (6558:6558:6558) (6207:6207:6207))
        (PORT d[11] (5552:5552:5552) (5145:5145:5145))
        (PORT d[12] (4911:4911:4911) (4695:4695:4695))
        (PORT clk (2783:2783:2783) (2799:2799:2799))
        (PORT ena (3970:3970:3970) (4169:4169:4169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (3907:3907:3907))
        (PORT clk (2783:2783:2783) (2799:2799:2799))
        (PORT ena (3970:3970:3970) (4169:4169:4169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3495:3495:3495))
        (PORT clk (2787:2787:2787) (2804:2804:2804))
        (PORT ena (3975:3975:3975) (4174:4174:4174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2804:2804:2804))
        (PORT d[0] (3975:3975:3975) (4174:4174:4174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~192\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3568:3568:3568) (3401:3401:3401))
        (PORT datab (2114:2114:2114) (2003:2003:2003))
        (PORT datac (5026:5026:5026) (4918:4918:4918))
        (PORT datad (1203:1203:1203) (1108:1108:1108))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3483:3483:3483))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (15330:15330:15330) (16144:16144:16144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7216:7216:7216) (6778:6778:6778))
        (PORT d[1] (9433:9433:9433) (8934:8934:8934))
        (PORT d[2] (8365:8365:8365) (7814:7814:7814))
        (PORT d[3] (9490:9490:9490) (9138:9138:9138))
        (PORT d[4] (6932:6932:6932) (6656:6656:6656))
        (PORT d[5] (6651:6651:6651) (6436:6436:6436))
        (PORT d[6] (8961:8961:8961) (8544:8544:8544))
        (PORT d[7] (8789:8789:8789) (7924:7924:7924))
        (PORT d[8] (5505:5505:5505) (5413:5413:5413))
        (PORT d[9] (7386:7386:7386) (7080:7080:7080))
        (PORT d[10] (6964:6964:6964) (6638:6638:6638))
        (PORT d[11] (6549:6549:6549) (6253:6253:6253))
        (PORT d[12] (6104:6104:6104) (5884:5884:5884))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (15325:15325:15325) (16139:16139:16139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5576:5576:5576) (5519:5519:5519))
        (PORT clk (2766:2766:2766) (2783:2783:2783))
        (PORT ena (15325:15325:15325) (16139:16139:16139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6758:6758:6758) (6309:6309:6309))
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT ena (15330:15330:15330) (16144:16144:16144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (PORT d[0] (15330:15330:15330) (16144:16144:16144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2789:2789:2789))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~193\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2158:2158:2158))
        (PORT datab (277:277:277) (303:303:303))
        (PORT datac (5023:5023:5023) (4914:4914:4914))
        (PORT datad (4123:4123:4123) (4011:4011:4011))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4327:4327:4327))
        (PORT clk (2793:2793:2793) (2803:2803:2803))
        (PORT ena (15627:15627:15627) (16514:16514:16514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6769:6769:6769) (6291:6291:6291))
        (PORT d[1] (8602:8602:8602) (8139:8139:8139))
        (PORT d[2] (7870:7870:7870) (7510:7510:7510))
        (PORT d[3] (6172:6172:6172) (5613:5613:5613))
        (PORT d[4] (6510:6510:6510) (6265:6265:6265))
        (PORT d[5] (6583:6583:6583) (6366:6366:6366))
        (PORT d[6] (8932:8932:8932) (8527:8527:8527))
        (PORT d[7] (7279:7279:7279) (6599:6599:6599))
        (PORT d[8] (5680:5680:5680) (5521:5521:5521))
        (PORT d[9] (5944:5944:5944) (5718:5718:5718))
        (PORT d[10] (7872:7872:7872) (7480:7480:7480))
        (PORT d[11] (7444:7444:7444) (7374:7374:7374))
        (PORT d[12] (4868:4868:4868) (4696:4696:4696))
        (PORT clk (2789:2789:2789) (2798:2798:2798))
        (PORT ena (15622:15622:15622) (16509:16509:16509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5497:5497:5497) (5133:5133:5133))
        (PORT clk (2789:2789:2789) (2798:2798:2798))
        (PORT ena (15622:15622:15622) (16509:16509:16509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6340:6340:6340) (5885:5885:5885))
        (PORT clk (2793:2793:2793) (2803:2803:2803))
        (PORT ena (15627:15627:15627) (16514:16514:16514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2803:2803:2803))
        (PORT d[0] (15627:15627:15627) (16514:16514:16514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4906:4906:4906))
        (PORT clk (2827:2827:2827) (2841:2841:2841))
        (PORT ena (2459:2459:2459) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5265:5265:5265))
        (PORT d[1] (7622:7622:7622) (7165:7165:7165))
        (PORT d[2] (5900:5900:5900) (5443:5443:5443))
        (PORT d[3] (5306:5306:5306) (4927:4927:4927))
        (PORT d[4] (7295:7295:7295) (7048:7048:7048))
        (PORT d[5] (6542:6542:6542) (6301:6301:6301))
        (PORT d[6] (8497:8497:8497) (8036:8036:8036))
        (PORT d[7] (4838:4838:4838) (4875:4875:4875))
        (PORT d[8] (4408:4408:4408) (4245:4245:4245))
        (PORT d[9] (5243:5243:5243) (4872:4872:4872))
        (PORT d[10] (7359:7359:7359) (6985:6985:6985))
        (PORT d[11] (6937:6937:6937) (6891:6891:6891))
        (PORT d[12] (5225:5225:5225) (5014:5014:5014))
        (PORT clk (2823:2823:2823) (2836:2836:2836))
        (PORT ena (2454:2454:2454) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (4583:4583:4583))
        (PORT clk (2823:2823:2823) (2836:2836:2836))
        (PORT ena (2454:2454:2454) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5994:5994:5994) (5520:5520:5520))
        (PORT clk (2827:2827:2827) (2841:2841:2841))
        (PORT ena (2459:2459:2459) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2841:2841:2841))
        (PORT d[0] (2459:2459:2459) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4795:4795:4795) (4854:4854:4854))
        (PORT clk (2825:2825:2825) (2839:2839:2839))
        (PORT ena (2795:2795:2795) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5583:5583:5583) (5288:5288:5288))
        (PORT d[1] (7330:7330:7330) (6891:6891:6891))
        (PORT d[2] (5458:5458:5458) (5054:5054:5054))
        (PORT d[3] (5680:5680:5680) (5269:5269:5269))
        (PORT d[4] (7341:7341:7341) (7092:7092:7092))
        (PORT d[5] (6575:6575:6575) (6359:6359:6359))
        (PORT d[6] (8940:8940:8940) (8445:8445:8445))
        (PORT d[7] (4464:4464:4464) (4535:4535:4535))
        (PORT d[8] (5105:5105:5105) (4859:4859:4859))
        (PORT d[9] (5685:5685:5685) (5284:5284:5284))
        (PORT d[10] (6986:6986:6986) (6640:6640:6640))
        (PORT d[11] (6959:6959:6959) (6915:6915:6915))
        (PORT d[12] (5715:5715:5715) (5474:5474:5474))
        (PORT clk (2821:2821:2821) (2834:2834:2834))
        (PORT ena (2790:2790:2790) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5175:5175:5175) (4738:4738:4738))
        (PORT clk (2821:2821:2821) (2834:2834:2834))
        (PORT ena (2790:2790:2790) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6348:6348:6348) (5839:5839:5839))
        (PORT clk (2825:2825:2825) (2839:2839:2839))
        (PORT ena (2795:2795:2795) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2839:2839:2839))
        (PORT d[0] (2795:2795:2795) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2840:2840:2840))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1729:1729:1729))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1729:1729:1729))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (5335:5335:5335))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (15611:15611:15611) (16514:16514:16514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6647:6647:6647) (6421:6421:6421))
        (PORT d[1] (7237:7237:7237) (6747:6747:6747))
        (PORT d[2] (6574:6574:6574) (6145:6145:6145))
        (PORT d[3] (8046:8046:8046) (7595:7595:7595))
        (PORT d[4] (7192:7192:7192) (6701:6701:6701))
        (PORT d[5] (5189:5189:5189) (4864:4864:4864))
        (PORT d[6] (8310:8310:8310) (7676:7676:7676))
        (PORT d[7] (5335:5335:5335) (5195:5195:5195))
        (PORT d[8] (5258:5258:5258) (5102:5102:5102))
        (PORT d[9] (6565:6565:6565) (6092:6092:6092))
        (PORT d[10] (6995:6995:6995) (6610:6610:6610))
        (PORT d[11] (6878:6878:6878) (6701:6701:6701))
        (PORT d[12] (5282:5282:5282) (5067:5067:5067))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (15606:15606:15606) (16509:16509:16509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6543:6543:6543) (6207:6207:6207))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (15606:15606:15606) (16509:16509:16509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6897:6897:6897) (6385:6385:6385))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (15611:15611:15611) (16514:16514:16514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT d[0] (15611:15611:15611) (16514:16514:16514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~190\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3567:3567:3567) (3400:3400:3400))
        (PORT datab (2767:2767:2767) (2560:2560:2560))
        (PORT datac (5025:5025:5025) (4917:4917:4917))
        (PORT datad (2498:2498:2498) (2387:2387:2387))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~191\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2579:2579:2579) (2340:2340:2340))
        (PORT datab (2774:2774:2774) (2567:2567:2567))
        (PORT datac (5023:5023:5023) (4915:4915:4915))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~194\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4928:4928:4928) (4888:4888:4888))
        (PORT datab (274:274:274) (299:299:299))
        (PORT datac (4972:4972:4972) (4825:4825:4825))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (4754:4754:4754))
        (PORT clk (2810:2810:2810) (2825:2825:2825))
        (PORT ena (3532:3532:3532) (3846:3846:3846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7179:7179:7179) (6668:6668:6668))
        (PORT d[1] (8547:8547:8547) (8069:8069:8069))
        (PORT d[2] (7796:7796:7796) (7424:7424:7424))
        (PORT d[3] (7026:7026:7026) (6456:6456:6456))
        (PORT d[4] (6880:6880:6880) (6589:6589:6589))
        (PORT d[5] (6544:6544:6544) (6318:6318:6318))
        (PORT d[6] (9016:9016:9016) (8600:8600:8600))
        (PORT d[7] (7708:7708:7708) (7003:7003:7003))
        (PORT d[8] (4904:4904:4904) (4782:4782:4782))
        (PORT d[9] (5837:5837:5837) (5603:5603:5603))
        (PORT d[10] (7042:7042:7042) (6707:6707:6707))
        (PORT d[11] (6614:6614:6614) (6595:6595:6595))
        (PORT d[12] (5284:5284:5284) (5079:5079:5079))
        (PORT clk (2806:2806:2806) (2820:2820:2820))
        (PORT ena (3527:3527:3527) (3841:3841:3841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6015:6015:6015) (6033:6033:6033))
        (PORT clk (2806:2806:2806) (2820:2820:2820))
        (PORT ena (3527:3527:3527) (3841:3841:3841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6619:6619:6619) (6184:6184:6184))
        (PORT clk (2810:2810:2810) (2825:2825:2825))
        (PORT ena (3532:3532:3532) (3846:3846:3846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2825:2825:2825))
        (PORT d[0] (3532:3532:3532) (3846:3846:3846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1715:1715:1715))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5821:5821:5821) (5899:5899:5899))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (14419:14419:14419) (15255:15255:15255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4606:4606:4606) (4435:4435:4435))
        (PORT d[1] (8816:8816:8816) (8239:8239:8239))
        (PORT d[2] (8289:8289:8289) (7772:7772:7772))
        (PORT d[3] (9276:9276:9276) (8756:8756:8756))
        (PORT d[4] (8855:8855:8855) (8279:8279:8279))
        (PORT d[5] (5991:5991:5991) (5619:5619:5619))
        (PORT d[6] (8750:8750:8750) (8155:8155:8155))
        (PORT d[7] (3002:3002:3002) (2974:2974:2974))
        (PORT d[8] (6984:6984:6984) (6715:6715:6715))
        (PORT d[9] (8246:8246:8246) (7669:7669:7669))
        (PORT d[10] (8208:8208:8208) (7747:7747:7747))
        (PORT d[11] (4348:4348:4348) (4140:4140:4140))
        (PORT d[12] (5399:5399:5399) (5156:5156:5156))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (14414:14414:14414) (15250:15250:15250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4474:4474:4474))
        (PORT clk (2785:2785:2785) (2802:2802:2802))
        (PORT ena (14414:14414:14414) (15250:15250:15250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4894:4894:4894) (4505:4505:4505))
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT ena (14419:14419:14419) (15255:15255:15255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2807:2807:2807))
        (PORT d[0] (14419:14419:14419) (15255:15255:15255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~197\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3567:3567:3567) (3400:3400:3400))
        (PORT datab (5079:5079:5079) (4955:4955:4955))
        (PORT datac (3191:3191:3191) (2918:2918:2918))
        (PORT datad (2294:2294:2294) (2175:2175:2175))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4851:4851:4851) (4895:4895:4895))
        (PORT clk (2827:2827:2827) (2841:2841:2841))
        (PORT ena (2445:2445:2445) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5544:5544:5544) (5257:5257:5257))
        (PORT d[1] (7331:7331:7331) (6892:6892:6892))
        (PORT d[2] (5400:5400:5400) (5000:5000:5000))
        (PORT d[3] (5392:5392:5392) (5003:5003:5003))
        (PORT d[4] (7369:7369:7369) (7114:7114:7114))
        (PORT d[5] (6534:6534:6534) (6302:6302:6302))
        (PORT d[6] (8886:8886:8886) (8391:8391:8391))
        (PORT d[7] (4786:4786:4786) (4828:4828:4828))
        (PORT d[8] (5091:5091:5091) (4843:4843:4843))
        (PORT d[9] (5970:5970:5970) (5546:5546:5546))
        (PORT d[10] (7338:7338:7338) (6966:6966:6966))
        (PORT d[11] (6952:6952:6952) (6907:6907:6907))
        (PORT d[12] (5301:5301:5301) (5082:5082:5082))
        (PORT clk (2823:2823:2823) (2836:2836:2836))
        (PORT ena (2440:2440:2440) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5387:5387:5387) (4946:4946:4946))
        (PORT clk (2823:2823:2823) (2836:2836:2836))
        (PORT ena (2440:2440:2440) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5948:5948:5948) (5478:5478:5478))
        (PORT clk (2827:2827:2827) (2841:2841:2841))
        (PORT ena (2445:2445:2445) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2841:2841:2841))
        (PORT d[0] (2445:2445:2445) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2828:2828:2828) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1731:1731:1731))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4291:4291:4291))
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (PORT ena (15255:15255:15255) (16118:16118:16118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6000:6000:6000) (5608:5608:5608))
        (PORT d[1] (8114:8114:8114) (7664:7664:7664))
        (PORT d[2] (8246:8246:8246) (7863:7863:7863))
        (PORT d[3] (5860:5860:5860) (5366:5366:5366))
        (PORT d[4] (6468:6468:6468) (6222:6222:6222))
        (PORT d[5] (7492:7492:7492) (7215:7215:7215))
        (PORT d[6] (9029:9029:9029) (8621:8621:8621))
        (PORT d[7] (6902:6902:6902) (6251:6251:6251))
        (PORT d[8] (6051:6051:6051) (5867:5867:5867))
        (PORT d[9] (5944:5944:5944) (5722:5722:5722))
        (PORT d[10] (8228:8228:8228) (7810:7810:7810))
        (PORT d[11] (7886:7886:7886) (7786:7786:7786))
        (PORT d[12] (6044:6044:6044) (5772:5772:5772))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (15250:15250:15250) (16113:16113:16113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (5149:5149:5149))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (15250:15250:15250) (16113:16113:16113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6729:6729:6729) (6247:6247:6247))
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (PORT ena (15255:15255:15255) (16118:16118:16118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2812:2812:2812))
        (PORT d[0] (15255:15255:15255) (16118:16118:16118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2813:2813:2813))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1702:1702:1702))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~196\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3566:3566:3566) (3398:3398:3398))
        (PORT datab (5078:5078:5078) (4953:4953:4953))
        (PORT datac (2784:2784:2784) (2585:2585:2585))
        (PORT datad (2486:2486:2486) (2226:2226:2226))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~198\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4927:4927:4927) (4887:4887:4887))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (237:237:237) (264:264:264))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~199\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (5014:5014:5014) (4864:4864:4864))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[12\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (423:423:423))
        (PORT datab (2423:2423:2423) (2210:2210:2210))
        (PORT datad (823:823:823) (756:756:756))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[12\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (599:599:599))
        (PORT datab (4318:4318:4318) (3933:3933:3933))
        (PORT datac (796:796:796) (752:752:752))
        (PORT datad (445:445:445) (427:427:427))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2879:2879:2879) (2813:2813:2813))
        (PORT ena (1722:1722:1722) (1648:1648:1648))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1230:1230:1230))
        (PORT datab (911:911:911) (834:834:834))
        (PORT datad (807:807:807) (760:760:760))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1865:1865:1865) (1727:1727:1727))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (PORT sload (1900:1900:1900) (1858:1858:1858))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1624:1624:1624))
        (PORT datab (1047:1047:1047) (1038:1038:1038))
        (PORT datac (904:904:904) (899:899:899))
        (PORT datad (919:919:919) (918:918:918))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1078:1078:1078))
        (PORT datab (804:804:804) (728:728:728))
        (PORT datad (580:580:580) (628:628:628))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1048:1048:1048) (1054:1054:1054))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sclr (1555:1555:1555) (1558:1558:1558))
        (PORT sload (2275:2275:2275) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2231:2231:2231) (2083:2083:2083))
        (PORT datad (1669:1669:1669) (1573:1573:1573))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1502:1502:1502))
        (PORT datab (1288:1288:1288) (1237:1237:1237))
        (PORT datac (854:854:854) (864:864:864))
        (PORT datad (920:920:920) (925:925:925))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (445:445:445))
        (PORT datab (359:359:359) (436:436:436))
        (PORT datac (344:344:344) (423:423:423))
        (PORT datad (907:907:907) (905:905:905))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (946:946:946))
        (PORT datab (961:961:961) (949:949:949))
        (PORT datac (1216:1216:1216) (1177:1177:1177))
        (PORT datad (914:914:914) (916:916:916))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1105:1105:1105))
        (PORT datab (1195:1195:1195) (1066:1066:1066))
        (PORT datac (1431:1431:1431) (1272:1272:1272))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2608:2608:2608) (2466:2466:2466))
        (PORT datab (1370:1370:1370) (1316:1316:1316))
        (PORT datac (2308:2308:2308) (2192:2192:2192))
        (PORT datad (1264:1264:1264) (1241:1241:1241))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (932:932:932))
        (PORT datab (1141:1141:1141) (1057:1057:1057))
        (PORT datac (1831:1831:1831) (1654:1654:1654))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (533:533:533))
        (PORT datab (405:405:405) (503:503:503))
        (PORT datac (835:835:835) (795:795:795))
        (PORT datad (2009:2009:2009) (1928:1928:1928))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3545w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1340:1340:1340))
        (PORT datab (1160:1160:1160) (1078:1078:1078))
        (PORT datad (1147:1147:1147) (1074:1074:1074))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3545w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (923:923:923))
        (PORT datab (1186:1186:1186) (1088:1088:1088))
        (PORT datac (1800:1800:1800) (1636:1636:1636))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~275\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3991:3991:3991) (3546:3546:3546))
        (PORT datab (4757:4757:4757) (4415:4415:4415))
        (PORT datac (5385:5385:5385) (5302:5302:5302))
        (PORT datad (5018:5018:5018) (4901:4901:4901))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6185:6185:6185) (5751:5751:5751))
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT ena (14913:14913:14913) (15695:15695:15695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7676:7676:7676) (7207:7207:7207))
        (PORT d[1] (9897:9897:9897) (9382:9382:9382))
        (PORT d[2] (8690:8690:8690) (8138:8138:8138))
        (PORT d[3] (9989:9989:9989) (9604:9604:9604))
        (PORT d[4] (6856:6856:6856) (6576:6576:6576))
        (PORT d[5] (6638:6638:6638) (6422:6422:6422))
        (PORT d[6] (9029:9029:9029) (8622:8622:8622))
        (PORT d[7] (9166:9166:9166) (8277:8277:8277))
        (PORT d[8] (5407:5407:5407) (5313:5313:5313))
        (PORT d[9] (7761:7761:7761) (7410:7410:7410))
        (PORT d[10] (7987:7987:7987) (7560:7560:7560))
        (PORT d[11] (6558:6558:6558) (6259:6259:6259))
        (PORT d[12] (6552:6552:6552) (6300:6300:6300))
        (PORT clk (2760:2760:2760) (2775:2775:2775))
        (PORT ena (14908:14908:14908) (15690:15690:15690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4527:4527:4527) (4331:4331:4331))
        (PORT clk (2760:2760:2760) (2775:2775:2775))
        (PORT ena (14908:14908:14908) (15690:15690:15690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9173:9173:9173) (8795:8795:8795))
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT ena (14913:14913:14913) (15695:15695:15695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT d[0] (14913:14913:14913) (15695:15695:15695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (5802:5802:5802))
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (PORT ena (15995:15995:15995) (16909:16909:16909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6891:6891:6891) (6441:6441:6441))
        (PORT d[1] (8232:8232:8232) (7797:7797:7797))
        (PORT d[2] (7787:7787:7787) (7418:7418:7418))
        (PORT d[3] (7037:7037:7037) (6459:6459:6459))
        (PORT d[4] (6485:6485:6485) (6240:6240:6240))
        (PORT d[5] (6603:6603:6603) (6395:6395:6395))
        (PORT d[6] (8964:8964:8964) (8553:8553:8553))
        (PORT d[7] (7708:7708:7708) (7002:7002:7002))
        (PORT d[8] (5209:5209:5209) (5070:5070:5070))
        (PORT d[9] (5892:5892:5892) (5671:5671:5671))
        (PORT d[10] (7695:7695:7695) (7267:7267:7267))
        (PORT d[11] (6572:6572:6572) (6251:6251:6251))
        (PORT d[12] (5341:5341:5341) (5127:5127:5127))
        (PORT clk (2807:2807:2807) (2819:2819:2819))
        (PORT ena (15990:15990:15990) (16904:16904:16904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6009:6009:6009) (6027:6027:6027))
        (PORT clk (2807:2807:2807) (2819:2819:2819))
        (PORT ena (15990:15990:15990) (16904:16904:16904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7599:7599:7599) (7290:7290:7290))
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (PORT ena (15995:15995:15995) (16909:16909:16909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2824:2824:2824))
        (PORT d[0] (15995:15995:15995) (16909:16909:16909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1730:1730:1730) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~277\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5082:5082:5082) (4951:4951:4951))
        (PORT datac (2793:2793:2793) (2578:2578:2578))
        (PORT datad (1785:1785:1785) (1722:1722:1722))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5358:5358:5358) (4947:4947:4947))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (15724:15724:15724) (16571:16571:16571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6813:6813:6813) (6408:6408:6408))
        (PORT d[1] (8691:8691:8691) (8261:8261:8261))
        (PORT d[2] (7191:7191:7191) (6739:6739:6739))
        (PORT d[3] (8750:8750:8750) (8446:8446:8446))
        (PORT d[4] (6825:6825:6825) (6589:6589:6589))
        (PORT d[5] (7040:7040:7040) (6792:6792:6792))
        (PORT d[6] (9069:9069:9069) (8659:8659:8659))
        (PORT d[7] (7629:7629:7629) (6852:6852:6852))
        (PORT d[8] (5336:5336:5336) (5225:5225:5225))
        (PORT d[9] (6645:6645:6645) (6406:6406:6406))
        (PORT d[10] (7400:7400:7400) (7035:7035:7035))
        (PORT d[11] (6955:6955:6955) (6633:6633:6633))
        (PORT d[12] (5641:5641:5641) (5447:5447:5447))
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT ena (15719:15719:15719) (16566:16566:16566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6433:6433:6433) (5912:5912:5912))
        (PORT clk (2791:2791:2791) (2808:2808:2808))
        (PORT ena (15719:15719:15719) (16566:16566:16566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7970:7970:7970) (7670:7670:7670))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (15724:15724:15724) (16571:16571:16571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT d[0] (15724:15724:15724) (16571:16571:16571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2814:2814:2814))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1703:1703:1703))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5686:5686:5686) (5243:5243:5243))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (15723:15723:15723) (16570:16570:16570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7552:7552:7552) (7078:7078:7078))
        (PORT d[1] (9057:9057:9057) (8600:8600:8600))
        (PORT d[2] (7909:7909:7909) (7393:7393:7393))
        (PORT d[3] (9551:9551:9551) (9189:9189:9189))
        (PORT d[4] (7176:7176:7176) (6909:6909:6909))
        (PORT d[5] (6988:6988:6988) (6745:6745:6745))
        (PORT d[6] (9068:9068:9068) (8658:8658:8658))
        (PORT d[7] (8344:8344:8344) (7497:7497:7497))
        (PORT d[8] (5051:5051:5051) (4982:4982:4982))
        (PORT d[9] (6686:6686:6686) (6446:6446:6446))
        (PORT d[10] (7995:7995:7995) (7564:7564:7564))
        (PORT d[11] (7718:7718:7718) (7325:7325:7325))
        (PORT d[12] (6047:6047:6047) (5824:5824:5824))
        (PORT clk (2787:2787:2787) (2802:2802:2802))
        (PORT ena (15718:15718:15718) (16565:16565:16565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6084:6084:6084) (5665:5665:5665))
        (PORT clk (2787:2787:2787) (2802:2802:2802))
        (PORT ena (15718:15718:15718) (16565:16565:16565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8371:8371:8371) (8043:8043:8043))
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT ena (15723:15723:15723) (16570:16570:16570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2807:2807:2807))
        (PORT d[0] (15723:15723:15723) (16570:16570:16570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1697:1697:1697))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~276\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2553:2553:2553) (2390:2390:2390))
        (PORT datab (5081:5081:5081) (4950:4950:4950))
        (PORT datac (2719:2719:2719) (2620:2620:2620))
        (PORT datad (4698:4698:4698) (4370:4370:4370))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~278\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (310:310:310))
        (PORT datab (4760:4760:4760) (4419:4419:4419))
        (PORT datac (5383:5383:5383) (5299:5299:5299))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5811:5811:5811) (5415:5415:5415))
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT ena (15336:15336:15336) (16156:16156:16156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7645:7645:7645) (7176:7176:7176))
        (PORT d[1] (9530:9530:9530) (9031:9031:9031))
        (PORT d[2] (8309:8309:8309) (7776:7776:7776))
        (PORT d[3] (9543:9543:9543) (9195:9195:9195))
        (PORT d[4] (6430:6430:6430) (6167:6167:6167))
        (PORT d[5] (6536:6536:6536) (6314:6314:6314))
        (PORT d[6] (9053:9053:9053) (8645:8645:8645))
        (PORT d[7] (9166:9166:9166) (8276:8276:8276))
        (PORT d[8] (5447:5447:5447) (5349:5349:5349))
        (PORT d[9] (6673:6673:6673) (6427:6427:6427))
        (PORT d[10] (8012:8012:8012) (7582:7582:7582))
        (PORT d[11] (6542:6542:6542) (6245:6245:6245))
        (PORT d[12] (6552:6552:6552) (6299:6299:6299))
        (PORT clk (2751:2751:2751) (2767:2767:2767))
        (PORT ena (15331:15331:15331) (16151:16151:16151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3766:3766:3766))
        (PORT clk (2751:2751:2751) (2767:2767:2767))
        (PORT ena (15331:15331:15331) (16151:16151:16151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9152:9152:9152) (8778:8778:8778))
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT ena (15336:15336:15336) (16156:16156:16156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT d[0] (15336:15336:15336) (16156:16156:16156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6357:6357:6357) (5840:5840:5840))
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT ena (15353:15353:15353) (16172:16172:16172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7686:7686:7686) (7198:7198:7198))
        (PORT d[1] (9469:9469:9469) (8988:8988:8988))
        (PORT d[2] (8301:8301:8301) (7753:7753:7753))
        (PORT d[3] (8787:8787:8787) (8486:8486:8486))
        (PORT d[4] (6922:6922:6922) (6644:6644:6644))
        (PORT d[5] (6597:6597:6597) (6382:6382:6382))
        (PORT d[6] (9008:9008:9008) (8599:8599:8599))
        (PORT d[7] (8790:8790:8790) (7925:7925:7925))
        (PORT d[8] (5472:5472:5472) (5382:5382:5382))
        (PORT d[9] (7280:7280:7280) (6961:6961:6961))
        (PORT d[10] (7608:7608:7608) (7206:7206:7206))
        (PORT d[11] (6549:6549:6549) (6253:6253:6253))
        (PORT d[12] (6544:6544:6544) (6291:6291:6291))
        (PORT clk (2760:2760:2760) (2775:2775:2775))
        (PORT ena (15348:15348:15348) (16167:16167:16167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5184:5184:5184) (4903:4903:4903))
        (PORT clk (2760:2760:2760) (2775:2775:2775))
        (PORT ena (15348:15348:15348) (16167:16167:16167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8815:8815:8815) (8464:8464:8464))
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT ena (15353:15353:15353) (16172:16172:16172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2780:2780:2780))
        (PORT d[0] (15353:15353:15353) (16172:16172:16172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5737:5737:5737) (5313:5313:5313))
        (PORT clk (2756:2756:2756) (2771:2771:2771))
        (PORT ena (14875:14875:14875) (15715:15715:15715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6800:6800:6800) (6353:6353:6353))
        (PORT d[1] (9303:9303:9303) (8771:8771:8771))
        (PORT d[2] (8702:8702:8702) (8298:8298:8298))
        (PORT d[3] (7791:7791:7791) (7124:7124:7124))
        (PORT d[4] (5963:5963:5963) (5687:5687:5687))
        (PORT d[5] (6128:6128:6128) (5873:5873:5873))
        (PORT d[6] (8628:8628:8628) (8201:8201:8201))
        (PORT d[7] (7704:7704:7704) (7009:7009:7009))
        (PORT d[8] (6538:6538:6538) (6338:6338:6338))
        (PORT d[9] (5441:5441:5441) (5191:5191:5191))
        (PORT d[10] (8650:8650:8650) (8209:8209:8209))
        (PORT d[11] (6135:6135:6135) (5808:5808:5808))
        (PORT d[12] (6827:6827:6827) (6509:6509:6509))
        (PORT clk (2752:2752:2752) (2766:2766:2766))
        (PORT ena (14870:14870:14870) (15710:15710:15710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6944:6944:6944) (6565:6565:6565))
        (PORT clk (2752:2752:2752) (2766:2766:2766))
        (PORT ena (14870:14870:14870) (15710:15710:15710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7175:7175:7175) (6833:6833:6833))
        (PORT clk (2756:2756:2756) (2771:2771:2771))
        (PORT ena (14875:14875:14875) (15715:15715:15715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2771:2771:2771))
        (PORT d[0] (14875:14875:14875) (15715:15715:15715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2772:2772:2772))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6166:6166:6166) (5755:5755:5755))
        (PORT clk (2809:2809:2809) (2822:2822:2822))
        (PORT ena (16025:16025:16025) (16943:16943:16943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6859:6859:6859) (6410:6410:6410))
        (PORT d[1] (8187:8187:8187) (7751:7751:7751))
        (PORT d[2] (7779:7779:7779) (7407:7407:7407))
        (PORT d[3] (7010:7010:7010) (6439:6439:6439))
        (PORT d[4] (6547:6547:6547) (6276:6276:6276))
        (PORT d[5] (6660:6660:6660) (6441:6441:6441))
        (PORT d[6] (9038:9038:9038) (8626:8626:8626))
        (PORT d[7] (7701:7701:7701) (6995:6995:6995))
        (PORT d[8] (5259:5259:5259) (5121:5121:5121))
        (PORT d[9] (5956:5956:5956) (5736:5736:5736))
        (PORT d[10] (7706:7706:7706) (7280:7280:7280))
        (PORT d[11] (6896:6896:6896) (6820:6820:6820))
        (PORT d[12] (4924:4924:4924) (4754:4754:4754))
        (PORT clk (2805:2805:2805) (2817:2817:2817))
        (PORT ena (16020:16020:16020) (16938:16938:16938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7575:7575:7575) (7355:7355:7355))
        (PORT clk (2805:2805:2805) (2817:2817:2817))
        (PORT ena (16020:16020:16020) (16938:16938:16938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7971:7971:7971) (7622:7622:7622))
        (PORT clk (2809:2809:2809) (2822:2822:2822))
        (PORT ena (16025:16025:16025) (16943:16943:16943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2822:2822:2822))
        (PORT d[0] (16025:16025:16025) (16943:16943:16943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2823:2823:2823))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~270\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (781:781:781))
        (PORT datab (5079:5079:5079) (4948:4948:4948))
        (PORT datac (2130:2130:2130) (1980:1980:1980))
        (PORT datad (4696:4696:4696) (4368:4368:4368))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~271\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2875:2875:2875) (2631:2631:2631))
        (PORT datab (5082:5082:5082) (4951:4951:4951))
        (PORT datac (2839:2839:2839) (2516:2516:2516))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5793:5793:5793) (5398:5398:5398))
        (PORT clk (2782:2782:2782) (2801:2801:2801))
        (PORT ena (15248:15248:15248) (16111:16111:16111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6400:6400:6400) (5977:5977:5977))
        (PORT d[1] (8840:8840:8840) (8334:8334:8334))
        (PORT d[2] (8284:8284:8284) (7902:7902:7902))
        (PORT d[3] (6618:6618:6618) (6065:6065:6065))
        (PORT d[4] (6084:6084:6084) (5818:5818:5818))
        (PORT d[5] (6631:6631:6631) (6414:6414:6414))
        (PORT d[6] (8973:8973:8973) (8506:8506:8506))
        (PORT d[7] (7307:7307:7307) (6632:6632:6632))
        (PORT d[8] (6105:6105:6105) (5924:5924:5924))
        (PORT d[9] (5829:5829:5829) (5610:5610:5610))
        (PORT d[10] (8266:8266:8266) (7848:7848:7848))
        (PORT d[11] (7817:7817:7817) (7716:7716:7716))
        (PORT d[12] (6435:6435:6435) (6138:6138:6138))
        (PORT clk (2778:2778:2778) (2796:2796:2796))
        (PORT ena (15243:15243:15243) (16106:16106:16106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9699:9699:9699) (9578:9578:9578))
        (PORT clk (2778:2778:2778) (2796:2796:2796))
        (PORT ena (15243:15243:15243) (16106:16106:16106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8811:8811:8811) (8392:8392:8392))
        (PORT clk (2782:2782:2782) (2801:2801:2801))
        (PORT ena (15248:15248:15248) (16111:16111:16111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2801:2801:2801))
        (PORT d[0] (15248:15248:15248) (16111:16111:16111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6129:6129:6129) (5640:5640:5640))
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (PORT ena (14508:14508:14508) (15324:15324:15324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7966:7966:7966) (7404:7404:7404))
        (PORT d[1] (8916:8916:8916) (8419:8419:8419))
        (PORT d[2] (9078:9078:9078) (8651:8651:8651))
        (PORT d[3] (7779:7779:7779) (7117:7117:7117))
        (PORT d[4] (6481:6481:6481) (6181:6181:6181))
        (PORT d[5] (6196:6196:6196) (5962:5962:5962))
        (PORT d[6] (9057:9057:9057) (8597:8597:8597))
        (PORT d[7] (8081:8081:8081) (7354:7354:7354))
        (PORT d[8] (6894:6894:6894) (6667:6667:6667))
        (PORT d[9] (5404:5404:5404) (5141:5141:5141))
        (PORT d[10] (8975:8975:8975) (8517:8517:8517))
        (PORT d[11] (6044:6044:6044) (5707:5707:5707))
        (PORT d[12] (7217:7217:7217) (6874:6874:6874))
        (PORT clk (2766:2766:2766) (2782:2782:2782))
        (PORT ena (14503:14503:14503) (15319:15319:15319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (4963:4963:4963))
        (PORT clk (2766:2766:2766) (2782:2782:2782))
        (PORT ena (14503:14503:14503) (15319:15319:15319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7137:7137:7137) (6792:6792:6792))
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (PORT ena (14508:14508:14508) (15324:15324:15324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2787:2787:2787))
        (PORT d[0] (14508:14508:14508) (15324:15324:15324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5689:5689:5689) (5254:5254:5254))
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (PORT ena (15331:15331:15331) (16145:16145:16145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7215:7215:7215) (6777:6777:6777))
        (PORT d[1] (9475:9475:9475) (8986:8986:8986))
        (PORT d[2] (8293:8293:8293) (7744:7744:7744))
        (PORT d[3] (9125:9125:9125) (8809:8809:8809))
        (PORT d[4] (6951:6951:6951) (6676:6676:6676))
        (PORT d[5] (6618:6618:6618) (6406:6406:6406))
        (PORT d[6] (9007:9007:9007) (8598:8598:8598))
        (PORT d[7] (8820:8820:8820) (7956:7956:7956))
        (PORT d[8] (5020:5020:5020) (4954:4954:4954))
        (PORT d[9] (7256:7256:7256) (6934:6934:6934))
        (PORT d[10] (7382:7382:7382) (7015:7015:7015))
        (PORT d[11] (6967:6967:6967) (6643:6643:6643))
        (PORT d[12] (6112:6112:6112) (5895:5895:5895))
        (PORT clk (2774:2774:2774) (2790:2790:2790))
        (PORT ena (15326:15326:15326) (16140:16140:16140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4450:4450:4450))
        (PORT clk (2774:2774:2774) (2790:2790:2790))
        (PORT ena (15326:15326:15326) (16140:16140:16140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8797:8797:8797) (8447:8447:8447))
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (PORT ena (15331:15331:15331) (16145:16145:16145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (PORT d[0] (15331:15331:15331) (16145:16145:16145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5734:5734:5734) (5312:5312:5312))
        (PORT clk (2765:2765:2765) (2779:2779:2779))
        (PORT ena (14484:14484:14484) (15290:15290:15290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6806:6806:6806) (6360:6360:6360))
        (PORT d[1] (9371:9371:9371) (8830:8830:8830))
        (PORT d[2] (9095:9095:9095) (8665:8665:8665))
        (PORT d[3] (7772:7772:7772) (7108:7108:7108))
        (PORT d[4] (6332:6332:6332) (6018:6018:6018))
        (PORT d[5] (6222:6222:6222) (5984:5984:5984))
        (PORT d[6] (8929:8929:8929) (8482:8482:8482))
        (PORT d[7] (7713:7713:7713) (7016:7016:7016))
        (PORT d[8] (6887:6887:6887) (6660:6660:6660))
        (PORT d[9] (5470:5470:5470) (5213:5213:5213))
        (PORT d[10] (8617:8617:8617) (8184:8184:8184))
        (PORT d[11] (6130:6130:6130) (5800:5800:5800))
        (PORT d[12] (6834:6834:6834) (6517:6517:6517))
        (PORT clk (2761:2761:2761) (2774:2774:2774))
        (PORT ena (14479:14479:14479) (15285:15285:15285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6036:6036:6036) (5691:5691:5691))
        (PORT clk (2761:2761:2761) (2774:2774:2774))
        (PORT ena (14479:14479:14479) (15285:15285:15285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7154:7154:7154) (6816:6816:6816))
        (PORT clk (2765:2765:2765) (2779:2779:2779))
        (PORT ena (14484:14484:14484) (15290:15290:15290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2779:2779:2779))
        (PORT d[0] (14484:14484:14484) (15290:15290:15290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1685:1685:1685) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~272\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2958:2958:2958) (2626:2626:2626))
        (PORT datab (4757:4757:4757) (4416:4416:4416))
        (PORT datac (835:835:835) (788:788:788))
        (PORT datad (5019:5019:5019) (4902:4902:4902))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~273\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1482:1482:1482))
        (PORT datab (5083:5083:5083) (4952:4952:4952))
        (PORT datac (888:888:888) (831:831:831))
        (PORT datad (239:239:239) (257:257:257))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~274\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (4657:4657:4657) (4525:4525:4525))
        (PORT datac (5384:5384:5384) (5301:5301:5301))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~279\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (4659:4659:4659) (4527:4527:4527))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[27\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1738:1738:1738) (1724:1724:1724))
        (PORT datac (294:294:294) (372:372:372))
        (PORT datad (1952:1952:1952) (1858:1858:1858))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[27\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1386:1386:1386))
        (PORT datab (1288:1288:1288) (1187:1187:1187))
        (PORT datac (2851:2851:2851) (2856:2856:2856))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (PORT ena (1661:1661:1661) (1582:1582:1582))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (797:797:797))
        (PORT datab (1723:1723:1723) (1654:1654:1654))
        (PORT datad (1124:1124:1124) (1014:1014:1014))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2781:2781:2781) (2607:2607:2607))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (PORT sload (2043:2043:2043) (2002:2002:2002))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (312:312:312))
        (PORT datac (1873:1873:1873) (1730:1730:1730))
        (PORT datad (1302:1302:1302) (1292:1292:1292))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1352:1352:1352))
        (PORT datab (851:851:851) (816:816:816))
        (PORT datac (1231:1231:1231) (1146:1146:1146))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1167:1167:1167) (1091:1091:1091))
        (IOPATH datab combout (472:472:472) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1051:1051:1051) (1063:1063:1063))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sclr (1555:1555:1555) (1558:1558:1558))
        (PORT sload (2275:2275:2275) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (455:455:455))
        (PORT datab (1703:1703:1703) (1636:1636:1636))
        (PORT datac (1904:1904:1904) (1817:1817:1817))
        (PORT datad (1223:1223:1223) (1158:1158:1158))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (6535:6535:6535) (6794:6794:6794))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3569:3569:3569) (3402:3402:3402))
        (PORT datab (5081:5081:5081) (4957:4957:4957))
        (PORT datac (4882:4882:4882) (4840:4840:4840))
        (PORT datad (1594:1594:1594) (1467:1467:1467))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5277:5277:5277) (4909:4909:4909))
        (PORT clk (2782:2782:2782) (2801:2801:2801))
        (PORT ena (14500:14500:14500) (15316:15316:15316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7204:7204:7204) (6737:6737:6737))
        (PORT d[1] (9721:9721:9721) (9166:9166:9166))
        (PORT d[2] (9117:9117:9117) (8690:8690:8690))
        (PORT d[3] (8220:8220:8220) (7535:7535:7535))
        (PORT d[4] (6317:6317:6317) (6008:6008:6008))
        (PORT d[5] (6204:6204:6204) (5970:5970:5970))
        (PORT d[6] (9753:9753:9753) (9237:9237:9237))
        (PORT d[7] (8118:8118:8118) (7401:7401:7401))
        (PORT d[8] (7029:7029:7029) (6800:6800:6800))
        (PORT d[9] (5474:5474:5474) (5226:5226:5226))
        (PORT d[10] (9037:9037:9037) (8579:8579:8579))
        (PORT d[11] (6084:6084:6084) (5757:5757:5757))
        (PORT d[12] (7238:7238:7238) (6898:6898:6898))
        (PORT clk (2778:2778:2778) (2796:2796:2796))
        (PORT ena (14495:14495:14495) (15311:15311:15311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6556:6556:6556) (6118:6118:6118))
        (PORT clk (2778:2778:2778) (2796:2796:2796))
        (PORT ena (14495:14495:14495) (15311:15311:15311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8235:8235:8235) (7653:7653:7653))
        (PORT clk (2782:2782:2782) (2801:2801:2801))
        (PORT ena (14500:14500:14500) (15316:15316:15316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2801:2801:2801))
        (PORT d[0] (14500:14500:14500) (15316:15316:15316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3539:3539:3539))
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (PORT ena (4372:4372:4372) (4602:4602:4602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3863:3863:3863) (3658:3658:3658))
        (PORT d[1] (9294:9294:9294) (8702:8702:8702))
        (PORT d[2] (5862:5862:5862) (5443:5443:5443))
        (PORT d[3] (4193:4193:4193) (3891:3891:3891))
        (PORT d[4] (3929:3929:3929) (3667:3667:3667))
        (PORT d[5] (8267:8267:8267) (7953:7953:7953))
        (PORT d[6] (8850:8850:8850) (8322:8322:8322))
        (PORT d[7] (6108:6108:6108) (6092:6092:6092))
        (PORT d[8] (6015:6015:6015) (5712:5712:5712))
        (PORT d[9] (5735:5735:5735) (5393:5393:5393))
        (PORT d[10] (6987:6987:6987) (6609:6609:6609))
        (PORT d[11] (5633:5633:5633) (5269:5269:5269))
        (PORT d[12] (5346:5346:5346) (5097:5097:5097))
        (PORT clk (2804:2804:2804) (2818:2818:2818))
        (PORT ena (4367:4367:4367) (4597:4597:4597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3284:3284:3284))
        (PORT clk (2804:2804:2804) (2818:2818:2818))
        (PORT ena (4367:4367:4367) (4597:4597:4597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (3941:3941:3941))
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (PORT ena (4372:4372:4372) (4602:4602:4602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2823:2823:2823))
        (PORT d[0] (4372:4372:4372) (4602:4602:4602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5079:5079:5079) (4954:4954:4954))
        (PORT datac (1348:1348:1348) (1199:1199:1199))
        (PORT datad (1176:1176:1176) (1087:1087:1087))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5743:5743:5743) (5388:5388:5388))
        (PORT clk (2782:2782:2782) (2802:2802:2802))
        (PORT ena (14512:14512:14512) (15263:15263:15263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8045:8045:8045) (7552:7552:7552))
        (PORT d[1] (10280:10280:10280) (9727:9727:9727))
        (PORT d[2] (9428:9428:9428) (8820:8820:8820))
        (PORT d[3] (10346:10346:10346) (9927:9927:9927))
        (PORT d[4] (6899:6899:6899) (6627:6627:6627))
        (PORT d[5] (6663:6663:6663) (6449:6449:6449))
        (PORT d[6] (9454:9454:9454) (9019:9019:9019))
        (PORT d[7] (9530:9530:9530) (8611:8611:8611))
        (PORT d[8] (5875:5875:5875) (5758:5758:5758))
        (PORT d[9] (8168:8168:8168) (7793:7793:7793))
        (PORT d[10] (8438:8438:8438) (7986:7986:7986))
        (PORT d[11] (7610:7610:7610) (7216:7216:7216))
        (PORT d[12] (6960:6960:6960) (6684:6684:6684))
        (PORT clk (2778:2778:2778) (2797:2797:2797))
        (PORT ena (14507:14507:14507) (15258:15258:15258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (4695:4695:4695))
        (PORT clk (2778:2778:2778) (2797:2797:2797))
        (PORT ena (14507:14507:14507) (15258:15258:15258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7132:7132:7132) (6662:6662:6662))
        (PORT clk (2782:2782:2782) (2802:2802:2802))
        (PORT ena (14512:14512:14512) (15263:15263:15263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2802:2802:2802))
        (PORT d[0] (14512:14512:14512) (15263:15263:15263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1701:1701:1701) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (3803:3803:3803))
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT ena (4363:4363:4363) (4582:4582:4582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (2911:2911:2911))
        (PORT d[1] (9568:9568:9568) (8990:8990:8990))
        (PORT d[2] (5862:5862:5862) (5450:5450:5450))
        (PORT d[3] (3503:3503:3503) (3240:3240:3240))
        (PORT d[4] (3555:3555:3555) (3309:3309:3309))
        (PORT d[5] (8240:8240:8240) (7936:7936:7936))
        (PORT d[6] (9277:9277:9277) (8720:8720:8720))
        (PORT d[7] (6045:6045:6045) (6032:6032:6032))
        (PORT d[8] (6061:6061:6061) (5755:5755:5755))
        (PORT d[9] (5749:5749:5749) (5409:5409:5409))
        (PORT d[10] (7398:7398:7398) (6993:6993:6993))
        (PORT d[11] (5935:5935:5935) (5501:5501:5501))
        (PORT d[12] (4816:4816:4816) (4600:4600:4600))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (4358:4358:4358) (4577:4577:4577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (2849:2849:2849))
        (PORT clk (2808:2808:2808) (2824:2824:2824))
        (PORT ena (4358:4358:4358) (4577:4577:4577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4256:4256:4256) (3942:3942:3942))
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT ena (4363:4363:4363) (4582:4582:4582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2829:2829:2829))
        (PORT d[0] (4363:4363:4363) (4582:4582:4582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1719:1719:1719))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3566:3566:3566) (3399:3399:3399))
        (PORT datab (5078:5078:5078) (4954:4954:4954))
        (PORT datac (3337:3337:3337) (2921:2921:2921))
        (PORT datad (1259:1259:1259) (1158:1158:1158))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3567:3567:3567) (3400:3400:3400))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4883:4883:4883) (4840:4840:4840))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4010:4010:4010) (3686:3686:3686))
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT ena (7385:7385:7385) (7795:7795:7795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7206:7206:7206) (6978:6978:6978))
        (PORT d[1] (4221:4221:4221) (3926:3926:3926))
        (PORT d[2] (7375:7375:7375) (6874:6874:6874))
        (PORT d[3] (4024:4024:4024) (3759:3759:3759))
        (PORT d[4] (8180:8180:8180) (7621:7621:7621))
        (PORT d[5] (6146:6146:6146) (5853:5853:5853))
        (PORT d[6] (4604:4604:4604) (4282:4282:4282))
        (PORT d[7] (7124:7124:7124) (6961:6961:6961))
        (PORT d[8] (5357:5357:5357) (5204:5204:5204))
        (PORT d[9] (6926:6926:6926) (6486:6486:6486))
        (PORT d[10] (6816:6816:6816) (6378:6378:6378))
        (PORT d[11] (3855:3855:3855) (3673:3673:3673))
        (PORT d[12] (4461:4461:4461) (4205:4205:4205))
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (PORT ena (7380:7380:7380) (7790:7790:7790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3473:3473:3473))
        (PORT clk (2802:2802:2802) (2819:2819:2819))
        (PORT ena (7380:7380:7380) (7790:7790:7790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5491:5491:5491) (5034:5034:5034))
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT ena (7385:7385:7385) (7795:7795:7795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2824:2824:2824))
        (PORT d[0] (7385:7385:7385) (7795:7795:7795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2825:2825:2825))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5451:5451:5451) (5132:5132:5132))
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (PORT ena (14514:14514:14514) (15265:15265:15265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8087:8087:8087) (7573:7573:7573))
        (PORT d[1] (10302:10302:10302) (9749:9749:9749))
        (PORT d[2] (8730:8730:8730) (8179:8179:8179))
        (PORT d[3] (9978:9978:9978) (9595:9595:9595))
        (PORT d[4] (6610:6610:6610) (6376:6376:6376))
        (PORT d[5] (6662:6662:6662) (6448:6448:6448))
        (PORT d[6] (9447:9447:9447) (9011:9011:9011))
        (PORT d[7] (9192:9192:9192) (8304:8304:8304))
        (PORT d[8] (5874:5874:5874) (5758:5758:5758))
        (PORT d[9] (7770:7770:7770) (7421:7421:7421))
        (PORT d[10] (8026:8026:8026) (7600:7600:7600))
        (PORT d[11] (6911:6911:6911) (6575:6575:6575))
        (PORT d[12] (6953:6953:6953) (6676:6676:6676))
        (PORT clk (2774:2774:2774) (2790:2790:2790))
        (PORT ena (14509:14509:14509) (15260:15260:15260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4270:4270:4270) (4047:4047:4047))
        (PORT clk (2774:2774:2774) (2790:2790:2790))
        (PORT ena (14509:14509:14509) (15260:15260:15260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7179:7179:7179) (6704:6704:6704))
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (PORT ena (14514:14514:14514) (15265:15265:15265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2795:2795:2795))
        (PORT d[0] (14514:14514:14514) (15265:15265:15265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (3751:3751:3751))
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT ena (4279:4279:4279) (4512:4512:4512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3317:3317:3317))
        (PORT d[1] (9182:9182:9182) (8635:8635:8635))
        (PORT d[2] (5796:5796:5796) (5381:5381:5381))
        (PORT d[3] (4226:4226:4226) (3922:3922:3922))
        (PORT d[4] (6027:6027:6027) (5665:5665:5665))
        (PORT d[5] (8266:8266:8266) (7952:7952:7952))
        (PORT d[6] (8849:8849:8849) (8321:8321:8321))
        (PORT d[7] (6022:6022:6022) (6005:6005:6005))
        (PORT d[8] (5675:5675:5675) (5397:5397:5397))
        (PORT d[9] (5379:5379:5379) (5063:5063:5063))
        (PORT d[10] (6986:6986:6986) (6608:6608:6608))
        (PORT d[11] (5972:5972:5972) (5529:5529:5529))
        (PORT d[12] (4879:4879:4879) (4666:4666:4666))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (4274:4274:4274) (4507:4507:4507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4009:4009:4009))
        (PORT clk (2795:2795:2795) (2813:2813:2813))
        (PORT ena (4274:4274:4274) (4507:4507:4507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (3926:3926:3926))
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT ena (4279:4279:4279) (4512:4512:4512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2818:2818:2818))
        (PORT d[0] (4279:4279:4279) (4512:4512:4512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4373:4373:4373))
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT ena (7377:7377:7377) (7788:7788:7788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7584:7584:7584) (7327:7327:7327))
        (PORT d[1] (4191:4191:4191) (3902:3902:3902))
        (PORT d[2] (7378:7378:7378) (6872:6872:6872))
        (PORT d[3] (3657:3657:3657) (3416:3416:3416))
        (PORT d[4] (8596:8596:8596) (8002:8002:8002))
        (PORT d[5] (6566:6566:6566) (6255:6255:6255))
        (PORT d[6] (4612:4612:4612) (4291:4291:4291))
        (PORT d[7] (7558:7558:7558) (7367:7367:7367))
        (PORT d[8] (5324:5324:5324) (5176:5176:5176))
        (PORT d[9] (6952:6952:6952) (6515:6515:6515))
        (PORT d[10] (7581:7581:7581) (7061:7061:7061))
        (PORT d[11] (3871:3871:3871) (3692:3692:3692))
        (PORT d[12] (4443:4443:4443) (4191:4191:4191))
        (PORT clk (2813:2813:2813) (2827:2827:2827))
        (PORT ena (7372:7372:7372) (7783:7783:7783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5646:5646:5646) (5253:5253:5253))
        (PORT clk (2813:2813:2813) (2827:2827:2827))
        (PORT ena (7372:7372:7372) (7783:7783:7783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6234:6234:6234) (5683:5683:5683))
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT ena (7377:7377:7377) (7788:7788:7788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2817:2817:2817) (2832:2832:2832))
        (PORT d[0] (7377:7377:7377) (7788:7788:7788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3369:3369:3369) (3336:3336:3336))
        (PORT datab (1345:1345:1345) (1211:1211:1211))
        (PORT datac (3493:3493:3493) (3347:3347:3347))
        (PORT datad (1575:1575:1575) (1450:1450:1450))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3380:3380:3380) (3351:3351:3351))
        (PORT datab (1285:1285:1285) (1183:1183:1183))
        (PORT datac (4806:4806:4806) (4206:4206:4206))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (2898:2898:2898))
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (PORT ena (10506:10506:10506) (11042:11042:11042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6375:6375:6375) (5896:5896:5896))
        (PORT d[1] (7424:7424:7424) (7032:7032:7032))
        (PORT d[2] (9745:9745:9745) (9183:9183:9183))
        (PORT d[3] (6802:6802:6802) (6217:6217:6217))
        (PORT d[4] (7305:7305:7305) (6921:6921:6921))
        (PORT d[5] (5462:5462:5462) (5041:5041:5041))
        (PORT d[6] (7954:7954:7954) (7524:7524:7524))
        (PORT d[7] (3493:3493:3493) (3521:3521:3521))
        (PORT d[8] (6886:6886:6886) (6612:6612:6612))
        (PORT d[9] (4253:4253:4253) (4104:4104:4104))
        (PORT d[10] (7287:7287:7287) (7082:7082:7082))
        (PORT d[11] (6993:6993:6993) (6712:6712:6712))
        (PORT d[12] (8372:8372:8372) (7726:7726:7726))
        (PORT clk (2759:2759:2759) (2775:2775:2775))
        (PORT ena (10501:10501:10501) (11037:11037:11037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5418:5418:5418))
        (PORT clk (2759:2759:2759) (2775:2775:2775))
        (PORT ena (10501:10501:10501) (11037:11037:11037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4486:4486:4486) (4309:4309:4309))
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (PORT ena (10506:10506:10506) (11042:11042:11042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (PORT d[0] (10506:10506:10506) (11042:11042:11042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (4838:4838:4838))
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT ena (11389:11389:11389) (11943:11943:11943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6619:6619:6619) (6186:6186:6186))
        (PORT d[1] (7838:7838:7838) (7468:7468:7468))
        (PORT d[2] (9905:9905:9905) (9418:9418:9418))
        (PORT d[3] (7655:7655:7655) (7032:7032:7032))
        (PORT d[4] (9145:9145:9145) (8759:8759:8759))
        (PORT d[5] (8054:8054:8054) (7254:7254:7254))
        (PORT d[6] (8827:8827:8827) (8402:8402:8402))
        (PORT d[7] (4286:4286:4286) (4309:4309:4309))
        (PORT d[8] (4892:4892:4892) (4747:4747:4747))
        (PORT d[9] (5058:5058:5058) (4918:4918:4918))
        (PORT d[10] (8174:8174:8174) (7959:7959:7959))
        (PORT d[11] (7400:7400:7400) (7129:7129:7129))
        (PORT d[12] (10819:10819:10819) (9837:9837:9837))
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (PORT ena (11384:11384:11384) (11938:11938:11938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6964:6964:6964) (6682:6682:6682))
        (PORT clk (2771:2771:2771) (2788:2788:2788))
        (PORT ena (11384:11384:11384) (11938:11938:11938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5421:5421:5421))
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT ena (11389:11389:11389) (11943:11943:11943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2793:2793:2793))
        (PORT d[0] (11389:11389:11389) (11943:11943:11943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4656:4656:4656) (4197:4197:4197))
        (PORT clk (2763:2763:2763) (2781:2781:2781))
        (PORT ena (11412:11412:11412) (11971:11971:11971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6241:6241:6241) (5832:5832:5832))
        (PORT d[1] (7863:7863:7863) (7492:7492:7492))
        (PORT d[2] (9388:9388:9388) (8927:8927:8927))
        (PORT d[3] (7582:7582:7582) (6963:6963:6963))
        (PORT d[4] (8720:8720:8720) (8360:8360:8360))
        (PORT d[5] (8047:8047:8047) (7246:7246:7246))
        (PORT d[6] (8349:8349:8349) (7957:7957:7957))
        (PORT d[7] (5245:5245:5245) (5259:5259:5259))
        (PORT d[8] (4837:4837:4837) (4691:4691:4691))
        (PORT d[9] (4723:4723:4723) (4603:4603:4603))
        (PORT d[10] (7785:7785:7785) (7595:7595:7595))
        (PORT d[11] (7516:7516:7516) (7255:7255:7255))
        (PORT d[12] (10423:10423:10423) (9469:9469:9469))
        (PORT clk (2759:2759:2759) (2776:2776:2776))
        (PORT ena (11407:11407:11407) (11966:11966:11966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5421:5421:5421) (5009:5009:5009))
        (PORT clk (2759:2759:2759) (2776:2776:2776))
        (PORT ena (11407:11407:11407) (11966:11966:11966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (4775:4775:4775))
        (PORT clk (2763:2763:2763) (2781:2781:2781))
        (PORT ena (11412:11412:11412) (11971:11971:11971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2781:2781:2781))
        (PORT d[0] (11412:11412:11412) (11971:11971:11971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2600:2600:2600) (2443:2443:2443))
        (PORT datab (4771:4771:4771) (4822:4822:4822))
        (PORT datac (3246:3246:3246) (2940:2940:2940))
        (PORT datad (2568:2568:2568) (2392:2392:2392))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2680:2680:2680))
        (PORT clk (2772:2772:2772) (2790:2790:2790))
        (PORT ena (7471:7471:7471) (7868:7868:7868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1722:1722:1722))
        (PORT d[1] (8614:8614:8614) (8178:8178:8178))
        (PORT d[2] (7860:7860:7860) (7465:7465:7465))
        (PORT d[3] (2799:2799:2799) (2574:2574:2574))
        (PORT d[4] (6994:6994:6994) (6629:6629:6629))
        (PORT d[5] (3002:3002:3002) (2816:2816:2816))
        (PORT d[6] (7729:7729:7729) (7258:7258:7258))
        (PORT d[7] (6225:6225:6225) (6022:6022:6022))
        (PORT d[8] (6391:6391:6391) (6078:6078:6078))
        (PORT d[9] (4189:4189:4189) (4000:4000:4000))
        (PORT d[10] (3496:3496:3496) (3222:3222:3222))
        (PORT d[11] (6981:6981:6981) (6647:6647:6647))
        (PORT d[12] (8618:8618:8618) (8000:8000:8000))
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT ena (7466:7466:7466) (7863:7863:7863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3310:3310:3310))
        (PORT clk (2768:2768:2768) (2785:2785:2785))
        (PORT ena (7466:7466:7466) (7863:7863:7863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6382:6382:6382) (6113:6113:6113))
        (PORT clk (2772:2772:2772) (2790:2790:2790))
        (PORT ena (7471:7471:7471) (7868:7868:7868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2790:2790:2790))
        (PORT d[0] (7471:7471:7471) (7868:7868:7868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1348:1348:1348))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (1864:1864:1864) (1671:1671:1671))
        (PORT datad (4716:4716:4716) (4780:4780:4780))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4928:4928:4928) (4889:4889:4889))
        (PORT datab (5013:5013:5013) (4863:4863:4863))
        (PORT datac (1537:1537:1537) (1481:1481:1481))
        (PORT datad (4008:4008:4008) (3694:3694:3694))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (4972:4972:4972) (4826:4826:4826))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1634:1634:1634) (1578:1578:1578))
        (PORT datac (546:546:546) (566:566:566))
        (PORT datad (1635:1635:1635) (1622:1622:1622))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[11\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1219:1219:1219))
        (PORT datab (335:335:335) (378:378:378))
        (PORT datac (3080:3080:3080) (3116:3116:3116))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (PORT ena (2076:2076:2076) (1954:1954:1954))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1531:1531:1531))
        (PORT datab (1154:1154:1154) (1029:1029:1029))
        (PORT datac (293:293:293) (343:343:343))
        (PORT datad (622:622:622) (672:672:672))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2414:2414:2414))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2402:2402:2402) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1032:1032:1032))
        (PORT datab (1149:1149:1149) (1188:1188:1188))
        (PORT datac (1098:1098:1098) (1062:1062:1062))
        (PORT datad (1736:1736:1736) (1669:1669:1669))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (681:681:681))
        (PORT datab (1964:1964:1964) (1830:1830:1830))
        (PORT datad (1532:1532:1532) (1376:1376:1376))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1427:1427:1427) (1401:1401:1401))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (PORT sclr (1555:1555:1555) (1558:1558:1558))
        (PORT sload (2275:2275:2275) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2606:2606:2606) (2464:2464:2464))
        (PORT datab (1369:1369:1369) (1315:1315:1315))
        (PORT datac (2310:2310:2310) (2194:2194:2194))
        (PORT datad (1266:1266:1266) (1242:1242:1242))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src2_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (820:820:820))
        (PORT datac (250:250:250) (286:286:286))
        (PORT datad (894:894:894) (879:879:879))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3180:3180:3180) (2982:2982:2982))
        (PORT datad (983:983:983) (989:989:989))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (282:282:282))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2400:2400:2400) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (944:944:944))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (281:281:281) (320:320:320))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (869:869:869))
        (PORT datab (1266:1266:1266) (1185:1185:1185))
        (PORT datad (910:910:910) (862:862:862))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2410:2410:2410) (2358:2358:2358))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2410:2410:2410) (2358:2358:2358))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (868:868:868))
        (PORT datab (343:343:343) (426:426:426))
        (PORT datad (910:910:910) (862:862:862))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2413:2413:2413))
        (PORT asdata (919:919:919) (888:888:888))
        (PORT clrn (2410:2410:2410) (2358:2358:2358))
        (PORT ena (2031:2031:2031) (1912:1912:1912))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_data\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1085:1085:1085))
        (PORT datab (1564:1564:1564) (1446:1446:1446))
        (PORT datac (3181:3181:3181) (2983:2983:2983))
        (PORT datad (985:985:985) (991:991:991))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (363:363:363))
        (PORT datab (323:323:323) (359:359:359))
        (PORT datac (2864:2864:2864) (2608:2608:2608))
        (PORT datad (923:923:923) (885:885:885))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2400:2400:2400) (2346:2346:2346))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (958:958:958) (944:944:944))
        (PORT datac (908:908:908) (904:904:904))
        (PORT datad (1205:1205:1205) (1158:1158:1158))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[21\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2403:2403:2403) (2243:2243:2243))
        (PORT datab (1226:1226:1226) (1155:1155:1155))
        (PORT datad (1617:1617:1617) (1598:1598:1598))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[21\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (315:315:315))
        (PORT datab (2373:2373:2373) (2224:2224:2224))
        (PORT datac (500:500:500) (496:496:496))
        (PORT datad (440:440:440) (416:416:416))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2879:2879:2879) (2804:2804:2804))
        (PORT ena (1592:1592:1592) (1502:1502:1502))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (539:539:539))
        (PORT datab (1387:1387:1387) (1379:1379:1379))
        (PORT datac (2463:2463:2463) (2244:2244:2244))
        (PORT datad (884:884:884) (861:861:861))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1797:1797:1797))
        (PORT datab (1234:1234:1234) (1188:1188:1188))
        (PORT datad (807:807:807) (761:761:761))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1489:1489:1489) (1380:1380:1380))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (PORT sload (1900:1900:1900) (1858:1858:1858))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2108:2108:2108))
        (PORT datab (1845:1845:1845) (1767:1767:1767))
        (PORT datad (805:805:805) (741:741:741))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1256:1256:1256) (1174:1174:1174))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1194:1194:1194))
        (PORT datab (1968:1968:1968) (1846:1846:1846))
        (PORT datac (1271:1271:1271) (1229:1229:1229))
        (PORT datad (1138:1138:1138) (1094:1094:1094))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (6404:6404:6404) (6706:6706:6706))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2474:2474:2474))
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (PORT ena (11262:11262:11262) (11848:11848:11848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7199:7199:7199) (6677:6677:6677))
        (PORT d[1] (8286:8286:8286) (7839:7839:7839))
        (PORT d[2] (8802:8802:8802) (8161:8161:8161))
        (PORT d[3] (7586:7586:7586) (6966:6966:6966))
        (PORT d[4] (8218:8218:8218) (7772:7772:7772))
        (PORT d[5] (9172:9172:9172) (8742:8742:8742))
        (PORT d[6] (8790:8790:8790) (8304:8304:8304))
        (PORT d[7] (2606:2606:2606) (2356:2356:2356))
        (PORT d[8] (5704:5704:5704) (5443:5443:5443))
        (PORT d[9] (4680:4680:4680) (4513:4513:4513))
        (PORT d[10] (11523:11523:11523) (10916:10916:10916))
        (PORT d[11] (7494:7494:7494) (7184:7184:7184))
        (PORT d[12] (9164:9164:9164) (8472:8472:8472))
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (PORT ena (11257:11257:11257) (11843:11843:11843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4974:4974:4974) (4701:4701:4701))
        (PORT clk (2797:2797:2797) (2812:2812:2812))
        (PORT ena (11257:11257:11257) (11843:11843:11843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3596:3596:3596))
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (PORT ena (11262:11262:11262) (11848:11848:11848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2817:2817:2817))
        (PORT d[0] (11262:11262:11262) (11848:11848:11848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1707:1707:1707))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1610:1610:1610))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (7062:7062:7062) (7427:7427:7427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (960:960:960))
        (PORT d[1] (8096:8096:8096) (7606:7606:7606))
        (PORT d[2] (8275:8275:8275) (7853:7853:7853))
        (PORT d[3] (2382:2382:2382) (2181:2181:2181))
        (PORT d[4] (3146:3146:3146) (2910:2910:2910))
        (PORT d[5] (2138:2138:2138) (2013:2013:2013))
        (PORT d[6] (1330:1330:1330) (1246:1246:1246))
        (PORT d[7] (1321:1321:1321) (1244:1244:1244))
        (PORT d[8] (6697:6697:6697) (6356:6356:6356))
        (PORT d[9] (4957:4957:4957) (4717:4717:4717))
        (PORT d[10] (4347:4347:4347) (4020:4020:4020))
        (PORT d[11] (7332:7332:7332) (6975:6975:6975))
        (PORT d[12] (5434:5434:5434) (5026:5026:5026))
        (PORT clk (2789:2789:2789) (2804:2804:2804))
        (PORT ena (7057:7057:7057) (7422:7422:7422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (4962:4962:4962))
        (PORT clk (2789:2789:2789) (2804:2804:2804))
        (PORT ena (7057:7057:7057) (7422:7422:7422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3209:3209:3209))
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT ena (7062:7062:7062) (7427:7427:7427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2809:2809:2809))
        (PORT d[0] (7062:7062:7062) (7427:7427:7427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1420:1420:1420) (1429:1429:1429))
        (PORT datac (1968:1968:1968) (1871:1871:1871))
        (PORT datad (1977:1977:1977) (1788:1788:1788))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3199:3199:3199))
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (PORT ena (5917:5917:5917) (6229:6229:6229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2105:2105:2105))
        (PORT d[1] (1719:1719:1719) (1601:1601:1601))
        (PORT d[2] (3998:3998:3998) (3683:3683:3683))
        (PORT d[3] (2716:2716:2716) (2516:2516:2516))
        (PORT d[4] (3150:3150:3150) (2903:2903:2903))
        (PORT d[5] (9853:9853:9853) (9453:9453:9453))
        (PORT d[6] (4546:4546:4546) (4177:4177:4177))
        (PORT d[7] (7801:7801:7801) (7697:7697:7697))
        (PORT d[8] (4761:4761:4761) (4502:4502:4502))
        (PORT d[9] (2765:2765:2765) (2583:2583:2583))
        (PORT d[10] (5339:5339:5339) (4898:4898:4898))
        (PORT d[11] (6910:6910:6910) (6476:6476:6476))
        (PORT d[12] (6005:6005:6005) (5718:5718:5718))
        (PORT clk (2827:2827:2827) (2843:2843:2843))
        (PORT ena (5912:5912:5912) (6224:6224:6224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1515:1515:1515))
        (PORT clk (2827:2827:2827) (2843:2843:2843))
        (PORT ena (5912:5912:5912) (6224:6224:6224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3739:3739:3739))
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (PORT ena (5917:5917:5917) (6229:6229:6229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (PORT d[0] (5917:5917:5917) (6229:6229:6229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1738:1738:1738))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1738:1738:1738))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3243:3243:3243))
        (PORT clk (2840:2840:2840) (2860:2860:2860))
        (PORT ena (5155:5155:5155) (5422:5422:5422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2145:2145:2145))
        (PORT d[1] (10330:10330:10330) (9712:9712:9712))
        (PORT d[2] (2780:2780:2780) (2552:2552:2552))
        (PORT d[3] (3054:3054:3054) (2820:2820:2820))
        (PORT d[4] (2751:2751:2751) (2548:2548:2548))
        (PORT d[5] (9521:9521:9521) (9135:9135:9135))
        (PORT d[6] (10049:10049:10049) (9446:9446:9446))
        (PORT d[7] (6937:6937:6937) (6880:6880:6880))
        (PORT d[8] (7226:7226:7226) (6847:6847:6847))
        (PORT d[9] (6638:6638:6638) (6245:6245:6245))
        (PORT d[10] (4879:4879:4879) (4466:4466:4466))
        (PORT d[11] (6442:6442:6442) (6032:6032:6032))
        (PORT d[12] (5305:5305:5305) (5063:5063:5063))
        (PORT clk (2836:2836:2836) (2855:2855:2855))
        (PORT ena (5150:5150:5150) (5417:5417:5417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2235:2235:2235))
        (PORT clk (2836:2836:2836) (2855:2855:2855))
        (PORT ena (5150:5150:5150) (5417:5417:5417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3624:3624:3624))
        (PORT clk (2840:2840:2840) (2860:2860:2860))
        (PORT ena (5155:5155:5155) (5422:5422:5422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2840:2840:2840) (2860:2860:2860))
        (PORT d[0] (5155:5155:5155) (5422:5422:5422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2861:2861:2861))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2861:2861:2861))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2861:2861:2861))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2841:2841:2841) (2861:2861:2861))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1420:1420:1420) (1429:1429:1429))
        (PORT datac (1627:1627:1627) (1505:1505:1505))
        (PORT datad (1981:1981:1981) (1840:1840:1840))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1250:1250:1250))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (1966:1966:1966) (1856:1856:1856))
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1249:1249:1249))
        (PORT datab (1421:1421:1421) (1430:1430:1430))
        (PORT datac (1967:1967:1967) (1857:1857:1857))
        (PORT datad (1227:1227:1227) (1126:1126:1126))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (2851:2851:2851))
        (PORT clk (2833:2833:2833) (2850:2850:2850))
        (PORT ena (4765:4765:4765) (5016:5016:5016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2530:2530:2530))
        (PORT d[1] (9957:9957:9957) (9366:9366:9366))
        (PORT d[2] (6623:6623:6623) (6166:6166:6166))
        (PORT d[3] (3458:3458:3458) (3201:3201:3201))
        (PORT d[4] (3165:3165:3165) (2944:2944:2944))
        (PORT d[5] (9110:9110:9110) (8746:8746:8746))
        (PORT d[6] (9643:9643:9643) (9067:9067:9067))
        (PORT d[7] (6507:6507:6507) (6471:6471:6471))
        (PORT d[8] (6479:6479:6479) (6152:6152:6152))
        (PORT d[9] (6237:6237:6237) (5872:5872:5872))
        (PORT d[10] (7765:7765:7765) (7338:7338:7338))
        (PORT d[11] (6025:6025:6025) (5642:5642:5642))
        (PORT d[12] (4908:4908:4908) (4695:4695:4695))
        (PORT clk (2829:2829:2829) (2845:2845:2845))
        (PORT ena (4760:4760:4760) (5011:5011:5011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2493:2493:2493))
        (PORT clk (2829:2829:2829) (2845:2845:2845))
        (PORT ena (4760:4760:4760) (5011:5011:5011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3374:3374:3374))
        (PORT clk (2833:2833:2833) (2850:2850:2850))
        (PORT ena (4765:4765:4765) (5016:5016:5016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2833:2833:2833) (2850:2850:2850))
        (PORT d[0] (4765:4765:4765) (5016:5016:5016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2851:2851:2851))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1740:1740:1740))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1740:1740:1740))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3618:3618:3618))
        (PORT clk (2818:2818:2818) (2834:2834:2834))
        (PORT ena (13304:13304:13304) (14052:14052:14052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8017:8017:8017) (7505:7505:7505))
        (PORT d[1] (10550:10550:10550) (9945:9945:9945))
        (PORT d[2] (9918:9918:9918) (9442:9442:9442))
        (PORT d[3] (9063:9063:9063) (8337:8337:8337))
        (PORT d[4] (6314:6314:6314) (5996:5996:5996))
        (PORT d[5] (7461:7461:7461) (7141:7141:7141))
        (PORT d[6] (9871:9871:9871) (9352:9352:9352))
        (PORT d[7] (5905:5905:5905) (5346:5346:5346))
        (PORT d[8] (7857:7857:7857) (7582:7582:7582))
        (PORT d[9] (6308:6308:6308) (5998:5998:5998))
        (PORT d[10] (9879:9879:9879) (9372:9372:9372))
        (PORT d[11] (6940:6940:6940) (6558:6558:6558))
        (PORT d[12] (8054:8054:8054) (7662:7662:7662))
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (PORT ena (13299:13299:13299) (14047:14047:14047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7097:7097:7097) (6828:6828:6828))
        (PORT clk (2814:2814:2814) (2829:2829:2829))
        (PORT ena (13299:13299:13299) (14047:14047:14047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3323:3323:3323))
        (PORT clk (2818:2818:2818) (2834:2834:2834))
        (PORT ena (13304:13304:13304) (14052:14052:14052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2834:2834:2834))
        (PORT d[0] (13304:13304:13304) (14052:14052:14052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2835:2835:2835))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1724:1724:1724))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3219:3219:3219))
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (PORT ena (5859:5859:5859) (6164:6164:6164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1741:1741:1741))
        (PORT d[1] (2155:2155:2155) (2012:2012:2012))
        (PORT d[2] (4028:4028:4028) (3712:3712:3712))
        (PORT d[3] (2749:2749:2749) (2547:2547:2547))
        (PORT d[4] (3109:3109:3109) (2863:2863:2863))
        (PORT d[5] (9930:9930:9930) (9517:9517:9517))
        (PORT d[6] (4534:4534:4534) (4164:4164:4164))
        (PORT d[7] (7834:7834:7834) (7728:7728:7728))
        (PORT d[8] (4271:4271:4271) (4037:4037:4037))
        (PORT d[9] (2765:2765:2765) (2582:2582:2582))
        (PORT d[10] (5650:5650:5650) (5152:5152:5152))
        (PORT d[11] (6910:6910:6910) (6475:6475:6475))
        (PORT d[12] (2454:2454:2454) (2251:2251:2251))
        (PORT clk (2827:2827:2827) (2844:2844:2844))
        (PORT ena (5854:5854:5854) (6159:6159:6159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1501:1501:1501))
        (PORT clk (2827:2827:2827) (2844:2844:2844))
        (PORT ena (5854:5854:5854) (6159:6159:6159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3738:3738:3738))
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (PORT ena (5859:5859:5859) (6164:6164:6164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2849:2849:2849))
        (PORT d[0] (5859:5859:5859) (6164:6164:6164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2850:2850:2850))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2850:2850:2850))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2850:2850:2850))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2850:2850:2850))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (946:946:946))
        (PORT clk (2819:2819:2819) (2837:2837:2837))
        (PORT ena (6351:6351:6351) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1550:1550:1550))
        (PORT d[1] (1659:1659:1659) (1546:1546:1546))
        (PORT d[2] (4377:4377:4377) (4059:4059:4059))
        (PORT d[3] (2059:2059:2059) (1875:1875:1875))
        (PORT d[4] (1369:1369:1369) (1279:1279:1279))
        (PORT d[5] (1306:1306:1306) (1234:1234:1234))
        (PORT d[6] (1706:1706:1706) (1595:1595:1595))
        (PORT d[7] (8215:8215:8215) (8093:8093:8093))
        (PORT d[8] (1618:1618:1618) (1479:1479:1479))
        (PORT d[9] (3642:3642:3642) (3397:3397:3397))
        (PORT d[10] (5073:5073:5073) (4695:4695:4695))
        (PORT d[11] (2897:2897:2897) (2659:2659:2659))
        (PORT d[12] (3615:3615:3615) (3349:3349:3349))
        (PORT clk (2815:2815:2815) (2832:2832:2832))
        (PORT ena (6346:6346:6346) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (1929:1929:1929))
        (PORT clk (2815:2815:2815) (2832:2832:2832))
        (PORT ena (6346:6346:6346) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4464:4464:4464))
        (PORT clk (2819:2819:2819) (2837:2837:2837))
        (PORT ena (6351:6351:6351) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2837:2837:2837))
        (PORT d[0] (6351:6351:6351) (6678:6678:6678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1727:1727:1727))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1247:1247:1247))
        (PORT datab (1420:1420:1420) (1429:1429:1429))
        (PORT datac (1570:1570:1570) (1451:1451:1451))
        (PORT datad (840:840:840) (772:772:772))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2778:2778:2778) (2562:2562:2562))
        (PORT datab (1420:1420:1420) (1429:1429:1429))
        (PORT datac (2850:2850:2850) (2602:2602:2602))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2817:2817:2817))
        (PORT clk (2847:2847:2847) (2862:2862:2862))
        (PORT ena (5569:5569:5569) (5854:5854:5854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1757:1757:1757))
        (PORT d[1] (2178:2178:2178) (2037:2037:2037))
        (PORT d[2] (3560:3560:3560) (3269:3269:3269))
        (PORT d[3] (2738:2738:2738) (2535:2535:2535))
        (PORT d[4] (2355:2355:2355) (2175:2175:2175))
        (PORT d[5] (9927:9927:9927) (9513:9513:9513))
        (PORT d[6] (4104:4104:4104) (3766:3766:3766))
        (PORT d[7] (7387:7387:7387) (7313:7313:7313))
        (PORT d[8] (4307:4307:4307) (4074:4074:4074))
        (PORT d[9] (2792:2792:2792) (2608:2608:2608))
        (PORT d[10] (5606:5606:5606) (5109:5109:5109))
        (PORT d[11] (6868:6868:6868) (6433:6433:6433))
        (PORT d[12] (2335:2335:2335) (2155:2155:2155))
        (PORT clk (2843:2843:2843) (2857:2857:2857))
        (PORT ena (5564:5564:5564) (5849:5849:5849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1861:1861:1861))
        (PORT clk (2843:2843:2843) (2857:2857:2857))
        (PORT ena (5564:5564:5564) (5849:5849:5849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3725:3725:3725))
        (PORT clk (2847:2847:2847) (2862:2862:2862))
        (PORT ena (5569:5569:5569) (5854:5854:5854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2862:2862:2862))
        (PORT d[0] (5569:5569:5569) (5854:5854:5854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1752:1752:1752))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1752:1752:1752))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3223:3223:3223))
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (PORT ena (4737:4737:4737) (4985:4985:4985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2527:2527:2527))
        (PORT d[1] (9960:9960:9960) (9369:9369:9369))
        (PORT d[2] (6263:6263:6263) (5831:5831:5831))
        (PORT d[3] (4218:4218:4218) (3901:3901:3901))
        (PORT d[4] (3159:3159:3159) (2936:2936:2936))
        (PORT d[5] (8645:8645:8645) (8318:8318:8318))
        (PORT d[6] (4456:4456:4456) (4079:4079:4079))
        (PORT d[7] (6506:6506:6506) (6471:6471:6471))
        (PORT d[8] (6478:6478:6478) (6151:6151:6151))
        (PORT d[9] (6159:6159:6159) (5795:5795:5795))
        (PORT d[10] (3765:3765:3765) (3471:3471:3471))
        (PORT d[11] (5667:5667:5667) (5310:5310:5310))
        (PORT d[12] (4901:4901:4901) (4687:4687:4687))
        (PORT clk (2827:2827:2827) (2842:2842:2842))
        (PORT ena (4732:4732:4732) (4980:4980:4980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6119:6119:6119) (5744:5744:5744))
        (PORT clk (2827:2827:2827) (2842:2842:2842))
        (PORT ena (4732:4732:4732) (4980:4980:4980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3337:3337:3337))
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (PORT ena (4737:4737:4737) (4985:4985:4985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (PORT d[0] (4737:4737:4737) (4985:4985:4985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1737:1737:1737))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1737:1737:1737))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2863:2863:2863))
        (PORT clk (2838:2838:2838) (2856:2856:2856))
        (PORT ena (5128:5128:5128) (5399:5399:5399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (2879:2879:2879))
        (PORT d[1] (10338:10338:10338) (9720:9720:9720))
        (PORT d[2] (6665:6665:6665) (6206:6206:6206))
        (PORT d[3] (3430:3430:3430) (3177:3177:3177))
        (PORT d[4] (3136:3136:3136) (2920:2920:2920))
        (PORT d[5] (9077:9077:9077) (8718:8718:8718))
        (PORT d[6] (10042:10042:10042) (9438:9438:9438))
        (PORT d[7] (6968:6968:6968) (6909:6909:6909))
        (PORT d[8] (6875:6875:6875) (6521:6521:6521))
        (PORT d[9] (6547:6547:6547) (6156:6156:6156))
        (PORT d[10] (7772:7772:7772) (7343:7343:7343))
        (PORT d[11] (6007:6007:6007) (5629:5629:5629))
        (PORT d[12] (5250:5250:5250) (5014:5014:5014))
        (PORT clk (2834:2834:2834) (2851:2851:2851))
        (PORT ena (5123:5123:5123) (5394:5394:5394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4414:4414:4414) (4003:4003:4003))
        (PORT clk (2834:2834:2834) (2851:2851:2851))
        (PORT ena (5123:5123:5123) (5394:5394:5394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3282:3282:3282))
        (PORT clk (2838:2838:2838) (2856:2856:2856))
        (PORT ena (5128:5128:5128) (5399:5399:5399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2838:2838:2838) (2856:2856:2856))
        (PORT d[0] (5128:5128:5128) (5399:5399:5399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2839:2839:2839) (2857:2857:2857))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2839:2839:2839) (2857:2857:2857))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2839:2839:2839) (2857:2857:2857))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2839:2839:2839) (2857:2857:2857))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1248:1248:1248))
        (PORT datab (2864:2864:2864) (2659:2659:2659))
        (PORT datac (2434:2434:2434) (2251:2251:2251))
        (PORT datad (1377:1377:1377) (1381:1381:1381))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1286:1286:1286))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (7411:7411:7411) (7818:7818:7818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1301:1301:1301))
        (PORT d[1] (9001:9001:9001) (8537:8537:8537))
        (PORT d[2] (8263:8263:8263) (7840:7840:7840))
        (PORT d[3] (2411:2411:2411) (2214:2214:2214))
        (PORT d[4] (6496:6496:6496) (6104:6104:6104))
        (PORT d[5] (2130:2130:2130) (2005:2005:2005))
        (PORT d[6] (8132:8132:8132) (7635:7635:7635))
        (PORT d[7] (1774:1774:1774) (1655:1655:1655))
        (PORT d[8] (6784:6784:6784) (6442:6442:6442))
        (PORT d[9] (4575:4575:4575) (4359:4359:4359))
        (PORT d[10] (4293:4293:4293) (3966:3966:3966))
        (PORT d[11] (7381:7381:7381) (7018:7018:7018))
        (PORT d[12] (5451:5451:5451) (5041:5041:5041))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (7406:7406:7406) (7813:7813:7813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (3849:3849:3849))
        (PORT clk (2781:2781:2781) (2798:2798:2798))
        (PORT ena (7406:7406:7406) (7813:7813:7813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3202:3202:3202))
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT ena (7411:7411:7411) (7818:7818:7818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2803:2803:2803))
        (PORT d[0] (7411:7411:7411) (7818:7818:7818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2786:2786:2786) (2804:2804:2804))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1693:1693:1693))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1586:1586:1586))
        (PORT datab (1420:1420:1420) (1430:1430:1430))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (1560:1560:1560) (1447:1447:1447))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (1907:1907:1907))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (2228:2228:2228) (2043:2043:2043))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (313:313:313))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (2228:2228:2228) (2043:2043:2043))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2041:2041:2041) (1941:1941:1941))
        (PORT datab (904:904:904) (847:847:847))
        (PORT datad (2420:2420:2420) (2345:2345:2345))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1409:1409:1409))
        (PORT datab (902:902:902) (869:869:869))
        (PORT datad (1694:1694:1694) (1572:1572:1572))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1453:1453:1453))
        (PORT datab (830:830:830) (752:752:752))
        (PORT datac (431:431:431) (413:413:413))
        (PORT datad (1872:1872:1872) (1699:1699:1699))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (PORT ena (2182:2182:2182) (2077:2077:2077))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_st\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1631:1631:1631))
        (PORT datac (1639:1639:1639) (1611:1611:1611))
        (PORT datad (2053:2053:2053) (1961:1961:1961))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_st\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (496:496:496))
        (PORT datab (306:306:306) (330:330:330))
        (PORT datad (844:844:844) (800:800:800))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2892:2892:2892) (2818:2818:2818))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (492:492:492))
        (PORT datab (335:335:335) (412:412:412))
        (PORT datad (847:847:847) (803:803:803))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (1015:1015:1015) (1013:1013:1013))
        (PORT datac (1226:1226:1226) (1120:1120:1120))
        (PORT datad (366:366:366) (465:465:465))
        (IOPATH dataa combout (393:393:393) (407:407:407))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_stall\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (991:991:991))
        (PORT datab (915:915:915) (930:930:930))
        (PORT datad (256:256:256) (281:281:281))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2892:2892:2892) (2818:2818:2818))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (491:491:491))
        (PORT datad (361:361:361) (458:458:458))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2404:2404:2404) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (495:495:495))
        (PORT datab (908:908:908) (912:912:912))
        (PORT datad (600:600:600) (633:633:633))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2404:2404:2404) (2350:2350:2350))
        (PORT ena (1596:1596:1596) (1638:1638:1638))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (869:869:869))
        (PORT datab (1267:1267:1267) (1213:1213:1213))
        (PORT datad (264:264:264) (281:281:281))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (705:705:705))
        (PORT datac (244:244:244) (277:277:277))
        (PORT datad (832:832:832) (786:786:786))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_read_nxt\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1189:1189:1189))
        (PORT datab (371:371:371) (453:453:453))
        (PORT datad (364:364:364) (445:445:445))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1165:1165:1165))
        (PORT datab (1018:1018:1018) (1017:1017:1017))
        (PORT datad (846:846:846) (802:802:802))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2892:2892:2892) (2818:2818:2818))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (973:973:973) (976:976:976))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (1994:1994:1994))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (740:740:740) (665:665:665))
        (PORT datad (267:267:267) (285:285:285))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (401:401:401) (500:500:500))
        (PORT datac (2618:2618:2618) (2414:2414:2414))
        (PORT datad (825:825:825) (765:765:765))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (546:546:546))
        (PORT datac (552:552:552) (574:574:574))
        (PORT datad (357:357:357) (453:453:453))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (316:316:316))
        (PORT datab (315:315:315) (342:342:342))
        (PORT datac (2619:2619:2619) (2415:2415:2415))
        (PORT datad (820:820:820) (760:760:760))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (491:491:491))
        (PORT datac (2619:2619:2619) (2415:2415:2415))
        (PORT datad (821:821:821) (761:761:761))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_001\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (979:979:979) (990:990:990))
        (PORT datad (1485:1485:1485) (1407:1407:1407))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (436:436:436))
        (PORT datab (907:907:907) (876:876:876))
        (PORT datad (1691:1691:1691) (1568:1568:1568))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2510:2510:2510) (2400:2400:2400))
        (PORT datab (2093:2093:2093) (2033:2033:2033))
        (PORT datad (826:826:826) (774:774:774))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1453:1453:1453))
        (PORT datab (1267:1267:1267) (1167:1167:1167))
        (PORT datac (2014:2014:2014) (1787:1787:1787))
        (PORT datad (790:790:790) (752:752:752))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2868:2868:2868) (2795:2795:2795))
        (PORT ena (1691:1691:1691) (1633:1633:1633))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (940:940:940))
        (PORT datab (2661:2661:2661) (2479:2479:2479))
        (PORT datac (1567:1567:1567) (1401:1401:1401))
        (PORT datad (929:929:929) (946:946:946))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2109:2109:2109))
        (PORT datab (833:833:833) (754:754:754))
        (PORT datad (844:844:844) (790:790:790))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1098:1098:1098))
        (PORT datab (1441:1441:1441) (1388:1388:1388))
        (PORT datad (1244:1244:1244) (1217:1217:1217))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2412:2412:2412) (2256:2256:2256))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT sclr (2394:2394:2394) (2338:2338:2338))
        (PORT sload (1984:1984:1984) (2075:2075:2075))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1941:1941:1941) (1828:1828:1828))
        (PORT datab (1011:1011:1011) (1042:1042:1042))
        (PORT datac (1946:1946:1946) (1809:1809:1809))
        (PORT datad (1390:1390:1390) (1388:1388:1388))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1296:1296:1296))
        (PORT datac (1517:1517:1517) (1442:1442:1442))
        (PORT datad (301:301:301) (373:373:373))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1472:1472:1472))
        (PORT datab (1259:1259:1259) (1160:1160:1160))
        (PORT datac (1283:1283:1283) (1252:1252:1252))
        (PORT datad (1160:1160:1160) (1030:1030:1030))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT asdata (1736:1736:1736) (1685:1685:1685))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[25\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (1916:1916:1916))
        (PORT datac (1696:1696:1696) (1687:1687:1687))
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[25\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (314:314:314))
        (PORT datab (2533:2533:2533) (2300:2300:2300))
        (PORT datac (1925:1925:1925) (1736:1736:1736))
        (PORT datad (1227:1227:1227) (1140:1140:1140))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (PORT ena (1661:1661:1661) (1582:1582:1582))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2009:2009:2009))
        (PORT datab (940:940:940) (903:903:903))
        (PORT datac (1201:1201:1201) (1167:1167:1167))
        (PORT datad (513:513:513) (491:491:491))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (799:799:799))
        (PORT datab (776:776:776) (708:708:708))
        (PORT datad (1618:1618:1618) (1530:1530:1530))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1846:1846:1846) (1717:1717:1717))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (PORT sload (2043:2043:2043) (2002:2002:2002))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (778:778:778))
        (PORT datab (531:531:531) (496:496:496))
        (PORT datad (2245:2245:2245) (2055:2055:2055))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1185:1185:1185))
        (PORT datab (1260:1260:1260) (1162:1162:1162))
        (PORT datad (1244:1244:1244) (1218:1218:1218))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1671:1671:1671) (1610:1610:1610))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT sclr (2394:2394:2394) (2338:2338:2338))
        (PORT sload (1984:1984:1984) (2075:2075:2075))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src3_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (820:820:820))
        (PORT datab (1282:1282:1282) (1233:1233:1233))
        (PORT datac (2565:2565:2565) (2420:2420:2420))
        (PORT datad (886:886:886) (869:869:869))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (851:851:851))
        (PORT datac (523:523:523) (494:494:494))
        (PORT datad (254:254:254) (278:278:278))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2403:2403:2403) (2349:2349:2349))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|grant\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (434:434:434))
        (PORT datab (550:550:550) (578:578:578))
        (PORT datac (855:855:855) (802:802:802))
        (PORT datad (255:255:255) (280:280:280))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2403:2403:2403) (2349:2349:2349))
        (PORT ena (1317:1317:1317) (1257:1257:1257))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2157:2157:2157) (2052:2052:2052))
        (PORT datad (1210:1210:1210) (1166:1166:1166))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (259:259:259))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2390:2390:2390) (2337:2337:2337))
        (PORT ena (1532:1532:1532) (1422:1422:1422))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (618:618:618))
        (PORT datab (944:944:944) (915:915:915))
        (PORT datac (915:915:915) (902:902:902))
        (PORT datad (336:336:336) (417:417:417))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT asdata (1264:1264:1264) (1227:1227:1227))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (PORT ena (1711:1711:1711) (1628:1628:1628))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (647:647:647))
        (PORT datab (407:407:407) (505:505:505))
        (PORT datad (357:357:357) (412:412:412))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (846:846:846))
        (PORT datab (944:944:944) (948:948:948))
        (PORT datac (836:836:836) (785:785:785))
        (PORT datad (449:449:449) (427:427:427))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2391:2391:2391))
        (PORT asdata (1284:1284:1284) (1263:1263:1263))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (418:418:418))
        (PORT datab (905:905:905) (874:874:874))
        (PORT datac (811:811:811) (799:799:799))
        (PORT datad (1692:1692:1692) (1570:1570:1570))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (881:881:881))
        (PORT datab (1741:1741:1741) (1727:1727:1727))
        (PORT datad (1953:1953:1953) (1859:1859:1859))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (465:465:465))
        (PORT datab (1193:1193:1193) (1113:1113:1113))
        (PORT datac (2032:2032:2032) (1978:1978:1978))
        (PORT datad (1230:1230:1230) (1144:1144:1144))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2332:2332:2332))
        (PORT ena (1661:1661:1661) (1582:1582:1582))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (799:799:799))
        (PORT datab (1642:1642:1642) (1532:1532:1532))
        (PORT datad (1981:1981:1981) (1817:1817:1817))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2359:2359:2359) (2200:2200:2200))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (PORT sload (2043:2043:2043) (2002:2002:2002))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1875:1875:1875))
        (PORT datab (1219:1219:1219) (1145:1145:1145))
        (PORT datad (1128:1128:1128) (1011:1011:1011))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1289:1289:1289) (1229:1229:1229))
        (PORT clrn (2403:2403:2403) (2352:2352:2352))
        (PORT sclr (1512:1512:1512) (1613:1613:1613))
        (PORT sload (1650:1650:1650) (1754:1754:1754))
        (PORT ena (1780:1780:1780) (1730:1730:1730))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (1962:1962:1962))
        (PORT datab (1881:1881:1881) (1819:1819:1819))
        (PORT datac (1673:1673:1673) (1591:1591:1591))
        (PORT datad (1243:1243:1243) (1221:1221:1221))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3537:3537:3537) (3267:3267:3267))
        (PORT datac (1273:1273:1273) (1237:1237:1237))
        (PORT datad (998:998:998) (996:996:996))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1487:1487:1487))
        (PORT datab (1992:1992:1992) (1840:1840:1840))
        (PORT datac (1100:1100:1100) (1171:1171:1171))
        (PORT datad (864:864:864) (813:813:813))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT asdata (1714:1714:1714) (1669:1669:1669))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[19\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (1937:1937:1937))
        (PORT datab (2518:2518:2518) (2438:2438:2438))
        (PORT datad (1536:1536:1536) (1385:1385:1385))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1402:1402:1402))
        (PORT datad (344:344:344) (435:435:435))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[19\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (2392:2392:2392) (2260:2260:2260))
        (PORT datac (1340:1340:1340) (1259:1259:1259))
        (PORT datad (899:899:899) (862:862:862))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (PORT ena (2020:2020:2020) (1900:1900:1900))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1555:1555:1555))
        (PORT datab (940:940:940) (902:902:902))
        (PORT datac (1481:1481:1481) (1431:1431:1431))
        (PORT datad (513:513:513) (490:490:490))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (2041:2041:2041))
        (PORT datab (1944:1944:1944) (1919:1919:1919))
        (PORT datac (1918:1918:1918) (1772:1772:1772))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (455:455:455))
        (PORT datac (2079:2079:2079) (1990:1990:1990))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3516:3516:3516) (3279:3279:3279))
        (PORT datac (1531:1531:1531) (1449:1449:1449))
        (PORT datad (307:307:307) (380:380:380))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1308:1308:1308))
        (PORT datab (1254:1254:1254) (1118:1118:1118))
        (PORT datac (941:941:941) (933:933:933))
        (PORT datad (1658:1658:1658) (1529:1529:1529))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2598:2598:2598) (2392:2392:2392))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1324:1324:1324) (1262:1262:1262))
        (PORT datac (1389:1389:1389) (1372:1372:1372))
        (PORT datad (302:302:302) (375:375:375))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1204:1204:1204))
        (PORT datab (889:889:889) (839:839:839))
        (PORT datac (2040:2040:2040) (1924:1924:1924))
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1970:1970:1970) (1827:1827:1827))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1271:1271:1271))
        (PORT datab (1432:1432:1432) (1384:1384:1384))
        (PORT datac (1766:1766:1766) (1703:1703:1703))
        (PORT datad (1566:1566:1566) (1445:1445:1445))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2379:2379:2379))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2130:2130:2130) (2021:2021:2021))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1579:1579:1579) (1535:1535:1535))
        (PORT datac (1489:1489:1489) (1412:1412:1412))
        (PORT datad (305:305:305) (378:378:378))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (434:434:434))
        (PORT datab (2084:2084:2084) (1962:1962:1962))
        (PORT datac (1119:1119:1119) (1025:1025:1025))
        (PORT datad (1208:1208:1208) (1145:1145:1145))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2347:2347:2347))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1970:1970:1970) (1827:1827:1827))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (379:379:379))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2374:2374:2374))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1803:1803:1803) (1769:1769:1769))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (306:306:306))
        (PORT datac (916:916:916) (912:912:912))
        (PORT datad (915:915:915) (882:882:882))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1696:1696:1696) (1595:1595:1595))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (793:793:793))
        (PORT datac (1274:1274:1274) (1232:1232:1232))
        (PORT datad (1305:1305:1305) (1215:1215:1215))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2378:2378:2378))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2043:2043:2043) (1911:1911:1911))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (498:498:498))
        (PORT datac (360:360:360) (463:463:463))
        (PORT datad (1002:1002:1002) (1000:1000:1000))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (882:882:882))
        (PORT datab (1283:1283:1283) (1210:1210:1210))
        (PORT datad (822:822:822) (763:763:763))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1425:1425:1425) (1413:1413:1413))
        (PORT sload (2829:2829:2829) (2726:2726:2726))
        (PORT ena (2049:2049:2049) (1930:1930:1930))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3928:3928:3928) (3662:3662:3662))
        (PORT datac (1316:1316:1316) (1290:1290:1290))
        (PORT datad (1937:1937:1937) (1813:1813:1813))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (498:498:498))
        (PORT datac (359:359:359) (462:462:462))
        (PORT datad (1003:1003:1003) (1001:1001:1001))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1215:1215:1215))
        (PORT datab (1302:1302:1302) (1284:1284:1284))
        (PORT datad (861:861:861) (798:798:798))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2094:2094:2094) (1986:1986:1986))
        (PORT sload (1686:1686:1686) (1719:1719:1719))
        (PORT ena (1961:1961:1961) (1838:1838:1838))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (982:982:982))
        (PORT datab (967:967:967) (923:923:923))
        (PORT datac (1602:1602:1602) (1507:1507:1507))
        (PORT datad (1622:1622:1622) (1565:1565:1565))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1749:1749:1749) (1691:1691:1691))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (436:436:436))
        (PORT datac (1365:1365:1365) (1358:1358:1358))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1025:1025:1025))
        (PORT datab (1600:1600:1600) (1503:1503:1503))
        (PORT datac (307:307:307) (391:391:391))
        (PORT datad (1220:1220:1220) (1155:1155:1155))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2354:2354:2354))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1977:1977:1977) (1847:1847:1847))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1830:1830:1830))
        (PORT datab (989:989:989) (951:951:951))
        (PORT datac (927:927:927) (933:933:933))
        (PORT datad (1660:1660:1660) (1605:1605:1605))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1726:1726:1726) (1674:1674:1674))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1580:1580:1580) (1535:1535:1535))
        (PORT datac (301:301:301) (383:383:383))
        (PORT datad (813:813:813) (786:786:786))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1214:1214:1214))
        (PORT datab (344:344:344) (423:423:423))
        (PORT datac (1081:1081:1081) (980:980:980))
        (PORT datad (1538:1538:1538) (1454:1454:1454))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2354:2354:2354))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1977:1977:1977) (1847:1847:1847))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1248:1248:1248))
        (PORT datab (2216:2216:2216) (2107:2107:2107))
        (PORT datac (1332:1332:1332) (1284:1284:1284))
        (PORT datad (1629:1629:1629) (1566:1566:1566))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2099:2099:2099) (2011:2011:2011))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2291:2291:2291) (2129:2129:2129))
        (PORT datac (1138:1138:1138) (1091:1091:1091))
        (PORT datad (303:303:303) (376:376:376))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (435:435:435))
        (PORT datab (1598:1598:1598) (1500:1500:1500))
        (PORT datac (1105:1105:1105) (1007:1007:1007))
        (PORT datad (1222:1222:1222) (1158:1158:1158))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2354:2354:2354))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1977:1977:1977) (1847:1847:1847))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (383:383:383))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1391:1391:1391) (1366:1366:1366))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1226:1226:1226))
        (PORT datab (304:304:304) (328:328:328))
        (PORT datad (914:914:914) (881:881:881))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1696:1696:1696) (1595:1595:1595))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (363:363:363))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (472:472:472))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (844:844:844))
        (PORT datab (611:611:611) (627:627:627))
        (PORT datac (514:514:514) (508:508:508))
        (PORT datad (491:491:491) (462:462:462))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (554:554:554))
        (PORT datab (825:825:825) (817:817:817))
        (PORT datad (839:839:839) (793:793:793))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1515:1515:1515))
        (PORT datab (1569:1569:1569) (1507:1507:1507))
        (PORT datac (787:787:787) (783:783:783))
        (PORT datad (311:311:311) (387:387:387))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_en\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1516:1516:1516))
        (PORT datab (1004:1004:1004) (988:988:988))
        (PORT datac (236:236:236) (263:263:263))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1290:1290:1290))
        (PORT datab (1612:1612:1612) (1459:1459:1459))
        (PORT datac (1255:1255:1255) (1198:1198:1198))
        (PORT datad (796:796:796) (726:726:726))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT asdata (761:761:761) (831:831:831))
        (PORT clrn (2376:2376:2376) (2328:2328:2328))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[23\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1680:1680:1680) (1587:1587:1587))
        (PORT datac (1616:1616:1616) (1516:1516:1516))
        (PORT datad (294:294:294) (364:364:364))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[23\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1412:1412:1412))
        (PORT datab (1338:1338:1338) (1234:1234:1234))
        (PORT datac (1581:1581:1581) (1423:1423:1423))
        (PORT datad (2054:2054:2054) (1954:1954:1954))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2387:2387:2387))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2372:2372:2372) (2321:2321:2321))
        (PORT ena (1704:1704:1704) (1620:1620:1620))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1313:1313:1313))
        (PORT datab (941:941:941) (904:904:904))
        (PORT datac (1288:1288:1288) (1256:1256:1256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (528:528:528))
        (PORT datac (263:263:263) (289:289:289))
        (PORT datad (529:529:529) (509:509:509))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2402:2402:2402))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[10\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2382:2382:2382) (2185:2185:2185))
        (PORT datab (1657:1657:1657) (1592:1592:1592))
        (PORT datac (1572:1572:1572) (1429:1429:1429))
        (PORT datad (1431:1431:1431) (1430:1430:1430))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1014:1014:1014))
        (PORT datac (243:243:243) (275:275:275))
        (PORT datad (2559:2559:2559) (2354:2354:2354))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1017:1017:1017))
        (PORT datab (866:866:866) (797:797:797))
        (PORT datac (443:443:443) (429:429:429))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (309:309:309))
        (IOPATH dataa combout (471:471:471) (472:472:472))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2418:2418:2418))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1309:1309:1309) (1276:1276:1276))
        (PORT clrn (2404:2404:2404) (2353:2353:2353))
        (PORT sclr (2150:2150:2150) (2060:2060:2060))
        (PORT sload (2283:2283:2283) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1053:1053:1053))
        (PORT datab (1379:1379:1379) (1361:1361:1361))
        (PORT datac (1161:1161:1161) (1121:1121:1121))
        (PORT datad (1157:1157:1157) (1104:1104:1104))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1492:1492:1492))
        (PORT datab (1995:1995:1995) (1843:1843:1843))
        (PORT datac (1098:1098:1098) (1169:1169:1169))
        (PORT datad (906:906:906) (846:846:846))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2391:2391:2391))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2395:2395:2395))
        (PORT asdata (1901:1901:1901) (1859:1859:1859))
        (PORT clrn (2879:2879:2879) (2804:2804:2804))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[13\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2241:2241:2241))
        (PORT datab (1225:1225:1225) (1153:1153:1153))
        (PORT datad (1622:1622:1622) (1603:1603:1603))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (948:948:948))
        (PORT datab (1535:1535:1535) (1433:1433:1433))
        (PORT datad (894:894:894) (892:892:892))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[13\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (513:513:513))
        (PORT datab (4965:4965:4965) (4653:4653:4653))
        (PORT datac (498:498:498) (494:494:494))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2879:2879:2879) (2804:2804:2804))
        (PORT ena (1592:1592:1592) (1502:1502:1502))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1375:1375:1375))
        (PORT datab (1866:1866:1866) (1811:1811:1811))
        (PORT datac (2063:2063:2063) (2005:2005:2005))
        (PORT datad (1244:1244:1244) (1202:1202:1202))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1376:1376:1376))
        (PORT datab (1484:1484:1484) (1445:1445:1445))
        (PORT datac (914:914:914) (910:910:910))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2097:2097:2097))
        (PORT datab (1377:1377:1377) (1334:1334:1334))
        (PORT datac (1733:1733:1733) (1697:1697:1697))
        (PORT datad (1642:1642:1642) (1583:1583:1583))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (853:853:853))
        (PORT datab (1534:1534:1534) (1544:1544:1544))
        (PORT datac (1076:1076:1076) (986:986:986))
        (PORT datad (264:264:264) (282:282:282))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (468:468:468))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (831:831:831) (788:788:788))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_force_src2_zero\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2396:2396:2396))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1603:1603:1603) (1498:1498:1498))
        (PORT datac (948:948:948) (940:940:940))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1263:1263:1263))
        (PORT datab (1945:1945:1945) (1921:1921:1921))
        (PORT datac (1341:1341:1341) (1339:1339:1339))
        (PORT datad (1524:1524:1524) (1414:1414:1414))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (831:831:831))
        (PORT datab (2249:2249:2249) (2078:2078:2078))
        (PORT datad (1143:1143:1143) (1053:1053:1053))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1314:1314:1314) (1253:1253:1253))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1273:1273:1273))
        (PORT datab (1996:1996:1996) (1868:1868:1868))
        (PORT datac (2232:2232:2232) (2084:2084:2084))
        (PORT datad (1820:1820:1820) (1769:1769:1769))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2397:2397:2397))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (431:431:431))
        (PORT datab (1625:1625:1625) (1558:1558:1558))
        (PORT datac (298:298:298) (382:382:382))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1711:1711:1711) (1608:1608:1608))
        (PORT datac (1710:1710:1710) (1592:1592:1592))
        (PORT datad (1103:1103:1103) (1057:1057:1057))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (825:825:825))
        (PORT datac (1194:1194:1194) (1105:1105:1105))
        (PORT datad (314:314:314) (390:390:390))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2384:2384:2384) (2333:2333:2333))
        (PORT ena (1082:1082:1082) (1075:1075:1075))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1290:1290:1290))
        (PORT datab (1610:1610:1610) (1457:1457:1457))
        (PORT datac (1150:1150:1150) (1068:1068:1068))
        (PORT datad (1611:1611:1611) (1539:1539:1539))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2392:2392:2392))
        (PORT asdata (761:761:761) (830:830:830))
        (PORT clrn (2376:2376:2376) (2328:2328:2328))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[15\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1457:1457:1457))
        (PORT datab (1665:1665:1665) (1552:1552:1552))
        (PORT datad (1621:1621:1621) (1539:1539:1539))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (956:956:956) (942:942:942))
        (PORT datac (906:906:906) (902:902:902))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[15\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1083:1083:1083))
        (PORT datab (334:334:334) (378:378:378))
        (PORT datac (5253:5253:5253) (4924:4924:4924))
        (PORT datad (485:485:485) (453:453:453))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (PORT ena (2076:2076:2076) (1954:1954:1954))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_eretaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (1964:1964:1964))
        (PORT datab (1719:1719:1719) (1662:1662:1662))
        (PORT datac (764:764:764) (704:704:704))
        (PORT datad (836:836:836) (788:788:788))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_eretaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1241:1241:1241))
        (PORT datab (1360:1360:1360) (1293:1293:1293))
        (PORT datac (1251:1251:1251) (1225:1225:1225))
        (PORT datad (2199:2199:2199) (2102:2102:2102))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (325:325:325))
        (PORT datab (292:292:292) (329:329:329))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (527:527:527) (507:507:507))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (540:540:540))
        (PORT datab (1598:1598:1598) (1513:1513:1513))
        (PORT datac (1695:1695:1695) (1597:1597:1597))
        (PORT datad (881:881:881) (858:858:858))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT asdata (2262:2262:2262) (2048:2048:2048))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1549:1549:1549))
        (PORT datad (1137:1137:1137) (1092:1092:1092))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2335:2335:2335))
        (PORT ena (1994:1994:1994) (1860:1860:1860))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (461:461:461))
        (PORT datab (393:393:393) (474:474:474))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (436:436:436))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (460:460:460))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (461:461:461))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (452:452:452))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (236:236:236) (263:263:263))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (899:899:899))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (469:469:469))
        (PORT datab (279:279:279) (304:304:304))
        (PORT datac (351:351:351) (436:436:436))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (316:316:316))
        (PORT datab (280:280:280) (306:306:306))
        (PORT datac (240:240:240) (267:267:267))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2375:2375:2375))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2365:2365:2365) (2314:2314:2314))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|pause_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1289:1289:1289))
        (PORT datab (569:569:569) (612:612:612))
        (PORT datad (1527:1527:1527) (1460:1460:1460))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|pause_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1156:1156:1156))
        (PORT datac (1207:1207:1207) (1174:1174:1174))
        (PORT datad (295:295:295) (364:364:364))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2380:2380:2380) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (794:794:794))
        (PORT datab (1144:1144:1144) (1081:1081:1081))
        (PORT datad (931:931:931) (902:902:902))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1583:1583:1583))
        (PORT datab (534:534:534) (568:568:568))
        (PORT datac (1644:1644:1644) (1631:1631:1631))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (837:837:837))
        (PORT datab (286:286:286) (314:314:314))
        (PORT datac (1201:1201:1201) (1081:1081:1081))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (871:871:871))
        (PORT datab (1373:1373:1373) (1372:1372:1372))
        (PORT datad (587:587:587) (591:591:591))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1034:1034:1034) (1047:1047:1047))
        (PORT clrn (2385:2385:2385) (2335:2335:2335))
        (PORT sload (1659:1659:1659) (1677:1677:1677))
        (PORT ena (1645:1645:1645) (1545:1545:1545))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1274:1274:1274))
        (PORT datab (930:930:930) (907:907:907))
        (PORT datac (925:925:925) (894:894:894))
        (PORT datad (547:547:547) (581:581:581))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (959:959:959))
        (PORT datab (950:950:950) (909:909:909))
        (PORT datad (757:757:757) (737:737:737))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (840:840:840))
        (PORT datab (907:907:907) (844:844:844))
        (PORT datac (1150:1150:1150) (1057:1057:1057))
        (PORT datad (880:880:880) (841:841:841))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2336:2336:2336))
        (PORT ena (1662:1662:1662) (1563:1563:1563))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1800:1800:1800))
        (PORT datab (1325:1325:1325) (1285:1285:1285))
        (PORT datac (1551:1551:1551) (1479:1479:1479))
        (PORT datad (932:932:932) (928:928:928))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1257:1257:1257))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (868:868:868) (874:874:874))
        (PORT datad (330:330:330) (404:404:404))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2066:2066:2066))
        (PORT datac (909:909:909) (904:904:904))
        (PORT datad (1825:1825:1825) (1770:1770:1770))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1214:1214:1214))
        (PORT datab (1269:1269:1269) (1185:1185:1185))
        (PORT datac (1300:1300:1300) (1298:1298:1298))
        (PORT datad (837:837:837) (784:784:784))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2062:2062:2062))
        (PORT datab (967:967:967) (945:945:945))
        (PORT datac (252:252:252) (289:289:289))
        (PORT datad (1824:1824:1824) (1770:1770:1770))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1800:1800:1800))
        (PORT datab (1326:1326:1326) (1286:1286:1286))
        (PORT datac (1551:1551:1551) (1480:1480:1480))
        (PORT datad (932:932:932) (928:928:928))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (305:305:305))
        (PORT datac (1243:1243:1243) (1204:1204:1204))
        (PORT datad (346:346:346) (429:429:429))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (325:325:325))
        (PORT datab (903:903:903) (846:846:846))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (332:332:332) (407:407:407))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_crst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2203:2203:2203) (2143:2143:2143))
        (PORT datab (1685:1685:1685) (1604:1604:1604))
        (PORT datac (1724:1724:1724) (1689:1689:1689))
        (PORT datad (1184:1184:1184) (1090:1090:1090))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_crst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (645:645:645))
        (PORT datac (866:866:866) (872:872:872))
        (PORT datad (913:913:913) (916:916:916))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1802:1802:1802))
        (PORT datab (1321:1321:1321) (1280:1280:1280))
        (PORT datac (1550:1550:1550) (1478:1478:1478))
        (PORT datad (934:934:934) (931:931:931))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1258:1258:1258))
        (PORT datab (351:351:351) (436:436:436))
        (PORT datac (576:576:576) (606:606:606))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (311:311:311))
        (PORT datab (390:390:390) (476:476:476))
        (PORT datac (577:577:577) (607:607:607))
        (PORT datad (912:912:912) (915:915:915))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT ena (2349:2349:2349) (2244:2244:2244))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (310:310:310))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datac (312:312:312) (402:402:402))
        (PORT datad (246:246:246) (271:271:271))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT ena (2349:2349:2349) (2244:2244:2244))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (871:871:871) (877:877:877))
        (PORT datad (349:349:349) (433:433:433))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT ena (2349:2349:2349) (2244:2244:2244))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1525:1525:1525))
        (PORT datab (1319:1319:1319) (1278:1278:1278))
        (PORT datac (311:311:311) (400:400:400))
        (PORT datad (345:345:345) (429:429:429))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1252:1252:1252))
        (PORT datab (978:978:978) (958:958:958))
        (PORT datad (827:827:827) (770:770:770))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (467:467:467))
        (PORT datab (1286:1286:1286) (1278:1278:1278))
        (PORT datac (1563:1563:1563) (1507:1507:1507))
        (PORT datad (247:247:247) (272:272:272))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_control_rd_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (935:935:935))
        (PORT datab (1602:1602:1602) (1549:1549:1549))
        (PORT datac (2305:2305:2305) (2159:2159:2159))
        (PORT datad (1171:1171:1171) (1119:1119:1119))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1381:1381:1381) (1328:1328:1328))
        (PORT datac (2306:2306:2306) (2160:2160:2160))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (419:419:419))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (1332:1332:1332) (1306:1306:1306))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1357:1357:1357))
        (PORT datab (511:511:511) (490:490:490))
        (PORT datac (1350:1350:1350) (1299:1299:1299))
        (PORT datad (1370:1370:1370) (1345:1345:1345))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2404:2404:2404))
        (PORT asdata (788:788:788) (858:858:858))
        (PORT clrn (2387:2387:2387) (2338:2338:2338))
        (PORT ena (1079:1079:1079) (1064:1064:1064))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg_nxt\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1267:1267:1267))
        (PORT datab (1664:1664:1664) (1623:1623:1623))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (786:786:786) (704:704:704))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2827:2827:2827) (2744:2744:2744))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1283:1283:1283) (1275:1275:1275))
        (PORT datac (915:915:915) (901:901:901))
        (PORT datad (299:299:299) (372:372:372))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1005:1005:1005) (1031:1031:1031))
        (PORT datac (1203:1203:1203) (1126:1126:1126))
        (PORT datad (268:268:268) (302:302:302))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (585:585:585))
        (PORT datab (2420:2420:2420) (2207:2207:2207))
        (PORT datad (820:820:820) (752:752:752))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (598:598:598))
        (PORT datab (2843:2843:2843) (2712:2712:2712))
        (PORT datac (795:795:795) (750:750:750))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (822:822:822))
        (PORT datab (1010:1010:1010) (1037:1037:1037))
        (PORT datac (1204:1204:1204) (1127:1127:1127))
        (PORT datad (275:275:275) (309:309:309))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2389:2389:2389))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2374:2374:2374) (2324:2324:2324))
        (PORT ena (1372:1372:1372) (1339:1339:1339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1517:1517:1517))
        (PORT datab (2163:2163:2163) (2080:2080:2080))
        (PORT datac (761:761:761) (685:685:685))
        (PORT datad (248:248:248) (269:269:269))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_logic_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1029:1029:1029))
        (PORT datab (1755:1755:1755) (1703:1703:1703))
        (PORT datac (1991:1991:1991) (1932:1932:1932))
        (PORT datad (1433:1433:1433) (1393:1393:1393))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[11\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1974:1974:1974) (1808:1808:1808))
        (PORT datac (1200:1200:1200) (1112:1112:1112))
        (PORT datad (1125:1125:1125) (1002:1002:1002))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1017:1017:1017))
        (PORT datab (934:934:934) (864:864:864))
        (PORT datad (1118:1118:1118) (1025:1025:1025))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2418:2418:2418))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1337:1337:1337) (1310:1310:1310))
        (PORT clrn (2404:2404:2404) (2353:2353:2353))
        (PORT sclr (2150:2150:2150) (2060:2060:2060))
        (PORT sload (2283:2283:2283) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (945:945:945))
        (PORT datab (1195:1195:1195) (1066:1066:1066))
        (PORT datac (1431:1431:1431) (1272:1272:1272))
        (PORT datad (912:912:912) (914:914:914))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1106:1106:1106))
        (PORT datab (311:311:311) (338:338:338))
        (PORT datac (1140:1140:1140) (1034:1034:1034))
        (PORT datad (284:284:284) (308:308:308))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2377:2377:2377))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2329:2329:2329))
        (PORT ena (1619:1619:1619) (1531:1531:1531))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (825:825:825))
        (PORT datab (919:919:919) (849:849:849))
        (PORT datad (303:303:303) (377:377:377))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2384:2384:2384))
        (PORT asdata (1240:1240:1240) (1191:1191:1191))
        (PORT clrn (2389:2389:2389) (2336:2336:2336))
        (PORT ena (1081:1081:1081) (1062:1062:1062))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (673:673:673) (697:697:697))
        (PORT datad (346:346:346) (434:434:434))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (469:469:469))
        (PORT datac (309:309:309) (396:396:396))
        (PORT datad (356:356:356) (450:450:450))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (504:504:504))
        (PORT datab (561:561:561) (539:539:539))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (362:362:362) (456:456:456))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (465:465:465))
        (PORT datac (311:311:311) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT asdata (1552:1552:1552) (1430:1430:1430))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (PORT ena (1768:1768:1768) (1840:1840:1840))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[16\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2403:2403:2403) (2242:2242:2242))
        (PORT datab (1226:1226:1226) (1154:1154:1154))
        (PORT datad (1620:1620:1620) (1600:1600:1600))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (959:959:959) (946:946:946))
        (PORT datac (909:909:909) (906:906:906))
        (PORT datad (1225:1225:1225) (1174:1174:1174))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[16\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (473:473:473))
        (PORT datab (538:538:538) (529:529:529))
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (3464:3464:3464) (3126:3126:3126))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2395:2395:2395))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2879:2879:2879) (2804:2804:2804))
        (PORT ena (1592:1592:1592) (1502:1502:1502))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1872:1872:1872))
        (PORT datab (618:618:618) (599:599:599))
        (PORT datac (932:932:932) (944:944:944))
        (PORT datad (869:869:869) (835:835:835))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (763:763:763))
        (PORT datab (1281:1281:1281) (1219:1219:1219))
        (PORT datac (2473:2473:2473) (2346:2346:2346))
        (PORT datad (1298:1298:1298) (1244:1244:1244))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2402:2402:2402))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2338:2338:2338))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_enabled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (921:921:921))
        (PORT datad (845:845:845) (800:800:800))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_enabled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2337:2337:2337))
        (PORT ena (2349:2349:2349) (2244:2244:2244))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2260:2260:2260) (2118:2118:2118))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (368:368:368))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|ir_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT asdata (763:763:763) (833:833:833))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (912:912:912))
        (PORT datab (1318:1318:1318) (1255:1255:1255))
        (PORT datad (293:293:293) (321:321:321))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (794:794:794) (871:871:871))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT sload (2028:2028:2028) (2134:2134:2134))
        (PORT ena (1603:1603:1603) (1486:1486:1486))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1036:1036:1036))
        (PORT datab (977:977:977) (983:983:983))
        (PORT datac (329:329:329) (412:412:412))
        (PORT datad (937:937:937) (954:954:954))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (888:888:888))
        (PORT datab (528:528:528) (507:507:507))
        (PORT datad (448:448:448) (411:411:411))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (435:435:435) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (1635:1635:1635) (1617:1617:1617))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1328:1328:1328) (1296:1296:1296))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2334:2334:2334))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2849:2849:2849) (2696:2696:2696))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (805:805:805))
        (PORT datab (2078:2078:2078) (1965:1965:1965))
        (PORT datac (455:455:455) (430:430:430))
        (PORT datad (288:288:288) (318:318:318))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1339:1339:1339))
        (PORT datab (4946:4946:4946) (5114:5114:5114))
        (PORT datac (235:235:235) (260:260:260))
        (PORT datad (288:288:288) (318:318:318))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2339:2339:2339))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2046:2046:2046) (1997:1997:1997))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1431:1431:1431) (1447:1447:1447))
        (PORT datac (982:982:982) (1003:1003:1003))
        (PORT datad (1246:1246:1246) (1217:1217:1217))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1223:1223:1223))
        (PORT datab (1162:1162:1162) (1052:1052:1052))
        (PORT datac (957:957:957) (960:960:960))
        (PORT datad (906:906:906) (902:902:902))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2352:2352:2352))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2338:2338:2338) (2160:2160:2160))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2379:2379:2379))
        (PORT asdata (771:771:771) (848:848:848))
        (PORT ena (1368:1368:1368) (1362:1362:1362))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (476:476:476))
        (PORT datab (586:586:586) (622:622:622))
        (PORT datad (525:525:525) (509:509:509))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1464:1464:1464))
        (PORT datab (918:918:918) (917:917:917))
        (PORT datad (256:256:256) (289:289:289))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2398:2398:2398))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1279:1279:1279) (1249:1249:1249))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (368:368:368))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|ir_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2325:2325:2325))
        (PORT asdata (760:760:760) (829:829:829))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (968:968:968))
        (PORT datab (1341:1341:1341) (1312:1312:1312))
        (PORT datad (293:293:293) (321:321:321))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2333:2333:2333))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (809:809:809) (897:897:897))
        (PORT clrn (2416:2416:2416) (2307:2307:2307))
        (PORT sload (2028:2028:2028) (2134:2134:2134))
        (PORT ena (1603:1603:1603) (1486:1486:1486))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4618:4618:4618) (4763:4763:4763))
        (PORT datad (1339:1339:1339) (1331:1331:1331))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2318:2318:2318))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1007:1007:1007))
        (PORT datab (978:978:978) (984:984:984))
        (PORT datac (988:988:988) (986:986:986))
        (PORT datad (884:884:884) (879:879:879))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1383:1383:1383))
        (PORT datac (1292:1292:1292) (1267:1267:1267))
        (PORT datad (924:924:924) (930:930:930))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (478:478:478))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (509:509:509))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (479:479:479))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1312:1312:1312))
        (PORT datad (921:921:921) (928:928:928))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1382:1382:1382))
        (PORT datab (1379:1379:1379) (1350:1350:1350))
        (PORT datac (910:910:910) (944:944:944))
        (PORT datad (282:282:282) (310:310:310))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2317:2317:2317))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (909:909:909) (977:977:977))
        (PORT ena (1491:1491:1491) (1383:1383:1383))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (510:510:510))
        (PORT datab (391:391:391) (510:510:510))
        (PORT datac (333:333:333) (438:438:438))
        (PORT datad (342:342:342) (438:438:438))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (315:315:315))
        (PORT datab (935:935:935) (942:942:942))
        (PORT datac (956:956:956) (950:950:950))
        (PORT datad (334:334:334) (425:425:425))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2317:2317:2317))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (909:909:909) (977:977:977))
        (PORT ena (1491:1491:1491) (1383:1383:1383))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (456:456:456))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2317:2317:2317))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (909:909:909) (977:977:977))
        (PORT ena (1491:1491:1491) (1383:1383:1383))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (507:507:507))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2317:2317:2317))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (909:909:909) (977:977:977))
        (PORT ena (1491:1491:1491) (1383:1383:1383))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2317:2317:2317))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (909:909:909) (977:977:977))
        (PORT ena (1491:1491:1491) (1383:1383:1383))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (511:511:511))
        (PORT datac (347:347:347) (468:468:468))
        (PORT datad (343:343:343) (439:439:439))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1382:1382:1382))
        (PORT datab (936:936:936) (944:944:944))
        (PORT datac (958:958:958) (951:951:951))
        (PORT datad (328:328:328) (418:418:418))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (496:496:496))
        (PORT datab (394:394:394) (513:513:513))
        (PORT datac (335:335:335) (440:440:440))
        (PORT datad (346:346:346) (441:441:441))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (514:514:514))
        (PORT datab (371:371:371) (463:463:463))
        (PORT datac (350:350:350) (471:471:471))
        (PORT datad (347:347:347) (442:442:442))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1389:1389:1389))
        (PORT datab (321:321:321) (351:351:351))
        (PORT datac (4779:4779:4779) (4979:4979:4979))
        (PORT datad (483:483:483) (451:451:451))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1382:1382:1382))
        (PORT datab (1379:1379:1379) (1350:1350:1350))
        (PORT datac (910:910:910) (945:945:945))
        (PORT datad (283:283:283) (310:310:310))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2318:2318:2318))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1043:1043:1043) (1024:1024:1024))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (516:516:516))
        (PORT datac (352:352:352) (474:474:474))
        (PORT datad (349:349:349) (445:445:445))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1386:1386:1386))
        (PORT datab (897:897:897) (807:807:807))
        (PORT datac (337:337:337) (442:442:442))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (343:343:343))
        (PORT datab (486:486:486) (466:466:466))
        (PORT datac (298:298:298) (377:377:377))
        (PORT datad (484:484:484) (452:452:452))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2318:2318:2318))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1043:1043:1043) (1024:1024:1024))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (343:343:343))
        (PORT datab (546:546:546) (508:508:508))
        (PORT datac (500:500:500) (477:477:477))
        (PORT datad (294:294:294) (364:364:364))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2318:2318:2318))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1043:1043:1043) (1024:1024:1024))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1385:1385:1385))
        (PORT datab (896:896:896) (807:807:807))
        (PORT datac (337:337:337) (441:441:441))
        (PORT datad (332:332:332) (422:422:422))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (515:515:515))
        (PORT datab (395:395:395) (515:515:515))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (347:347:347) (443:443:443))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (516:516:516))
        (PORT datab (397:397:397) (516:516:516))
        (PORT datac (337:337:337) (442:442:442))
        (PORT datad (468:468:468) (444:444:444))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (342:342:342))
        (PORT datab (336:336:336) (412:412:412))
        (PORT datac (448:448:448) (431:431:431))
        (PORT datad (483:483:483) (451:451:451))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2318:2318:2318))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1043:1043:1043) (1024:1024:1024))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1005:1005:1005))
        (PORT datab (974:974:974) (979:979:979))
        (PORT datac (990:990:990) (989:989:989))
        (PORT datad (891:891:891) (883:883:883))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (945:945:945))
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (290:290:290) (317:317:317))
        (PORT datad (240:240:240) (258:258:258))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (558:558:558) (572:572:572))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2360:2360:2360))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (3466:3466:3466) (3320:3320:3320))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1012:1012:1012))
        (PORT datab (1005:1005:1005) (997:997:997))
        (PORT datac (1870:1870:1870) (1740:1740:1740))
        (PORT datad (1277:1277:1277) (1238:1238:1238))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1014:1014:1014))
        (PORT datab (1002:1002:1002) (993:993:993))
        (PORT datac (988:988:988) (986:986:986))
        (PORT datad (1515:1515:1515) (1430:1430:1430))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4577:4577:4577) (4703:4703:4703))
        (PORT datad (1308:1308:1308) (1306:1306:1306))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2334:2334:2334))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1073:1073:1073) (1054:1054:1054))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (298:298:298) (377:377:377))
        (PORT datad (1306:1306:1306) (1303:1303:1303))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2334:2334:2334))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1073:1073:1073) (1054:1054:1054))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (298:298:298) (376:376:376))
        (PORT datad (1308:1308:1308) (1306:1306:1306))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2334:2334:2334))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1073:1073:1073) (1054:1054:1054))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (298:298:298) (377:377:377))
        (PORT datad (1305:1305:1305) (1302:1302:1302))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2334:2334:2334))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1073:1073:1073) (1054:1054:1054))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (468:468:468))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (594:594:594) (616:616:616))
        (PORT datad (554:554:554) (579:579:579))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (545:545:545))
        (PORT datad (372:372:372) (482:482:482))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (830:830:830))
        (PORT datab (561:561:561) (522:522:522))
        (PORT datac (374:374:374) (488:488:488))
        (PORT datad (268:268:268) (286:286:286))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1312:1312:1312))
        (PORT datab (956:956:956) (986:986:986))
        (PORT datac (1340:1340:1340) (1315:1315:1315))
        (PORT datad (921:921:921) (928:928:928))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2326:2326:2326))
        (PORT d (99:99:99) (115:115:115))
        (PORT sload (1036:1036:1036) (1112:1112:1112))
        (PORT ena (1638:1638:1638) (1532:1532:1532))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (530:530:530))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2326:2326:2326))
        (PORT d (99:99:99) (115:115:115))
        (PORT sload (1036:1036:1036) (1112:1112:1112))
        (PORT ena (1638:1638:1638) (1532:1532:1532))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (534:534:534))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2326:2326:2326))
        (PORT d (99:99:99) (115:115:115))
        (PORT sload (1036:1036:1036) (1112:1112:1112))
        (PORT ena (1638:1638:1638) (1532:1532:1532))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (542:542:542))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2326:2326:2326))
        (PORT d (99:99:99) (115:115:115))
        (PORT sload (1036:1036:1036) (1112:1112:1112))
        (PORT ena (1638:1638:1638) (1532:1532:1532))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (497:497:497))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2326:2326:2326))
        (PORT d (99:99:99) (115:115:115))
        (PORT sload (1036:1036:1036) (1112:1112:1112))
        (PORT ena (1638:1638:1638) (1532:1532:1532))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (654:654:654))
        (PORT datac (578:578:578) (592:592:592))
        (PORT datad (553:553:553) (578:578:578))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (545:545:545))
        (PORT datac (377:377:377) (492:492:492))
        (PORT datad (373:373:373) (482:482:482))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (809:809:809) (742:742:742))
        (PORT datac (475:475:475) (446:446:446))
        (PORT datad (511:511:511) (478:478:478))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4413:4413:4413) (4559:4559:4559))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1013:1013:1013))
        (PORT datab (1002:1002:1002) (993:993:993))
        (PORT datac (904:904:904) (911:911:911))
        (PORT datad (1514:1514:1514) (1429:1429:1429))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (475:475:475))
        (PORT datab (387:387:387) (480:480:480))
        (PORT datac (603:603:603) (632:632:632))
        (PORT datad (834:834:834) (785:785:785))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2328:2328:2328))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1942:1942:1942) (1809:1809:1809))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2328:2328:2328))
        (PORT asdata (787:787:787) (857:857:857))
        (PORT ena (1942:1942:1942) (1809:1809:1809))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (395:395:395))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2328:2328:2328))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1942:1942:1942) (1809:1809:1809))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (392:392:392))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2328:2328:2328))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1942:1942:1942) (1809:1809:1809))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (523:523:523))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (346:346:346) (443:443:443))
        (PORT datad (339:339:339) (424:424:424))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (837:837:837))
        (PORT datab (654:654:654) (669:669:669))
        (PORT datac (575:575:575) (602:602:602))
        (PORT datad (241:241:241) (259:259:259))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1581:1581:1581) (1478:1478:1478))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (541:541:541))
        (PORT datab (602:602:602) (632:632:632))
        (PORT datac (373:373:373) (487:487:487))
        (PORT datad (368:368:368) (476:476:476))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (595:595:595) (618:618:618))
        (PORT datad (485:485:485) (457:457:457))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (311:311:311))
        (PORT datab (338:338:338) (415:415:415))
        (PORT datad (263:263:263) (291:291:291))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (545:545:545))
        (PORT datab (604:604:604) (635:635:635))
        (PORT datac (378:378:378) (493:493:493))
        (PORT datad (373:373:373) (482:482:482))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (547:547:547))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (353:353:353) (457:457:457))
        (PORT datad (374:374:374) (484:484:484))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (551:551:551) (568:568:568))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1581:1581:1581) (1478:1478:1478))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (512:512:512))
        (PORT datab (339:339:339) (417:417:417))
        (PORT datad (268:268:268) (297:297:297))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (564:564:564) (579:579:579))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1581:1581:1581) (1478:1478:1478))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (536:536:536))
        (PORT datab (394:394:394) (494:494:494))
        (PORT datac (376:376:376) (490:490:490))
        (PORT datad (338:338:338) (418:418:418))
        (IOPATH dataa combout (471:471:471) (481:481:481))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (537:537:537))
        (PORT datab (394:394:394) (495:495:495))
        (PORT datac (376:376:376) (491:491:491))
        (PORT datad (338:338:338) (419:419:419))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (473:473:473) (489:489:489))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (545:545:545))
        (PORT datab (278:278:278) (303:303:303))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (424:424:424))
        (PORT datab (543:543:543) (502:502:502))
        (PORT datad (262:262:262) (290:290:290))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (543:543:543))
        (PORT datab (603:603:603) (633:633:633))
        (PORT datac (376:376:376) (490:490:490))
        (PORT datad (371:371:371) (479:479:479))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (540:540:540))
        (PORT datab (278:278:278) (304:304:304))
        (PORT datac (351:351:351) (454:454:454))
        (PORT datad (367:367:367) (476:476:476))
        (IOPATH dataa combout (461:461:461) (486:486:486))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (534:534:534) (547:547:547))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1581:1581:1581) (1478:1478:1478))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (490:490:490))
        (PORT datab (541:541:541) (578:578:578))
        (PORT datad (269:269:269) (298:298:298))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (956:956:956) (986:986:986))
        (PORT datac (1340:1340:1340) (1316:1316:1316))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1384:1384:1384))
        (PORT datab (954:954:954) (984:984:984))
        (PORT datac (1338:1338:1338) (1313:1313:1313))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (4883:4883:4883) (5023:5023:5023))
        (PORT sload (1901:1901:1901) (1863:1863:1863))
        (PORT ena (1989:1989:1989) (1850:1850:1850))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (763:763:763) (833:833:833))
        (PORT sload (1901:1901:1901) (1863:1863:1863))
        (PORT ena (1989:1989:1989) (1850:1850:1850))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (763:763:763) (832:832:832))
        (PORT sload (1901:1901:1901) (1863:1863:1863))
        (PORT ena (1989:1989:1989) (1850:1850:1850))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2327:2327:2327))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (762:762:762) (831:831:831))
        (PORT sload (1901:1901:1901) (1863:1863:1863))
        (PORT ena (1989:1989:1989) (1850:1850:1850))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (958:958:958))
        (PORT datab (1312:1312:1312) (1277:1277:1277))
        (PORT datac (1517:1517:1517) (1423:1423:1423))
        (PORT datad (935:935:935) (952:952:952))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1006:1006:1006))
        (PORT datab (279:279:279) (304:304:304))
        (PORT datac (888:888:888) (900:900:900))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (311:311:311))
        (PORT datab (1312:1312:1312) (1277:1277:1277))
        (PORT datac (238:238:238) (265:265:265))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2345:2345:2345))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2053:2053:2053) (1995:1995:1995))
        (PORT ena (1673:1673:1673) (1561:1561:1561))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (361:361:361))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1651:1651:1651) (1866:1866:1866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1576:1576:1576))
        (PORT datab (970:970:970) (928:928:928))
        (PORT datac (1603:1603:1603) (1508:1508:1508))
        (PORT datad (1619:1619:1619) (1561:1561:1561))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2385:2385:2385))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1749:1749:1749) (1691:1691:1691))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (422:422:422))
        (PORT datac (1367:1367:1367) (1361:1361:1361))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1212:1212:1212))
        (PORT datab (344:344:344) (425:425:425))
        (PORT datac (890:890:890) (830:830:830))
        (PORT datad (1539:1539:1539) (1456:1456:1456))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2354:2354:2354))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1977:1977:1977) (1847:1847:1847))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2380:2380:2380))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1391:1391:1391) (1366:1366:1366))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1211:1211:1211) (1156:1156:1156))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2394:2394:2394))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1757:1757:1757) (1759:1759:1759))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3504:3504:3504) (3296:3296:3296))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2420:2420:2420) (2367:2367:2367))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT asdata (761:761:761) (830:830:830))
        (PORT clrn (2420:2420:2420) (2367:2367:2367))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2420:2420:2420) (2367:2367:2367))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT asdata (760:760:760) (829:829:829))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT asdata (763:763:763) (832:832:832))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT asdata (760:760:760) (829:829:829))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (297:297:297) (375:375:375))
        (PORT datad (321:321:321) (401:401:401))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (440:440:440))
        (PORT datad (327:327:327) (407:407:407))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (400:400:400))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (412:412:412))
        (PORT datad (298:298:298) (368:368:368))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (994:994:994) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (281:281:281))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2404:2404:2404) (2350:2350:2350))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (535:535:535))
        (PORT datab (404:404:404) (502:502:502))
        (PORT datac (837:837:837) (797:797:797))
        (PORT datad (2011:2011:2011) (1931:1931:1931))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (419:419:419))
        (PORT datab (2633:2633:2633) (2411:2411:2411))
        (PORT datac (492:492:492) (467:467:467))
        (PORT datad (864:864:864) (864:864:864))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT asdata (705:705:705) (723:723:723))
        (PORT clrn (2404:2404:2404) (2350:2350:2350))
        (PORT ena (1301:1301:1301) (1237:1237:1237))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1860:1860:1860))
        (PORT datab (1702:1702:1702) (1635:1635:1635))
        (PORT datac (1135:1135:1135) (1084:1084:1084))
        (PORT datad (319:319:319) (388:388:388))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (6535:6535:6535) (6794:6794:6794))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (3760:3760:3760))
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT ena (10516:10516:10516) (11062:11062:11062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6007:6007:6007) (5548:5548:5548))
        (PORT d[1] (7020:7020:7020) (6649:6649:6649))
        (PORT d[2] (9770:9770:9770) (9203:9203:9203))
        (PORT d[3] (6049:6049:6049) (5536:5536:5536))
        (PORT d[4] (10451:10451:10451) (10022:10022:10022))
        (PORT d[5] (5449:5449:5449) (5022:5022:5022))
        (PORT d[6] (7520:7520:7520) (7121:7121:7121))
        (PORT d[7] (3555:3555:3555) (3582:3582:3582))
        (PORT d[8] (6507:6507:6507) (6255:6255:6255))
        (PORT d[9] (6354:6354:6354) (6112:6112:6112))
        (PORT d[10] (7312:7312:7312) (7100:7100:7100))
        (PORT d[11] (7420:7420:7420) (7106:7106:7106))
        (PORT d[12] (7943:7943:7943) (7328:7328:7328))
        (PORT clk (2751:2751:2751) (2767:2767:2767))
        (PORT ena (10511:10511:10511) (11057:11057:11057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5559:5559:5559) (5511:5511:5511))
        (PORT clk (2751:2751:2751) (2767:2767:2767))
        (PORT ena (10511:10511:10511) (11057:11057:11057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3165:3165:3165))
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT ena (10516:10516:10516) (11062:11062:11062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2772:2772:2772))
        (PORT d[0] (10516:10516:10516) (11062:11062:11062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2773:2773:2773))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1662:1662:1662))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5567:5567:5567) (5180:5180:5180))
        (PORT clk (2763:2763:2763) (2781:2781:2781))
        (PORT ena (11036:11036:11036) (11570:11570:11570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5839:5839:5839) (5450:5450:5450))
        (PORT d[1] (7473:7473:7473) (7129:7129:7129))
        (PORT d[2] (8989:8989:8989) (8551:8551:8551))
        (PORT d[3] (7180:7180:7180) (6584:6584:6584))
        (PORT d[4] (8344:8344:8344) (8004:8004:8004))
        (PORT d[5] (7180:7180:7180) (6441:6441:6441))
        (PORT d[6] (7953:7953:7953) (7593:7593:7593))
        (PORT d[7] (4796:4796:4796) (4840:4840:4840))
        (PORT d[8] (4530:4530:4530) (4424:4424:4424))
        (PORT d[9] (6366:6366:6366) (6190:6190:6190))
        (PORT d[10] (7306:7306:7306) (7145:7145:7145))
        (PORT d[11] (7875:7875:7875) (7644:7644:7644))
        (PORT d[12] (9664:9664:9664) (8746:8746:8746))
        (PORT clk (2759:2759:2759) (2776:2776:2776))
        (PORT ena (11031:11031:11031) (11565:11565:11565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6780:6780:6780) (6304:6304:6304))
        (PORT clk (2759:2759:2759) (2776:2776:2776))
        (PORT ena (11031:11031:11031) (11565:11565:11565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4465:4465:4465))
        (PORT clk (2763:2763:2763) (2781:2781:2781))
        (PORT ena (11036:11036:11036) (11570:11570:11570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2781:2781:2781))
        (PORT d[0] (11036:11036:11036) (11570:11570:11570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2782:2782:2782))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (2886:2886:2886))
        (PORT clk (2846:2846:2846) (2862:2862:2862))
        (PORT ena (5538:5538:5538) (5826:5826:5826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2499:2499:2499))
        (PORT d[1] (2156:2156:2156) (2016:2016:2016))
        (PORT d[2] (3567:3567:3567) (3280:3280:3280))
        (PORT d[3] (2316:2316:2316) (2141:2141:2141))
        (PORT d[4] (2732:2732:2732) (2536:2536:2536))
        (PORT d[5] (9489:9489:9489) (9107:9107:9107))
        (PORT d[6] (4082:4082:4082) (3741:3741:3741))
        (PORT d[7] (7408:7408:7408) (7332:7332:7332))
        (PORT d[8] (3932:3932:3932) (3709:3709:3709))
        (PORT d[9] (2709:2709:2709) (2492:2492:2492))
        (PORT d[10] (4927:4927:4927) (4510:4510:4510))
        (PORT d[11] (6423:6423:6423) (6018:6018:6018))
        (PORT d[12] (2702:2702:2702) (2493:2493:2493))
        (PORT clk (2842:2842:2842) (2857:2857:2857))
        (PORT ena (5533:5533:5533) (5821:5821:5821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2168:2168:2168))
        (PORT clk (2842:2842:2842) (2857:2857:2857))
        (PORT ena (5533:5533:5533) (5821:5821:5821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3308:3308:3308))
        (PORT clk (2846:2846:2846) (2862:2862:2862))
        (PORT ena (5538:5538:5538) (5826:5826:5826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2846:2846:2846) (2862:2862:2862))
        (PORT d[0] (5538:5538:5538) (5826:5826:5826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2863:2863:2863))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1752:1752:1752))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1752:1752:1752))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2306:2306:2306))
        (PORT clk (2769:2769:2769) (2787:2787:2787))
        (PORT ena (10742:10742:10742) (11345:11345:11345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6227:6227:6227) (6008:6008:6008))
        (PORT d[1] (5684:5684:5684) (5263:5263:5263))
        (PORT d[2] (8328:8328:8328) (7959:7959:7959))
        (PORT d[3] (6240:6240:6240) (5787:5787:5787))
        (PORT d[4] (5931:5931:5931) (5537:5537:5537))
        (PORT d[5] (4299:4299:4299) (3974:3974:3974))
        (PORT d[6] (2656:2656:2656) (2457:2457:2457))
        (PORT d[7] (6067:6067:6067) (5907:5907:5907))
        (PORT d[8] (6416:6416:6416) (6173:6173:6173))
        (PORT d[9] (4579:4579:4579) (4335:4335:4335))
        (PORT d[10] (3831:3831:3831) (3544:3544:3544))
        (PORT d[11] (2453:2453:2453) (2296:2296:2296))
        (PORT d[12] (5395:5395:5395) (4955:4955:4955))
        (PORT clk (2765:2765:2765) (2782:2782:2782))
        (PORT ena (10737:10737:10737) (11340:11340:11340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6222:6222:6222) (5912:5912:5912))
        (PORT clk (2765:2765:2765) (2782:2782:2782))
        (PORT ena (10737:10737:10737) (11340:11340:11340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2475:2475:2475))
        (PORT clk (2769:2769:2769) (2787:2787:2787))
        (PORT ena (10742:10742:10742) (11345:11345:11345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2787:2787:2787))
        (PORT d[0] (10742:10742:10742) (11345:11345:11345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2788:2788:2788))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1688:1688:1688) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2365:2365:2365) (2149:2149:2149))
        (PORT datab (3758:3758:3758) (3575:3575:3575))
        (PORT datac (3001:3001:3001) (2754:2754:2754))
        (PORT datad (3691:3691:3691) (3459:3459:3459))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4829:4829:4829) (4898:4898:4898))
        (PORT datab (1572:1572:1572) (1402:1402:1402))
        (PORT datac (2476:2476:2476) (2317:2317:2317))
        (PORT datad (2446:2446:2446) (2434:2434:2434))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3167:3167:3167))
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (PORT ena (10127:10127:10127) (10640:10640:10640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5965:5965:5965) (5508:5508:5508))
        (PORT d[1] (7010:7010:7010) (6641:6641:6641))
        (PORT d[2] (9349:9349:9349) (8812:8812:8812))
        (PORT d[3] (5716:5716:5716) (5215:5215:5215))
        (PORT d[4] (10450:10450:10450) (10021:10021:10021))
        (PORT d[5] (5055:5055:5055) (4656:4656:4656))
        (PORT d[6] (7512:7512:7512) (7111:7111:7111))
        (PORT d[7] (5100:5100:5100) (5070:5070:5070))
        (PORT d[8] (6475:6475:6475) (6224:6224:6224))
        (PORT d[9] (6381:6381:6381) (6134:6134:6134))
        (PORT d[10] (6891:6891:6891) (6710:6710:6710))
        (PORT d[11] (7392:7392:7392) (7083:7083:7083))
        (PORT d[12] (7592:7592:7592) (6998:6998:6998))
        (PORT clk (2759:2759:2759) (2775:2775:2775))
        (PORT ena (10122:10122:10122) (10635:10635:10635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7376:7376:7376) (7037:7037:7037))
        (PORT clk (2759:2759:2759) (2775:2775:2775))
        (PORT ena (10122:10122:10122) (10635:10635:10635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3119:3119:3119))
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (PORT ena (10127:10127:10127) (10640:10640:10640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2780:2780:2780))
        (PORT d[0] (10127:10127:10127) (10640:10640:10640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2781:2781:2781))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5972:5972:5972) (5553:5553:5553))
        (PORT clk (2747:2747:2747) (2765:2765:2765))
        (PORT ena (11013:11013:11013) (11542:11542:11542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6218:6218:6218) (5805:5805:5805))
        (PORT d[1] (7451:7451:7451) (7108:7108:7108))
        (PORT d[2] (9484:9484:9484) (9019:9019:9019))
        (PORT d[3] (7253:7253:7253) (6653:6653:6653))
        (PORT d[4] (8712:8712:8712) (8351:8351:8351))
        (PORT d[5] (7583:7583:7583) (6818:6818:6818))
        (PORT d[6] (8309:8309:8309) (7917:7917:7917))
        (PORT d[7] (5198:5198:5198) (5214:5214:5214))
        (PORT d[8] (4510:4510:4510) (4403:4403:4403))
        (PORT d[9] (5963:5963:5963) (5826:5826:5826))
        (PORT d[10] (7778:7778:7778) (7587:7587:7587))
        (PORT d[11] (7482:7482:7482) (7226:7226:7226))
        (PORT d[12] (10401:10401:10401) (9442:9442:9442))
        (PORT clk (2743:2743:2743) (2760:2760:2760))
        (PORT ena (11008:11008:11008) (11537:11537:11537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7106:7106:7106) (6832:6832:6832))
        (PORT clk (2743:2743:2743) (2760:2760:2760))
        (PORT ena (11008:11008:11008) (11537:11537:11537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4141:4141:4141))
        (PORT clk (2747:2747:2747) (2765:2765:2765))
        (PORT ena (11013:11013:11013) (11542:11542:11542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2765:2765:2765))
        (PORT d[0] (11013:11013:11013) (11542:11542:11542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2766:2766:2766))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1655:1655:1655))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1655:1655:1655))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2877:2877:2877) (2659:2659:2659))
        (PORT datab (1241:1241:1241) (1168:1168:1168))
        (PORT datac (4763:4763:4763) (4847:4847:4847))
        (PORT datad (2858:2858:2858) (2534:2534:2534))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5942:5942:5942) (5506:5506:5506))
        (PORT clk (2754:2754:2754) (2774:2774:2774))
        (PORT ena (11013:11013:11013) (11541:11541:11541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6210:6210:6210) (5797:5797:5797))
        (PORT d[1] (8198:8198:8198) (7775:7775:7775))
        (PORT d[2] (9476:9476:9476) (9010:9010:9010))
        (PORT d[3] (7218:7218:7218) (6621:6621:6621))
        (PORT d[4] (8311:8311:8311) (7973:7973:7973))
        (PORT d[5] (7615:7615:7615) (6847:6847:6847))
        (PORT d[6] (7915:7915:7915) (7552:7552:7552))
        (PORT d[7] (5184:5184:5184) (5199:5199:5199))
        (PORT d[8] (4523:4523:4523) (4417:4417:4417))
        (PORT d[9] (5931:5931:5931) (5795:5795:5795))
        (PORT d[10] (7274:7274:7274) (7120:7120:7120))
        (PORT d[11] (7881:7881:7881) (7650:7650:7650))
        (PORT d[12] (10002:10002:10002) (9069:9069:9069))
        (PORT clk (2750:2750:2750) (2769:2769:2769))
        (PORT ena (11008:11008:11008) (11536:11536:11536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3442:3442:3442))
        (PORT clk (2750:2750:2750) (2769:2769:2769))
        (PORT ena (11008:11008:11008) (11536:11536:11536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4649:4649:4649))
        (PORT clk (2754:2754:2754) (2774:2774:2774))
        (PORT ena (11013:11013:11013) (11541:11541:11541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2774:2774:2774))
        (PORT d[0] (11013:11013:11013) (11541:11541:11541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (3829:3829:3829))
        (PORT clk (2748:2748:2748) (2763:2763:2763))
        (PORT ena (10523:10523:10523) (11069:11069:11069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6007:6007:6007) (5549:5549:5549))
        (PORT d[1] (7384:7384:7384) (6957:6957:6957))
        (PORT d[2] (9781:9781:9781) (9211:9211:9211))
        (PORT d[3] (6091:6091:6091) (5577:5577:5577))
        (PORT d[4] (10402:10402:10402) (9981:9981:9981))
        (PORT d[5] (5423:5423:5423) (5001:5001:5001))
        (PORT d[6] (7521:7521:7521) (7122:7122:7122))
        (PORT d[7] (3554:3554:3554) (3581:3581:3581))
        (PORT d[8] (4386:4386:4386) (4208:4208:4208))
        (PORT d[9] (4230:4230:4230) (4086:4086:4086))
        (PORT d[10] (7319:7319:7319) (7107:7107:7107))
        (PORT d[11] (7001:7001:7001) (6721:6721:6721))
        (PORT d[12] (7984:7984:7984) (7366:7366:7366))
        (PORT clk (2744:2744:2744) (2758:2758:2758))
        (PORT ena (10518:10518:10518) (11064:11064:11064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2646:2646:2646))
        (PORT clk (2744:2744:2744) (2758:2758:2758))
        (PORT ena (10518:10518:10518) (11064:11064:11064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3128:3128:3128))
        (PORT clk (2748:2748:2748) (2763:2763:2763))
        (PORT ena (10523:10523:10523) (11069:11069:11069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2763:2763:2763))
        (PORT d[0] (10523:10523:10523) (11069:11069:11069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2764:2764:2764))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1653:1653:1653))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1653:1653:1653))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4830:4830:4830) (4899:4899:4899))
        (PORT datab (275:275:275) (299:299:299))
        (PORT datac (2552:2552:2552) (2386:2386:2386))
        (PORT datad (1164:1164:1164) (1047:1047:1047))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4623:4623:4623) (4177:4177:4177))
        (PORT datab (5089:5089:5089) (5040:5040:5040))
        (PORT datac (235:235:235) (260:260:260))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2878:2878:2878) (2660:2660:2660))
        (PORT datab (5091:5091:5091) (5042:5042:5042))
        (PORT datac (4755:4755:4755) (4836:4836:4836))
        (PORT datad (2088:2088:2088) (1864:1864:1864))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2165:2165:2165))
        (PORT clk (2823:2823:2823) (2840:2840:2840))
        (PORT ena (6320:6320:6320) (6636:6636:6636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (963:963:963))
        (PORT d[1] (1334:1334:1334) (1246:1246:1246))
        (PORT d[2] (4410:4410:4410) (4090:4090:4090))
        (PORT d[3] (2048:2048:2048) (1850:1850:1850))
        (PORT d[4] (1362:1362:1362) (1271:1271:1271))
        (PORT d[5] (1673:1673:1673) (1572:1572:1572))
        (PORT d[6] (4984:4984:4984) (4585:4585:4585))
        (PORT d[7] (8183:8183:8183) (8062:8062:8062))
        (PORT d[8] (1630:1630:1630) (1493:1493:1493))
        (PORT d[9] (3299:3299:3299) (3096:3096:3096))
        (PORT d[10] (5151:5151:5151) (4764:4764:4764))
        (PORT d[11] (2495:2495:2495) (2287:2287:2287))
        (PORT d[12] (3226:3226:3226) (2989:2989:2989))
        (PORT clk (2819:2819:2819) (2835:2835:2835))
        (PORT ena (6315:6315:6315) (6631:6631:6631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1502:1502:1502))
        (PORT clk (2819:2819:2819) (2835:2835:2835))
        (PORT ena (6315:6315:6315) (6631:6631:6631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4450:4450:4450))
        (PORT clk (2823:2823:2823) (2840:2840:2840))
        (PORT ena (6320:6320:6320) (6636:6636:6636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2840:2840:2840))
        (PORT d[0] (6320:6320:6320) (6636:6636:6636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1730:1730:1730))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1730:1730:1730))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2167:2167:2167))
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (PORT ena (11660:11660:11660) (12280:12280:12280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7241:7241:7241) (6718:6718:6718))
        (PORT d[1] (8287:8287:8287) (7839:7839:7839))
        (PORT d[2] (8807:8807:8807) (8181:8181:8181))
        (PORT d[3] (7235:7235:7235) (6653:6653:6653))
        (PORT d[4] (7423:7423:7423) (7128:7128:7128))
        (PORT d[5] (9172:9172:9172) (8742:8742:8742))
        (PORT d[6] (11375:11375:11375) (10771:10771:10771))
        (PORT d[7] (2623:2623:2623) (2371:2371:2371))
        (PORT d[8] (5660:5660:5660) (5398:5398:5398))
        (PORT d[9] (4618:4618:4618) (4452:4452:4452))
        (PORT d[10] (11552:11552:11552) (10946:10946:10946))
        (PORT d[11] (7495:7495:7495) (7185:7185:7185))
        (PORT d[12] (9130:9130:9130) (8442:8442:8442))
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (PORT ena (11655:11655:11655) (12275:12275:12275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6623:6623:6623) (6250:6250:6250))
        (PORT clk (2798:2798:2798) (2815:2815:2815))
        (PORT ena (11655:11655:11655) (12275:12275:12275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3552:3552:3552))
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (PORT ena (11660:11660:11660) (12280:12280:12280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2820:2820:2820))
        (PORT d[0] (11660:11660:11660) (12280:12280:12280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1710:1710:1710))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1241:1241:1241))
        (PORT datab (1420:1420:1420) (1429:1429:1429))
        (PORT datac (1258:1258:1258) (1155:1155:1155))
        (PORT datad (1625:1625:1625) (1442:1442:1442))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5384:5384:5384) (4969:4969:4969))
        (PORT clk (2802:2802:2802) (2821:2821:2821))
        (PORT ena (12167:12167:12167) (12776:12776:12776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9289:9289:9289) (8790:8790:8790))
        (PORT d[1] (8235:8235:8235) (7874:7874:7874))
        (PORT d[2] (10730:10730:10730) (10202:10202:10202))
        (PORT d[3] (8409:8409:8409) (7745:7745:7745))
        (PORT d[4] (9043:9043:9043) (8684:8684:8684))
        (PORT d[5] (9098:9098:9098) (8735:8735:8735))
        (PORT d[6] (11872:11872:11872) (11295:11295:11295))
        (PORT d[7] (4835:4835:4835) (4900:4900:4900))
        (PORT d[8] (5662:5662:5662) (5477:5477:5477))
        (PORT d[9] (5142:5142:5142) (5009:5009:5009))
        (PORT d[10] (8883:8883:8883) (8617:8617:8617))
        (PORT d[11] (7835:7835:7835) (7560:7560:7560))
        (PORT d[12] (9406:9406:9406) (8988:8988:8988))
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (PORT ena (12162:12162:12162) (12771:12771:12771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3024:3024:3024))
        (PORT clk (2798:2798:2798) (2816:2816:2816))
        (PORT ena (12162:12162:12162) (12771:12771:12771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (4463:4463:4463))
        (PORT clk (2802:2802:2802) (2821:2821:2821))
        (PORT ena (12167:12167:12167) (12776:12776:12776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2802:2802:2802) (2821:2821:2821))
        (PORT d[0] (12167:12167:12167) (12776:12776:12776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2822:2822:2822))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (2838:2838:2838))
        (PORT clk (2787:2787:2787) (2796:2796:2796))
        (PORT ena (11297:11297:11297) (11888:11888:11888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6793:6793:6793) (6293:6293:6293))
        (PORT d[1] (8622:8622:8622) (8132:8132:8132))
        (PORT d[2] (10596:10596:10596) (9978:9978:9978))
        (PORT d[3] (6908:6908:6908) (6345:6345:6345))
        (PORT d[4] (8186:8186:8186) (7741:7741:7741))
        (PORT d[5] (6261:6261:6261) (5789:5789:5789))
        (PORT d[6] (11422:11422:11422) (10812:10812:10812))
        (PORT d[7] (2562:2562:2562) (2311:2311:2311))
        (PORT d[8] (5720:5720:5720) (5456:5456:5456))
        (PORT d[9] (4679:4679:4679) (4512:4512:4512))
        (PORT d[10] (8517:8517:8517) (8223:8223:8223))
        (PORT d[11] (7424:7424:7424) (7115:7115:7115))
        (PORT d[12] (8776:8776:8776) (8113:8113:8113))
        (PORT clk (2783:2783:2783) (2791:2791:2791))
        (PORT ena (11292:11292:11292) (11883:11883:11883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (3950:3950:3950))
        (PORT clk (2783:2783:2783) (2791:2791:2791))
        (PORT ena (11292:11292:11292) (11883:11883:11883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3597:3597:3597))
        (PORT clk (2787:2787:2787) (2796:2796:2796))
        (PORT ena (11297:11297:11297) (11888:11888:11888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2796:2796:2796))
        (PORT d[0] (11297:11297:11297) (11888:11888:11888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1707:1707:1707) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1419:1419:1419) (1429:1429:1429))
        (PORT datac (3377:3377:3377) (2950:2950:2950))
        (PORT datad (1692:1692:1692) (1514:1514:1514))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (1906:1906:1906))
        (PORT datab (274:274:274) (299:299:299))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (1214:1214:1214) (1190:1190:1190))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (275:275:275) (300:300:300))
        (PORT datac (2289:2289:2289) (2177:2177:2177))
        (PORT datad (4558:4558:4558) (4125:4125:4125))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (914:914:914))
        (PORT datab (333:333:333) (409:409:409))
        (PORT datac (513:513:513) (545:545:545))
        (PORT datad (1488:1488:1488) (1371:1371:1371))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (1940:1940:1940))
        (PORT datab (2521:2521:2521) (2442:2442:2442))
        (PORT datac (297:297:297) (375:375:375))
        (PORT datad (1540:1540:1540) (1390:1390:1390))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3209:3209:3209) (2899:2899:2899))
        (PORT datab (960:960:960) (910:910:910))
        (PORT datac (1524:1524:1524) (1361:1361:1361))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (PORT ena (2020:2020:2020) (1900:1900:1900))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (1951:1951:1951))
        (PORT datab (1381:1381:1381) (1313:1313:1313))
        (PORT datac (1663:1663:1663) (1611:1611:1611))
        (PORT datad (2090:2090:2090) (2015:2015:2015))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2135:2135:2135) (2063:2063:2063))
        (PORT datab (967:967:967) (945:945:945))
        (PORT datac (1316:1316:1316) (1329:1329:1329))
        (PORT datad (1825:1825:1825) (1770:1770:1770))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1255:1255:1255))
        (PORT datab (282:282:282) (313:313:313))
        (PORT datac (1441:1441:1441) (1405:1405:1405))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1564:1564:1564))
        (PORT datab (906:906:906) (843:843:843))
        (PORT datac (1307:1307:1307) (1275:1275:1275))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2396:2396:2396))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2383:2383:2383) (2331:2331:2331))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (1873:1873:1873))
        (PORT datab (819:819:819) (757:757:757))
        (PORT datad (732:732:732) (661:661:661))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1846:1846:1846) (1707:1707:1707))
        (PORT clrn (2403:2403:2403) (2352:2352:2352))
        (PORT sclr (1512:1512:1512) (1613:1613:1613))
        (PORT sload (1650:1650:1650) (1754:1754:1754))
        (PORT ena (1780:1780:1780) (1730:1730:1730))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (522:522:522))
        (PORT datab (1611:1611:1611) (1561:1561:1561))
        (PORT datac (268:268:268) (313:313:313))
        (PORT datad (1556:1556:1556) (1473:1473:1473))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[9\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (304:304:304) (328:328:328))
        (PORT datac (1564:1564:1564) (1517:1517:1517))
        (PORT datad (300:300:300) (326:326:326))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2415:2415:2415))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2399:2399:2399) (2350:2350:2350))
        (PORT ena (1675:1675:1675) (1602:1602:1602))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1241:1241:1241))
        (PORT datab (604:604:604) (619:619:619))
        (PORT datac (1193:1193:1193) (1148:1148:1148))
        (PORT datad (522:522:522) (551:551:551))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (658:658:658))
        (PORT datab (282:282:282) (313:313:313))
        (PORT datac (242:242:242) (275:275:275))
        (PORT datad (523:523:523) (559:559:559))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1228:1228:1228))
        (PORT datab (1006:1006:1006) (1012:1012:1012))
        (PORT datac (1508:1508:1508) (1436:1436:1436))
        (PORT datad (1876:1876:1876) (1755:1755:1755))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1099:1099:1099))
        (PORT datab (978:978:978) (928:928:928))
        (PORT datac (856:856:856) (823:823:823))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (569:569:569) (530:530:530))
        (PORT datac (836:836:836) (796:796:796))
        (PORT datad (489:489:489) (484:484:484))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2404:2404:2404) (2350:2350:2350))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (535:535:535))
        (PORT datab (879:879:879) (835:835:835))
        (PORT datad (304:304:304) (381:381:381))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2404:2404:2404) (2350:2350:2350))
        (PORT ena (1079:1079:1079) (1063:1063:1063))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (584:584:584))
        (PORT datab (343:343:343) (423:423:423))
        (PORT datac (839:839:839) (799:799:799))
        (PORT datad (492:492:492) (487:487:487))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2407:2407:2407))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2404:2404:2404) (2350:2350:2350))
        (PORT ena (1301:1301:1301) (1237:1237:1237))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1329:1329:1329))
        (PORT datab (900:900:900) (873:873:873))
        (PORT datac (1284:1284:1284) (1262:1262:1262))
        (PORT datad (2172:2172:2172) (1998:1998:1998))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2411:2411:2411))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (6063:6063:6063) (6314:6314:6314))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5877:5877:5877) (5401:5401:5401))
        (PORT datab (4449:4449:4449) (4375:4375:4375))
        (PORT datac (3284:3284:3284) (3267:3267:3267))
        (PORT datad (1704:1704:1704) (1500:1500:1500))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2548:2548:2548))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (12491:12491:12491) (13169:13169:13169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8782:8782:8782) (8222:8222:8222))
        (PORT d[1] (10981:10981:10981) (10369:10369:10369))
        (PORT d[2] (6436:6436:6436) (6002:6002:6002))
        (PORT d[3] (9888:9888:9888) (9128:9128:9128))
        (PORT d[4] (7007:7007:7007) (6746:6746:6746))
        (PORT d[5] (8349:8349:8349) (7979:7979:7979))
        (PORT d[6] (10648:10648:10648) (10093:10093:10093))
        (PORT d[7] (6710:6710:6710) (6109:6109:6109))
        (PORT d[8] (4847:4847:4847) (4641:4641:4641))
        (PORT d[9] (7055:7055:7055) (6703:6703:6703))
        (PORT d[10] (11061:11061:11061) (10482:10482:10482))
        (PORT d[11] (8226:8226:8226) (7766:7766:7766))
        (PORT d[12] (8810:8810:8810) (8369:8369:8369))
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (PORT ena (12486:12486:12486) (13164:13164:13164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6975:6975:6975) (6569:6569:6569))
        (PORT clk (2811:2811:2811) (2826:2826:2826))
        (PORT ena (12486:12486:12486) (13164:13164:13164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4113:4113:4113))
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT ena (12491:12491:12491) (13169:13169:13169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2831:2831:2831))
        (PORT d[0] (12491:12491:12491) (13169:13169:13169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2816:2816:2816) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3549:3549:3549))
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (PORT ena (12503:12503:12503) (13180:13180:13180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8831:8831:8831) (8272:8272:8272))
        (PORT d[1] (11027:11027:11027) (10400:10400:10400))
        (PORT d[2] (7551:7551:7551) (7018:7018:7018))
        (PORT d[3] (9536:9536:9536) (8794:8794:8794))
        (PORT d[4] (6581:6581:6581) (6341:6341:6341))
        (PORT d[5] (8335:8335:8335) (7964:7964:7964))
        (PORT d[6] (10595:10595:10595) (10041:10041:10041))
        (PORT d[7] (6772:6772:6772) (6162:6162:6162))
        (PORT d[8] (4424:4424:4424) (4254:4254:4254))
        (PORT d[9] (7085:7085:7085) (6730:6730:6730))
        (PORT d[10] (10728:10728:10728) (10171:10171:10171))
        (PORT d[11] (7824:7824:7824) (7390:7390:7390))
        (PORT d[12] (8811:8811:8811) (8373:8373:8373))
        (PORT clk (2826:2826:2826) (2841:2841:2841))
        (PORT ena (12498:12498:12498) (13175:13175:13175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6335:6335:6335) (5991:5991:5991))
        (PORT clk (2826:2826:2826) (2841:2841:2841))
        (PORT ena (12498:12498:12498) (13175:13175:13175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4056:4056:4056) (4070:4070:4070))
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (PORT ena (12503:12503:12503) (13180:13180:13180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (PORT d[0] (12503:12503:12503) (13180:13180:13180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3325:3325:3325) (3315:3315:3315))
        (PORT datab (1173:1173:1173) (1076:1076:1076))
        (PORT datac (1155:1155:1155) (1048:1048:1048))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2649:2649:2649))
        (PORT clk (2829:2829:2829) (2846:2846:2846))
        (PORT ena (13338:13338:13338) (14023:14023:14023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8087:8087:8087) (7654:7654:7654))
        (PORT d[1] (12296:12296:12296) (11576:11576:11576))
        (PORT d[2] (10341:10341:10341) (9706:9706:9706))
        (PORT d[3] (9072:9072:9072) (8713:8713:8713))
        (PORT d[4] (8227:8227:8227) (7903:7903:7903))
        (PORT d[5] (8311:8311:8311) (7999:7999:7999))
        (PORT d[6] (11090:11090:11090) (10559:10559:10559))
        (PORT d[7] (10799:10799:10799) (9806:9806:9806))
        (PORT d[8] (6812:6812:6812) (6676:6676:6676))
        (PORT d[9] (9321:9321:9321) (8875:8875:8875))
        (PORT d[10] (9690:9690:9690) (9160:9160:9160))
        (PORT d[11] (8797:8797:8797) (8332:8332:8332))
        (PORT d[12] (8150:8150:8150) (7812:7812:7812))
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (PORT ena (13333:13333:13333) (14018:14018:14018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6076:6076:6076) (6106:6106:6106))
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (PORT ena (13333:13333:13333) (14018:14018:14018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4052:4052:4052) (4164:4164:4164))
        (PORT clk (2829:2829:2829) (2846:2846:2846))
        (PORT ena (13338:13338:13338) (14023:14023:14023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2846:2846:2846))
        (PORT d[0] (13338:13338:13338) (14023:14023:14023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3541:3541:3541))
        (PORT clk (2830:2830:2830) (2845:2845:2845))
        (PORT ena (12868:12868:12868) (13588:13588:13588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9129:9129:9129) (8521:8521:8521))
        (PORT d[1] (10518:10518:10518) (9928:9928:9928))
        (PORT d[2] (6427:6427:6427) (6001:6001:6001))
        (PORT d[3] (9511:9511:9511) (8760:8760:8760))
        (PORT d[4] (6539:6539:6539) (6300:6300:6300))
        (PORT d[5] (7882:7882:7882) (7537:7537:7537))
        (PORT d[6] (10604:10604:10604) (10038:10038:10038))
        (PORT d[7] (6765:6765:6765) (6155:6155:6155))
        (PORT d[8] (4403:4403:4403) (4233:4233:4233))
        (PORT d[9] (7476:7476:7476) (7089:7089:7089))
        (PORT d[10] (10650:10650:10650) (10093:10093:10093))
        (PORT d[11] (8278:8278:8278) (7813:7813:7813))
        (PORT d[12] (8804:8804:8804) (8366:8366:8366))
        (PORT clk (2826:2826:2826) (2840:2840:2840))
        (PORT ena (12863:12863:12863) (13583:13583:13583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3334:3334:3334))
        (PORT clk (2826:2826:2826) (2840:2840:2840))
        (PORT ena (12863:12863:12863) (13583:13583:13583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (4052:4052:4052))
        (PORT clk (2830:2830:2830) (2845:2845:2845))
        (PORT ena (12868:12868:12868) (13588:13588:13588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2845:2845:2845))
        (PORT d[0] (12868:12868:12868) (13588:13588:13588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1735:1735:1735))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1735:1735:1735))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3331:3331:3331) (3322:3322:3322))
        (PORT datab (2475:2475:2475) (2277:2277:2277))
        (PORT datac (5813:5813:5813) (5353:5353:5353))
        (PORT datad (766:766:766) (684:684:684))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5876:5876:5876) (5400:5400:5400))
        (PORT datab (4449:4449:4449) (4375:4375:4375))
        (PORT datac (234:234:234) (260:260:260))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3124:3124:3124))
        (PORT clk (2826:2826:2826) (2844:2844:2844))
        (PORT ena (12927:12927:12927) (13632:13632:13632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8421:8421:8421) (7885:7885:7885))
        (PORT d[1] (10939:10939:10939) (10307:10307:10307))
        (PORT d[2] (6827:6827:6827) (6356:6356:6356))
        (PORT d[3] (9483:9483:9483) (8738:8738:8738))
        (PORT d[4] (6582:6582:6582) (6340:6340:6340))
        (PORT d[5] (7874:7874:7874) (7528:7528:7528))
        (PORT d[6] (10259:10259:10259) (9716:9716:9716))
        (PORT d[7] (6350:6350:6350) (5759:5759:5759))
        (PORT d[8] (8270:8270:8270) (7968:7968:7968))
        (PORT d[9] (6629:6629:6629) (6308:6308:6308))
        (PORT d[10] (10286:10286:10286) (9749:9749:9749))
        (PORT d[11] (7361:7361:7361) (6951:6951:6951))
        (PORT d[12] (8451:8451:8451) (8035:8035:8035))
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (PORT ena (12922:12922:12922) (13627:13627:13627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7051:7051:7051) (6770:6770:6770))
        (PORT clk (2822:2822:2822) (2839:2839:2839))
        (PORT ena (12922:12922:12922) (13627:13627:13627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3653:3653:3653))
        (PORT clk (2826:2826:2826) (2844:2844:2844))
        (PORT ena (12927:12927:12927) (13632:13632:13632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2844:2844:2844))
        (PORT d[0] (12927:12927:12927) (13632:13632:13632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2827:2827:2827) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1734:1734:1734))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1734:1734:1734))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2175:2175:2175))
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (PORT ena (12499:12499:12499) (13176:13176:13176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8841:8841:8841) (8284:8284:8284))
        (PORT d[1] (10940:10940:10940) (10327:10327:10327))
        (PORT d[2] (7517:7517:7517) (6988:6988:6988))
        (PORT d[3] (9902:9902:9902) (9134:9134:9134))
        (PORT d[4] (6582:6582:6582) (6343:6343:6343))
        (PORT d[5] (8348:8348:8348) (7978:7978:7978))
        (PORT d[6] (10654:10654:10654) (10084:10084:10084))
        (PORT d[7] (6745:6745:6745) (6136:6136:6136))
        (PORT d[8] (4834:4834:4834) (4626:4626:4626))
        (PORT d[9] (7095:7095:7095) (6740:6740:6740))
        (PORT d[10] (10702:10702:10702) (10146:10146:10146))
        (PORT d[11] (8244:8244:8244) (7779:7779:7779))
        (PORT d[12] (8855:8855:8855) (8414:8414:8414))
        (PORT clk (2809:2809:2809) (2826:2826:2826))
        (PORT ena (12494:12494:12494) (13171:13171:13171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4364:4364:4364))
        (PORT clk (2809:2809:2809) (2826:2826:2826))
        (PORT ena (12494:12494:12494) (13171:13171:13171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4138:4138:4138) (4151:4151:4151))
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (PORT ena (12499:12499:12499) (13176:13176:13176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2831:2831:2831))
        (PORT d[0] (12499:12499:12499) (13176:13176:13176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2832:2832:2832))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2971:2971:2971))
        (PORT clk (2829:2829:2829) (2846:2846:2846))
        (PORT ena (13323:13323:13323) (14003:14003:14003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8119:8119:8119) (7686:7686:7686))
        (PORT d[1] (12558:12558:12558) (11800:11800:11800))
        (PORT d[2] (10332:10332:10332) (9693:9693:9693))
        (PORT d[3] (8680:8680:8680) (8351:8351:8351))
        (PORT d[4] (8190:8190:8190) (7867:7867:7867))
        (PORT d[5] (8344:8344:8344) (8027:8027:8027))
        (PORT d[6] (10666:10666:10666) (10161:10161:10161))
        (PORT d[7] (10835:10835:10835) (9843:9843:9843))
        (PORT d[8] (6319:6319:6319) (6213:6213:6213))
        (PORT d[9] (9320:9320:9320) (8875:8875:8875))
        (PORT d[10] (9700:9700:9700) (9164:9164:9164))
        (PORT d[11] (8756:8756:8756) (8294:8294:8294))
        (PORT d[12] (8179:8179:8179) (7834:7834:7834))
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (PORT ena (13318:13318:13318) (13998:13998:13998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5399:5399:5399) (5310:5310:5310))
        (PORT clk (2825:2825:2825) (2841:2841:2841))
        (PORT ena (13318:13318:13318) (13998:13998:13998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4163:4163:4163))
        (PORT clk (2829:2829:2829) (2846:2846:2846))
        (PORT ena (13323:13323:13323) (14003:14003:14003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2846:2846:2846))
        (PORT d[0] (13323:13323:13323) (14003:14003:14003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3058:3058:3058))
        (PORT clk (2813:2813:2813) (2833:2833:2833))
        (PORT ena (12931:12931:12931) (13588:13588:13588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8521:8521:8521) (8063:8063:8063))
        (PORT d[1] (12994:12994:12994) (12205:12205:12205))
        (PORT d[2] (10731:10731:10731) (10066:10066:10066))
        (PORT d[3] (9471:9471:9471) (9075:9075:9075))
        (PORT d[4] (8581:8581:8581) (8244:8244:8244))
        (PORT d[5] (8274:8274:8274) (7968:7968:7968))
        (PORT d[6] (11088:11088:11088) (10560:10560:10560))
        (PORT d[7] (11277:11277:11277) (10256:10256:10256))
        (PORT d[8] (6793:6793:6793) (6659:6659:6659))
        (PORT d[9] (5920:5920:5920) (5745:5745:5745))
        (PORT d[10] (10120:10120:10120) (9554:9554:9554))
        (PORT d[11] (9147:9147:9147) (8666:8666:8666))
        (PORT d[12] (8654:8654:8654) (8287:8287:8287))
        (PORT clk (2809:2809:2809) (2828:2828:2828))
        (PORT ena (12926:12926:12926) (13583:13583:13583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6553:6553:6553) (6251:6251:6251))
        (PORT clk (2809:2809:2809) (2828:2828:2828))
        (PORT ena (12926:12926:12926) (13583:13583:13583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4459:4459:4459) (4544:4544:4544))
        (PORT clk (2813:2813:2813) (2833:2833:2833))
        (PORT ena (12931:12931:12931) (13588:13588:13588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2833:2833:2833))
        (PORT d[0] (12931:12931:12931) (13588:13588:13588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2834:2834:2834))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1723:1723:1723))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3328:3328:3328) (3318:3318:3318))
        (PORT datab (2998:2998:2998) (2651:2651:2651))
        (PORT datac (5813:5813:5813) (5352:5352:5352))
        (PORT datad (2939:2939:2939) (2617:2617:2617))
        (IOPATH dataa combout (453:453:453) (418:418:418))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3332:3332:3332) (3324:3324:3324))
        (PORT datab (944:944:944) (899:899:899))
        (PORT datac (1168:1168:1168) (1052:1052:1052))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3522:3522:3522))
        (PORT clk (2829:2829:2829) (2845:2845:2845))
        (PORT ena (12887:12887:12887) (13590:13590:13590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8377:8377:8377) (7839:7839:7839))
        (PORT d[1] (10558:10558:10558) (9962:9962:9962))
        (PORT d[2] (7185:7185:7185) (6685:6685:6685))
        (PORT d[3] (9445:9445:9445) (8698:8698:8698))
        (PORT d[4] (6579:6579:6579) (6339:6339:6339))
        (PORT d[5] (7881:7881:7881) (7536:7536:7536))
        (PORT d[6] (10231:10231:10231) (9694:9694:9694))
        (PORT d[7] (6289:6289:6289) (5709:5709:5709))
        (PORT d[8] (3988:3988:3988) (3847:3847:3847))
        (PORT d[9] (6636:6636:6636) (6306:6306:6306))
        (PORT d[10] (10247:10247:10247) (9716:9716:9716))
        (PORT d[11] (7815:7815:7815) (7380:7380:7380))
        (PORT d[12] (8419:8419:8419) (7999:7999:7999))
        (PORT clk (2825:2825:2825) (2840:2840:2840))
        (PORT ena (12882:12882:12882) (13585:13585:13585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3183:3183:3183))
        (PORT clk (2825:2825:2825) (2840:2840:2840))
        (PORT ena (12882:12882:12882) (13585:13585:13585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3728:3728:3728))
        (PORT clk (2829:2829:2829) (2845:2845:2845))
        (PORT ena (12887:12887:12887) (13590:13590:13590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2845:2845:2845))
        (PORT d[0] (12887:12887:12887) (13590:13590:13590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1735:1735:1735))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1735:1735:1735))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3037:3037:3037))
        (PORT clk (2829:2829:2829) (2847:2847:2847))
        (PORT ena (12935:12935:12935) (13592:13592:13592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8538:8538:8538) (8079:8079:8079))
        (PORT d[1] (13025:13025:13025) (12232:12232:12232))
        (PORT d[2] (10339:10339:10339) (9700:9700:9700))
        (PORT d[3] (7850:7850:7850) (7514:7514:7514))
        (PORT d[4] (8239:8239:8239) (7925:7925:7925))
        (PORT d[5] (8312:8312:8312) (8000:8000:8000))
        (PORT d[6] (11076:11076:11076) (10548:10548:10548))
        (PORT d[7] (10783:10783:10783) (9794:9794:9794))
        (PORT d[8] (6780:6780:6780) (6645:6645:6645))
        (PORT d[9] (5181:5181:5181) (5073:5073:5073))
        (PORT d[10] (9647:9647:9647) (9127:9127:9127))
        (PORT d[11] (8144:8144:8144) (7735:7735:7735))
        (PORT d[12] (8610:8610:8610) (8243:8243:8243))
        (PORT clk (2825:2825:2825) (2842:2842:2842))
        (PORT ena (12930:12930:12930) (13587:13587:13587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3480:3480:3480))
        (PORT clk (2825:2825:2825) (2842:2842:2842))
        (PORT ena (12930:12930:12930) (13587:13587:13587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4410:4410:4410) (4497:4497:4497))
        (PORT clk (2829:2829:2829) (2847:2847:2847))
        (PORT ena (12935:12935:12935) (13592:13592:13592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2847:2847:2847))
        (PORT d[0] (12935:12935:12935) (13592:13592:13592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1737:1737:1737))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1737:1737:1737))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3018:3018:3018))
        (PORT clk (2825:2825:2825) (2845:2845:2845))
        (PORT ena (13331:13331:13331) (14010:14010:14010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8077:8077:8077) (7643:7643:7643))
        (PORT d[1] (11874:11874:11874) (11215:11215:11215))
        (PORT d[2] (10266:10266:10266) (9630:9630:9630))
        (PORT d[3] (9057:9057:9057) (8686:8686:8686))
        (PORT d[4] (8143:8143:8143) (7821:7821:7821))
        (PORT d[5] (7870:7870:7870) (7586:7586:7586))
        (PORT d[6] (10666:10666:10666) (10160:10160:10160))
        (PORT d[7] (10875:10875:10875) (9879:9879:9879))
        (PORT d[8] (6348:6348:6348) (6234:6234:6234))
        (PORT d[9] (9320:9320:9320) (8872:8872:8872))
        (PORT d[10] (9726:9726:9726) (9183:9183:9183))
        (PORT d[11] (8750:8750:8750) (8288:8288:8288))
        (PORT d[12] (8188:8188:8188) (7840:7840:7840))
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (PORT ena (13326:13326:13326) (14005:14005:14005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6641:6641:6641) (6318:6318:6318))
        (PORT clk (2821:2821:2821) (2840:2840:2840))
        (PORT ena (13326:13326:13326) (14005:14005:14005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4003:4003:4003) (4117:4117:4117))
        (PORT clk (2825:2825:2825) (2845:2845:2845))
        (PORT ena (13331:13331:13331) (14010:14010:14010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2845:2845:2845))
        (PORT d[0] (13331:13331:13331) (14010:14010:14010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2846:2846:2846))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1735:1735:1735))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1735:1735:1735))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2469:2469:2469))
        (PORT clk (2824:2824:2824) (2843:2843:2843))
        (PORT ena (12896:12896:12896) (13598:13598:13598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8414:8414:8414) (7877:7877:7877))
        (PORT d[1] (10633:10633:10633) (10032:10032:10032))
        (PORT d[2] (6775:6775:6775) (6258:6258:6258))
        (PORT d[3] (9118:9118:9118) (8396:8396:8396))
        (PORT d[4] (6540:6540:6540) (6299:6299:6299))
        (PORT d[5] (7900:7900:7900) (7550:7550:7550))
        (PORT d[6] (10183:10183:10183) (9650:9650:9650))
        (PORT d[7] (6339:6339:6339) (5751:5751:5751))
        (PORT d[8] (8229:8229:8229) (7929:7929:7929))
        (PORT d[9] (6671:6671:6671) (6333:6333:6333))
        (PORT d[10] (10285:10285:10285) (9748:9748:9748))
        (PORT d[11] (7414:7414:7414) (7002:7002:7002))
        (PORT d[12] (8409:8409:8409) (7997:7997:7997))
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (PORT ena (12891:12891:12891) (13593:13593:13593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6582:6582:6582) (6253:6253:6253))
        (PORT clk (2820:2820:2820) (2838:2838:2838))
        (PORT ena (12891:12891:12891) (13593:13593:13593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3668:3668:3668))
        (PORT clk (2824:2824:2824) (2843:2843:2843))
        (PORT ena (12896:12896:12896) (13598:13598:13598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
      (HOLD ena (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2843:2843:2843))
        (PORT d[0] (12896:12896:12896) (13598:13598:13598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2844:2844:2844))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2844:2844:2844))
        (IOPATH (posedge clk) pulse (0:0:0) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2844:2844:2844))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2844:2844:2844))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1733:1733:1733))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5876:5876:5876) (5400:5400:5400))
        (PORT datab (2989:2989:2989) (2639:2639:2639))
        (PORT datac (3281:3281:3281) (3263:3263:3263))
        (PORT datad (924:924:924) (862:862:862))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3333:3333:3333) (3325:3325:3325))
        (PORT datab (937:937:937) (869:869:869))
        (PORT datac (2518:2518:2518) (2293:2293:2293))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (309:309:309))
        (PORT datab (3925:3925:3925) (3682:3682:3682))
        (PORT datac (4407:4407:4407) (4337:4337:4337))
        (PORT datad (235:235:235) (253:253:253))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (484:484:484) (461:461:461))
        (PORT datad (3884:3884:3884) (3637:3637:3637))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1422:1422:1422))
        (PORT datab (361:361:361) (437:437:437))
        (PORT datac (294:294:294) (371:371:371))
        (PORT datad (901:901:901) (855:855:855))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (1945:1945:1945))
        (PORT datab (2464:2464:2464) (2389:2389:2389))
        (PORT datad (756:756:756) (683:683:683))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2945:2945:2945) (2869:2869:2869))
        (PORT datab (902:902:902) (844:844:844))
        (PORT datac (238:238:238) (264:264:264))
        (PORT datad (1870:1870:1870) (1696:1696:1696))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2392:2392:2392))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (PORT ena (2182:2182:2182) (2077:2077:2077))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_logic\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1886:1886:1886))
        (PORT datab (312:312:312) (339:339:339))
        (PORT datac (501:501:501) (482:482:482))
        (PORT datad (261:261:261) (295:295:295))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_logic\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1035:1035:1035))
        (PORT datab (1774:1774:1774) (1726:1726:1726))
        (PORT datac (1247:1247:1247) (1210:1210:1210))
        (PORT datad (1186:1186:1186) (1092:1092:1092))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_logic\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2406:2406:2406))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2392:2392:2392) (2342:2342:2342))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1017:1017:1017))
        (PORT datab (851:851:851) (804:804:804))
        (PORT datad (481:481:481) (448:448:448))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2418:2418:2418))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1386:1386:1386) (1343:1343:1343))
        (PORT clrn (2404:2404:2404) (2353:2353:2353))
        (PORT sclr (2150:2150:2150) (2060:2060:2060))
        (PORT sload (2283:2283:2283) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1365:1365:1365))
        (PORT datab (1229:1229:1229) (1190:1190:1190))
        (PORT datac (2598:2598:2598) (2410:2410:2410))
        (PORT datad (2094:2094:2094) (1975:1975:1975))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (651:651:651))
        (PORT datab (404:404:404) (502:502:502))
        (PORT datad (358:358:358) (414:414:414))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2400:2400:2400))
        (PORT asdata (1002:1002:1002) (1021:1021:1021))
        (PORT clrn (2393:2393:2393) (2341:2341:2341))
        (PORT ena (1711:1711:1711) (1628:1628:1628))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (650:650:650))
        (PORT datab (405:405:405) (503:503:503))
        (PORT datad (358:358:358) (413:413:413))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (953:953:953))
        (PORT datab (944:944:944) (914:914:914))
        (PORT datac (920:920:920) (917:917:917))
        (PORT datad (534:534:534) (559:559:559))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (847:847:847))
        (PORT datab (943:943:943) (948:948:948))
        (PORT datac (492:492:492) (466:466:466))
        (PORT datad (1169:1169:1169) (1071:1071:1071))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2401:2401:2401))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2398:2398:2398))
        (PORT asdata (1677:1677:1677) (1644:1644:1644))
        (PORT clrn (2394:2394:2394) (2341:2341:2341))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (937:937:937))
        (PORT datab (958:958:958) (953:953:953))
        (PORT datac (858:858:858) (831:831:831))
        (PORT datad (1694:1694:1694) (1571:1571:1571))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (1936:1936:1936))
        (PORT datab (2517:2517:2517) (2437:2437:2437))
        (PORT datad (1535:1535:1535) (1384:1384:1384))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1069:1069:1069))
        (PORT datab (3692:3692:3692) (3505:3505:3505))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (900:900:900) (863:863:863))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2399:2399:2399))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2385:2385:2385) (2333:2333:2333))
        (PORT ena (2020:2020:2020) (1900:1900:1900))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_jmp_direct\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1256:1256:1256))
        (PORT datab (1314:1314:1314) (1280:1280:1280))
        (PORT datac (1288:1288:1288) (1260:1260:1260))
        (PORT datad (1484:1484:1484) (1371:1371:1371))
        (IOPATH dataa combout (392:392:392) (407:407:407))
        (IOPATH datab combout (393:393:393) (412:412:412))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_jmp_direct\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2403:2403:2403))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2339:2339:2339))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1288:1288:1288) (1297:1297:1297))
        (PORT datad (1368:1368:1368) (1343:1343:1343))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (804:804:804))
        (PORT datab (1194:1194:1194) (1172:1172:1172))
        (PORT datad (763:763:763) (684:684:684))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2405:2405:2405))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1550:1550:1550) (1443:1443:1443))
        (PORT clrn (2388:2388:2388) (2339:2339:2339))
        (PORT sload (2043:2043:2043) (2002:2002:2002))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1516:1516:1516))
        (PORT datab (885:885:885) (843:843:843))
        (PORT datad (2243:2243:2243) (2052:2052:2052))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (922:922:922) (903:903:903))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (PORT sclr (1416:1416:1416) (1558:1558:1558))
        (PORT sload (1509:1509:1509) (1636:1636:1636))
        (PORT ena (1146:1146:1146) (1173:1173:1173))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (841:841:841))
        (PORT datab (860:860:860) (832:832:832))
        (PORT datac (909:909:909) (906:906:906))
        (PORT datad (522:522:522) (546:546:546))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (602:602:602))
        (PORT datad (502:502:502) (530:530:530))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (978:978:978))
        (PORT datab (562:562:562) (601:601:601))
        (PORT datac (1428:1428:1428) (1340:1340:1340))
        (PORT datad (566:566:566) (601:601:601))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (322:322:322))
        (PORT datab (283:283:283) (314:314:314))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1418:1418:1418))
        (PORT datab (1232:1232:1232) (1196:1196:1196))
        (PORT datac (1212:1212:1212) (1121:1121:1121))
        (PORT datad (1137:1137:1137) (1024:1024:1024))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (920:920:920))
        (PORT datab (343:343:343) (426:426:426))
        (PORT datac (858:858:858) (820:820:820))
        (PORT datad (295:295:295) (365:365:365))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2410:2410:2410) (2358:2358:2358))
        (PORT ena (2031:2031:2031) (1912:1912:1912))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3182:3182:3182) (3012:3012:3012))
        (PORT datab (773:773:773) (709:709:709))
        (PORT datac (252:252:252) (288:288:288))
        (PORT datad (887:887:887) (870:870:870))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|hold_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2611:2611:2611) (2469:2469:2469))
        (PORT datab (2125:2125:2125) (2003:2003:2003))
        (PORT datad (1264:1264:1264) (1240:1240:1240))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1080:1080:1080))
        (PORT datab (670:670:670) (694:694:694))
        (PORT datac (968:968:968) (997:997:997))
        (PORT datad (569:569:569) (601:601:601))
        (IOPATH dataa combout (438:438:438) (448:448:448))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (938:938:938))
        (PORT datab (1276:1276:1276) (1170:1170:1170))
        (PORT datac (239:239:239) (265:265:265))
        (PORT datad (785:785:785) (699:699:699))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2605:2605:2605) (2462:2462:2462))
        (PORT datab (1369:1369:1369) (1314:1314:1314))
        (PORT datac (2310:2310:2310) (2194:2194:2194))
        (PORT datad (1266:1266:1266) (1243:1243:1243))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (901:901:901) (903:903:903))
        (PORT datac (2582:2582:2582) (2373:2373:2373))
        (PORT datad (595:595:595) (627:627:627))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (935:935:935))
        (PORT datab (1883:1883:1883) (1693:1693:1693))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (1510:1510:1510) (1362:1362:1362))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (885:885:885) (849:849:849))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (455:455:455) (473:473:473))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (859:859:859))
        (PORT datab (407:407:407) (509:509:509))
        (PORT datad (253:253:253) (277:277:277))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2408:2408:2408))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2892:2892:2892) (2818:2818:2818))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|cp_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (487:487:487))
        (PORT datab (401:401:401) (501:501:501))
        (PORT datac (971:971:971) (974:974:974))
        (PORT datad (301:301:301) (374:374:374))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1106:1106:1106))
        (PORT datac (1140:1140:1140) (1034:1034:1034))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (338:338:338))
        (PORT datab (387:387:387) (476:476:476))
        (PORT datac (969:969:969) (998:998:998))
        (PORT datad (272:272:272) (296:296:296))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1156:1156:1156))
        (PORT datab (1021:1021:1021) (1037:1037:1037))
        (PORT datac (619:619:619) (660:660:660))
        (PORT datad (1214:1214:1214) (1153:1153:1153))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (656:656:656))
        (PORT datab (292:292:292) (326:326:326))
        (PORT datad (249:249:249) (271:271:271))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (651:651:651))
        (PORT datab (1631:1631:1631) (1544:1544:1544))
        (PORT datac (304:304:304) (390:390:390))
        (PORT datad (2237:2237:2237) (2088:2088:2088))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (657:657:657))
        (PORT datab (411:411:411) (509:509:509))
        (PORT datad (240:240:240) (258:258:258))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1568:1568:1568))
        (PORT datab (401:401:401) (498:498:498))
        (PORT datac (565:565:565) (601:601:601))
        (PORT datad (2238:2238:2238) (2090:2090:2090))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (440:440:440))
        (PORT datab (339:339:339) (416:416:416))
        (PORT datac (566:566:566) (602:602:602))
        (PORT datad (236:236:236) (254:254:254))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (652:652:652))
        (PORT datab (386:386:386) (476:476:476))
        (PORT datac (616:616:616) (657:657:657))
        (PORT datad (1193:1193:1193) (1081:1081:1081))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1907:1907:1907) (1722:1722:1722))
        (PORT datab (946:946:946) (899:899:899))
        (PORT datac (740:740:740) (665:665:665))
        (PORT datad (1272:1272:1272) (1199:1199:1199))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1200:1200:1200))
        (PORT datab (1187:1187:1187) (1116:1116:1116))
        (PORT datac (885:885:885) (835:835:835))
        (PORT datad (888:888:888) (852:852:852))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1719:1719:1719))
        (PORT datab (1244:1244:1244) (1124:1124:1124))
        (PORT datac (884:884:884) (834:834:834))
        (PORT datad (889:889:889) (853:853:853))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1620:1620:1620))
        (PORT datab (1614:1614:1614) (1507:1507:1507))
        (PORT datac (1812:1812:1812) (1667:1667:1667))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (485:485:485))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (237:237:237) (255:255:255))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (413:413:413))
        (PORT datad (1587:1587:1587) (1482:1482:1482))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1729:1729:1729))
        (PORT datab (1644:1644:1644) (1501:1501:1501))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2403:2403:2403) (2352:2352:2352))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1751:1751:1751) (1666:1666:1666))
        (PORT datac (1268:1268:1268) (1196:1196:1196))
        (PORT datad (346:346:346) (434:434:434))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (312:312:312))
        (PORT datab (1022:1022:1022) (1037:1037:1037))
        (PORT datac (252:252:252) (290:290:290))
        (PORT datad (1482:1482:1482) (1304:1304:1304))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (506:506:506))
        (PORT datab (560:560:560) (537:537:537))
        (PORT datac (321:321:321) (399:399:399))
        (PORT datad (368:368:368) (463:463:463))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (469:469:469))
        (PORT datac (308:308:308) (396:396:396))
        (PORT datad (355:355:355) (449:449:449))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (313:313:313))
        (PORT datab (561:561:561) (539:539:539))
        (PORT datac (265:265:265) (291:291:291))
        (PORT datad (364:364:364) (458:458:458))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2383:2383:2383))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2388:2388:2388) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2384:2384:2384))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2389:2389:2389) (2336:2336:2336))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (674:674:674) (698:698:698))
        (PORT datad (245:245:245) (266:266:266))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2394:2394:2394))
        (PORT asdata (1524:1524:1524) (1401:1401:1401))
        (PORT clrn (2381:2381:2381) (2329:2329:2329))
        (PORT ena (1768:1768:1768) (1840:1840:1840))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (898:898:898))
        (PORT datab (1478:1478:1478) (1340:1340:1340))
        (PORT datac (760:760:760) (732:732:732))
        (PORT datad (899:899:899) (852:852:852))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1436:1436:1436))
        (PORT datab (1477:1477:1477) (1340:1340:1340))
        (PORT datac (863:863:863) (818:818:818))
        (PORT datad (1487:1487:1487) (1369:1369:1369))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1420:1420:1420))
        (PORT datab (1471:1471:1471) (1341:1341:1341))
        (PORT datad (1514:1514:1514) (1427:1427:1427))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (319:319:319))
        (PORT datac (246:246:246) (277:277:277))
        (PORT datad (248:248:248) (270:270:270))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|i_read_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1724:1724:1724))
        (PORT datad (988:988:988) (973:973:973))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|i_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2403:2403:2403) (2352:2352:2352))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2109:2109:2109) (1976:1976:1976))
        (PORT datab (288:288:288) (321:321:321))
        (PORT datac (247:247:247) (279:279:279))
        (PORT datad (250:250:250) (272:272:272))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2390:2390:2390))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2829:2829:2829) (2747:2747:2747))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT asdata (2008:2008:2008) (1937:1937:1937))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (422:422:422))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1689:1689:1689) (1627:1627:1627))
        (PORT clrn (2397:2397:2397) (2345:2345:2345))
        (PORT sload (1751:1751:1751) (1824:1824:1824))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (431:431:431))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2039:2039:2039) (1956:1956:1956))
        (PORT clrn (2397:2397:2397) (2345:2345:2345))
        (PORT sload (1751:1751:1751) (1824:1824:1824))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (425:425:425))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (2100:2100:2100) (2002:2002:2002))
        (PORT clrn (2397:2397:2397) (2345:2345:2345))
        (PORT sload (1751:1751:1751) (1824:1824:1824))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (431:431:431))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1920:1920:1920) (1900:1900:1900))
        (PORT clrn (2397:2397:2397) (2345:2345:2345))
        (PORT sload (1751:1751:1751) (1824:1824:1824))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (381:381:381))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2410:2410:2410))
        (PORT d (99:99:99) (115:115:115))
        (PORT asdata (1626:1626:1626) (1575:1575:1575))
        (PORT clrn (2397:2397:2397) (2345:2345:2345))
        (PORT sload (1751:1751:1751) (1824:1824:1824))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sload (posedge clk) (212:212:212))
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (431:431:431))
        (PORT datad (303:303:303) (379:379:379))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1008:1008:1008))
        (PORT datab (341:341:341) (423:423:423))
        (PORT datac (299:299:299) (383:383:383))
        (PORT datad (301:301:301) (378:378:378))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1024:1024:1024))
        (PORT datab (1306:1306:1306) (1274:1274:1274))
        (PORT datac (236:236:236) (262:262:262))
        (PORT datad (239:239:239) (258:258:258))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (437:437:437) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (411:411:411))
        (PORT datad (361:361:361) (442:442:442))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1189:1189:1189))
        (PORT datab (360:360:360) (436:436:436))
        (PORT datad (238:238:238) (256:256:256))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (440:440:440) (462:462:462))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1357:1357:1357))
        (PORT datab (1439:1439:1439) (1395:1395:1395))
        (PORT datac (445:445:445) (417:417:417))
        (PORT datad (959:959:959) (955:955:955))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (435:435:435) (424:424:424))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (596:596:596))
        (PORT datab (402:402:402) (485:485:485))
        (PORT datad (437:437:437) (413:413:413))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (455:455:455) (412:412:412))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1103:1103:1103))
        (PORT datab (406:406:406) (508:508:508))
        (PORT datac (1058:1058:1058) (961:961:961))
        (PORT datad (252:252:252) (276:276:276))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (913:913:913) (922:922:922))
        (PORT datad (810:810:810) (763:763:763))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (466:466:466))
        (PORT datad (808:808:808) (761:761:761))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2417:2417:2417))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2351:2351:2351))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1743:1743:1743))
        (PORT datab (946:946:946) (910:910:910))
        (PORT datad (1327:1327:1327) (1332:1332:1332))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (337:337:337))
        (PORT datab (275:275:275) (300:300:300))
        (PORT datac (262:262:262) (287:287:287))
        (PORT datad (511:511:511) (489:489:489))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (235:235:235) (261:261:261))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (781:781:781))
        (PORT datac (271:271:271) (301:301:301))
        (PORT datad (250:250:250) (272:272:272))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2413:2413:2413))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2401:2401:2401) (2349:2349:2349))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wren\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1872:1872:1872))
        (PORT datac (1527:1527:1527) (1434:1434:1434))
        (PORT datad (1574:1574:1574) (1510:1510:1510))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2621:2621:2621) (2467:2467:2467))
        (PORT datac (1949:1949:1949) (1802:1802:1802))
        (PORT datad (1948:1948:1948) (1802:1802:1802))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2393:2393:2393))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2329:2329:2329))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (912:912:912) (902:902:902))
        (PORT datad (1635:1635:1635) (1545:1545:1545))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (PORT ena (1960:1960:1960) (1844:1844:1844))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (900:900:900))
        (PORT datab (861:861:861) (827:827:827))
        (PORT datac (1179:1179:1179) (1150:1150:1150))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (302:302:302))
        (PORT datac (305:305:305) (388:388:388))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|txd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (441:441:441))
        (PORT datad (304:304:304) (377:377:377))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|txd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2388:2388:2388))
        (PORT d (99:99:99) (115:115:115))
        (PORT clrn (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
        (IOPATH (negedge clrn) q (247:247:247) (247:247:247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (322:322:322) (400:400:400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (956:956:956) (932:932:932))
      )
    )
  )
)
