/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  reg [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_39z;
  reg [16:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[133:124] + { in_data[183:181], celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z } + { in_data[66:57], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_3z[8:5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_5z } + { celloutsig_0_3z[13:5], celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_23z = { celloutsig_0_19z[5:1], celloutsig_0_1z } + { in_data[59:55], celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_5z[4:0] === { celloutsig_1_13z[2:0], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[64:55], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z } === { celloutsig_0_3z[15:14], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_3z[6:0] && in_data[136:130];
  assign celloutsig_0_11z = celloutsig_0_3z[15:8] && celloutsig_0_3z[13:6];
  assign celloutsig_0_16z = in_data[21:17] && { celloutsig_0_10z[3:1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_1z[6:5], celloutsig_1_4z } || in_data[115:113];
  assign celloutsig_0_8z = { celloutsig_0_3z[13:7], celloutsig_0_2z, celloutsig_0_4z } || in_data[78:70];
  assign celloutsig_0_12z = { in_data[58:33], celloutsig_0_8z, celloutsig_0_0z } || { celloutsig_0_3z[10:5], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_25z = { in_data[87:85], celloutsig_0_14z } || { celloutsig_0_19z[2:0], celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_15z[14:1] || { celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_18z } || { celloutsig_0_21z[5], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_15z = in_data[123:117] < { celloutsig_1_6z[3:0], celloutsig_1_7z };
  assign celloutsig_0_18z = celloutsig_0_3z[12:1] < in_data[24:13];
  assign celloutsig_0_62z = celloutsig_0_31z[4] & ~(celloutsig_0_23z[0]);
  assign celloutsig_0_1z = in_data[92] & ~(in_data[62]);
  assign celloutsig_1_0z = in_data[160:158] * in_data[122:120];
  assign celloutsig_0_19z = { celloutsig_0_3z[15], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z } * { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_36z = celloutsig_0_17z[9:4] != { celloutsig_0_15z[10:6], celloutsig_0_8z };
  assign celloutsig_0_6z = in_data[37:31] != { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_61z = - { celloutsig_0_20z[12:8], celloutsig_0_43z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_5z = - celloutsig_1_1z[5:0];
  assign celloutsig_0_0z = in_data[81:68] !== in_data[55:42];
  assign celloutsig_0_5z = celloutsig_0_3z[16:1] !== { celloutsig_0_3z[13:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = & { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z[12:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_22z = & celloutsig_0_17z[7:5];
  assign celloutsig_0_34z = ^ in_data[88:66];
  assign celloutsig_0_43z = ^ { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_1_2z = ^ { in_data[117], celloutsig_1_0z };
  assign celloutsig_1_14z = ^ { celloutsig_1_5z[5:4], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_2z = ^ in_data[42:38];
  assign celloutsig_0_39z = { celloutsig_0_19z[2:0], celloutsig_0_34z } << { celloutsig_0_20z[8:6], celloutsig_0_36z };
  assign celloutsig_0_10z = { in_data[15:11], celloutsig_0_0z } << { in_data[52:51], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_9z = celloutsig_1_5z[4:1] >> celloutsig_1_6z[4:1];
  assign celloutsig_1_10z = celloutsig_1_5z[5:3] >> celloutsig_1_1z[6:4];
  assign celloutsig_1_1z = { in_data[149], celloutsig_1_0z, celloutsig_1_0z } >>> in_data[163:157];
  assign celloutsig_1_6z = { celloutsig_1_3z[2:1], celloutsig_1_0z } >>> celloutsig_1_1z[6:2];
  assign celloutsig_0_31z = { celloutsig_0_20z[11:2], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_12z } ^ { celloutsig_0_10z[2:0], celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_20z };
  assign celloutsig_1_13z = in_data[117:109] ^ { celloutsig_1_1z[6:5], celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_16z = { celloutsig_1_6z[1:0], celloutsig_1_2z } ^ { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_20z = { celloutsig_0_15z[17:9], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_8z } ^ { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_7z = celloutsig_1_1z[4:2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_21z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_21z = celloutsig_0_20z[9:4];
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 17'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = in_data[84:68];
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_3z[15] & celloutsig_0_3z[16]));
  assign celloutsig_1_19z = ~((celloutsig_1_0z[1] & celloutsig_1_16z[0]) | (in_data[136] & celloutsig_1_14z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z & celloutsig_0_0z) | (in_data[47] & celloutsig_0_5z));
  assign celloutsig_0_9z = ~((in_data[85] & celloutsig_0_7z) | (celloutsig_0_1z & celloutsig_0_4z));
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
