# VHDL_PROJECT
 Design a three 4-bit numbers adder
 My design for project & 
The Quartus design for project :
 ![pdisc](https://github.com/Hiba-Saabneh/VHDL_PROJECT/assets/121882823/04fdc0cc-ce94-4c9b-80c5-bb819044bd81)
 *************************************************************************************************************
![programtem](https://github.com/Hiba-Saabneh/VHDL_PROJECT/assets/121882823/e7f8a261-cec8-419a-be6d-73c9496b89c4)
***************************************************************************************************************
![test](https://github.com/Hiba-Saabneh/VHDL_PROJECT/assets/121882823/ae99697e-a073-453f-8008-19a6aa1c0c12)

