

================================================================
== Vitis HLS Report for 'aes_invRound'
================================================================
* Date:           Wed Apr 17 16:02:05 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|      117|  0.810 us|  1.170 us|   81|  117|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104   |aes_invRound_Pipeline_VITIS_LOOP_507_1   |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112    |aes_invRound_Pipeline_invShiftRowLoop    |        2|        5|  20.000 ns|  50.000 ns|    2|    5|       no|
        |grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127   |aes_invRound_Pipeline_VITIS_LOOP_308_1   |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135  |aes_invRound_Pipeline_invMixColumnsLoop  |       30|       30|   0.300 us|   0.300 us|   30|   30|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_515_1  |        8|       44|    2 ~ 11|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_loc = alloca i64 1"   --->   Operation 14 'alloca' 'tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc4 = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc3 = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln515 = store i3 0, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 18 'store' 'store_ln515' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.inc.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 19 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_16 = load i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 20 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln515 = trunc i3 %i_16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 21 'trunc' 'trunc_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln515 = icmp_eq  i3 %i_16, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 22 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%i_17 = add i3 %i_16, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 24 'add' 'i_17' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln515 = br i1 %icmp_ln515, void %for.inc.i.split, void %for.inc.i5.preheader" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 25 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513]   --->   Operation 26 'specloopname' 'specloopname_ln513' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln515, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i4 %shl_ln" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 28 'zext' 'zext_ln516' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr i8 %state, i64 0, i64 %zext_ln516" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 29 'getelementptr' 'state_addr_12' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%add_ptr_i_sum14 = or i4 %shl_ln, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 30 'or' 'add_ptr_i_sum14' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%add_ptr_i_sum14_cast = zext i4 %add_ptr_i_sum14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 31 'zext' 'add_ptr_i_sum14_cast' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum14_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 32 'getelementptr' 'state_addr' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.95ns)   --->   "%icmp_ln525 = icmp_eq  i2 %trunc_ln515, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 33 'icmp' 'icmp_ln525' <Predicate = (!icmp_ln515)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %for.body.lr.ph.i.i, void %_Z11invShiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 34 'br' 'br_ln525' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln530 = or i4 %shl_ln, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 35 'or' 'or_ln530' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i4 %or_ln530" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 36 'zext' 'zext_ln530' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr i8 %state, i64 0, i64 %zext_ln530" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 37 'getelementptr' 'state_addr_13' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 38 'load' 'state_load' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%state_load_11 = load i4 %state_addr_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 39 'load' 'state_load_11' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_VITIS_LOOP_507_1, i8 %state, i8 %rsbox"   --->   Operation 40 'call' 'call_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2316 = or i4 %shl_ln, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 41 'or' 'add_ptr_i_sum2316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2316_cast = zext i4 %add_ptr_i_sum2316" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 42 'zext' 'add_ptr_i_sum2316_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum2316_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 43 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 44 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%state_load_11 = load i4 %state_addr_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 45 'load' 'state_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%state_load_12 = load i4 %state_addr_14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 46 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%state_load_13 = load i4 %state_addr_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 47 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 3.91>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%state_load_12 = load i4 %state_addr_14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 48 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%state_load_13 = load i4 %state_addr_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 49 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 50 [2/2] (1.58ns)   --->   "%call_ln530 = call void @aes_invRound_Pipeline_invShiftRowLoop, i8 %state_load_13, i8 %state_load_12, i8 %state_load_11, i8 %state_load, i2 %trunc_ln515, i8 %p_loc, i8 %p_loc3, i8 %p_loc4, i8 %tmp_loc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 50 'call' 'call_ln530' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 51 [1/2] (0.95ns)   --->   "%call_ln530 = call void @aes_invRound_Pipeline_invShiftRowLoop, i8 %state_load_13, i8 %state_load_12, i8 %state_load_11, i8 %state_load, i2 %trunc_ln515, i8 %p_loc, i8 %p_loc3, i8 %p_loc4, i8 %tmp_loc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 51 'call' 'call_ln530' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_loc4_load = load i8 %p_loc4"   --->   Operation 52 'load' 'p_loc4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_loc_load = load i8 %tmp_loc"   --->   Operation 53 'load' 'tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln528 = store i8 %tmp_loc_load, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 54 'store' 'store_ln528' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc4_load, i4 %state_addr_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 55 'store' 'store_ln530' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 56 'load' 'p_loc_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%p_loc3_load = load i8 %p_loc3"   --->   Operation 57 'load' 'p_loc3_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc3_load, i4 %state_addr_14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 58 'store' 'store_ln530' <Predicate = (!icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc_load, i4 %state_addr_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 59 'store' 'store_ln530' <Predicate = (!icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln533 = br void %_Z11invShiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:533]   --->   Operation 60 'br' 'br_ln533' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln515 = store i3 %i_17, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 61 'store' 'store_ln515' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.inc.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 62 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_VITIS_LOOP_507_1, i8 %state, i8 %rsbox"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_invMixColumnsLoop, i8 %state"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_invMixColumnsLoop, i8 %state"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln594 = ret" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:594]   --->   Operation 68 'ret' 'ret_ln594' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ roundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111111100000]
tmp_loc                (alloca           ) [ 0011111100000]
p_loc4                 (alloca           ) [ 0011111100000]
p_loc3                 (alloca           ) [ 0011111100000]
p_loc                  (alloca           ) [ 0011111100000]
store_ln515            (store            ) [ 0000000000000]
br_ln515               (br               ) [ 0000000000000]
i_16                   (load             ) [ 0000000000000]
trunc_ln515            (trunc            ) [ 0001110000000]
icmp_ln515             (icmp             ) [ 0011111100000]
empty                  (speclooptripcount) [ 0000000000000]
i_17                   (add              ) [ 0001111100000]
br_ln515               (br               ) [ 0000000000000]
specloopname_ln513     (specloopname     ) [ 0000000000000]
shl_ln                 (bitconcatenate   ) [ 0001000000000]
zext_ln516             (zext             ) [ 0000000000000]
state_addr_12          (getelementptr    ) [ 0001111100000]
add_ptr_i_sum14        (or               ) [ 0000000000000]
add_ptr_i_sum14_cast   (zext             ) [ 0000000000000]
state_addr             (getelementptr    ) [ 0001111000000]
icmp_ln525             (icmp             ) [ 0011111100000]
br_ln525               (br               ) [ 0000000000000]
or_ln530               (or               ) [ 0000000000000]
zext_ln530             (zext             ) [ 0000000000000]
state_addr_13          (getelementptr    ) [ 0001111000000]
add_ptr_i_sum2316      (or               ) [ 0000000000000]
add_ptr_i_sum2316_cast (zext             ) [ 0000000000000]
state_addr_14          (getelementptr    ) [ 0010111100000]
state_load             (load             ) [ 0000110000000]
state_load_11          (load             ) [ 0000110000000]
state_load_12          (load             ) [ 0000010000000]
state_load_13          (load             ) [ 0000010000000]
call_ln530             (call             ) [ 0000000000000]
p_loc4_load            (load             ) [ 0000000000000]
tmp_loc_load           (load             ) [ 0000000000000]
store_ln528            (store            ) [ 0000000000000]
store_ln530            (store            ) [ 0000000000000]
p_loc_load             (load             ) [ 0000000000000]
p_loc3_load            (load             ) [ 0000000000000]
store_ln530            (store            ) [ 0000000000000]
store_ln530            (store            ) [ 0000000000000]
br_ln533               (br               ) [ 0000000000000]
store_ln515            (store            ) [ 0000000000000]
br_ln515               (br               ) [ 0000000000000]
call_ln0               (call             ) [ 0000000000000]
call_ln0               (call             ) [ 0000000000000]
call_ln0               (call             ) [ 0000000000000]
ret_ln594              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="roundKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rsbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invRound_Pipeline_VITIS_LOOP_507_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invRound_Pipeline_invShiftRowLoop"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invRound_Pipeline_VITIS_LOOP_308_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invRound_Pipeline_invMixColumnsLoop"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_loc4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_loc3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="state_addr_12_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_12/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="state_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="state_addr_13_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_13/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="4" slack="0"/>
<pin id="91" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
<pin id="93" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/2 state_load_11/2 state_load_12/3 state_load_13/3 store_ln528/6 store_ln530/6 store_ln530/7 store_ln530/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="state_addr_14_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_14/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="0" index="3" bw="8" slack="1"/>
<pin id="117" dir="0" index="4" bw="8" slack="1"/>
<pin id="118" dir="0" index="5" bw="2" slack="2"/>
<pin id="119" dir="0" index="6" bw="8" slack="3"/>
<pin id="120" dir="0" index="7" bw="8" slack="3"/>
<pin id="121" dir="0" index="8" bw="8" slack="3"/>
<pin id="122" dir="0" index="9" bw="8" slack="3"/>
<pin id="123" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln530/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln515_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_16_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="1"/>
<pin id="148" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln515_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln515/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln515_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln515/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_17_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="shl_ln_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln516_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ptr_i_sum14_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="add_ptr_i_sum14/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ptr_i_sum14_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr_i_sum14_cast/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln525_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln525/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="or_ln530_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln530/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln530_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln530/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ptr_i_sum2316_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="add_ptr_i_sum2316/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ptr_i_sum2316_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr_i_sum2316_cast/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_loc4_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="5"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc4_load/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_loc_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="5"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_loc_load/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_loc_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="6"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_loc3_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="6"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc3_load/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln515_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="5"/>
<pin id="234" dir="0" index="1" bw="3" slack="6"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_loc_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="3"/>
<pin id="245" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_loc "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_loc4_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="3"/>
<pin id="251" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_loc4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_loc3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="3"/>
<pin id="257" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_loc3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_loc_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="3"/>
<pin id="263" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="267" class="1005" name="trunc_ln515_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="2"/>
<pin id="269" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln515 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_17_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="5"/>
<pin id="277" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="280" class="1005" name="shl_ln_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="285" class="1005" name="state_addr_12_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_12 "/>
</bind>
</comp>

<comp id="290" class="1005" name="state_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="icmp_ln525_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="5"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln525 "/>
</bind>
</comp>

<comp id="299" class="1005" name="state_addr_13_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_13 "/>
</bind>
</comp>

<comp id="304" class="1005" name="state_addr_14_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_14 "/>
</bind>
</comp>

<comp id="309" class="1005" name="state_load_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="314" class="1005" name="state_load_11_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_11 "/>
</bind>
</comp>

<comp id="319" class="1005" name="state_load_12_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_12 "/>
</bind>
</comp>

<comp id="324" class="1005" name="state_load_13_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="71" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="95"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="85" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="85" pin="7"/><net_sink comp="112" pin=2"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="146" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="146" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="149" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="182"><net_src comp="165" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="193"><net_src comp="149" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="165" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="239"><net_src comp="44" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="246"><net_src comp="48" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="112" pin=9"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="252"><net_src comp="52" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="258"><net_src comp="56" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="112" pin=7"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="264"><net_src comp="60" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="270"><net_src comp="149" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="112" pin=5"/></net>

<net id="278"><net_src comp="159" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="283"><net_src comp="165" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="288"><net_src comp="64" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="293"><net_src comp="71" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="298"><net_src comp="189" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="78" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="307"><net_src comp="96" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="312"><net_src comp="85" pin="7"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="317"><net_src comp="85" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="322"><net_src comp="85" pin="7"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="327"><net_src comp="85" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {2 6 7 8 9 10 11 12 }
 - Input state : 
	Port: aes_invRound : state | {2 3 4 8 9 10 11 12 }
	Port: aes_invRound : roundKey | {9 10 }
	Port: aes_invRound : rsbox | {2 8 }
  - Chain level:
	State 1
		store_ln515 : 1
	State 2
		trunc_ln515 : 1
		icmp_ln515 : 1
		i_17 : 1
		br_ln515 : 2
		shl_ln : 2
		zext_ln516 : 3
		state_addr_12 : 4
		add_ptr_i_sum14 : 3
		add_ptr_i_sum14_cast : 3
		state_addr : 4
		icmp_ln525 : 2
		br_ln525 : 3
		or_ln530 : 3
		zext_ln530 : 3
		state_addr_13 : 4
		state_load : 5
		state_load_11 : 5
	State 3
		state_addr_14 : 1
		state_load_12 : 2
	State 4
		call_ln530 : 1
	State 5
	State 6
		store_ln528 : 1
		store_ln530 : 1
	State 7
		store_ln530 : 1
		store_ln530 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |  grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104 |  3.176  |    18   |    40   |
|   call   |  grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112  |    0    |    36   |    18   |
|          |  grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127 |  3.176  |    13   |    48   |
|          | grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135 |  20.249 |   121   |   653   |
|----------|----------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln515_fu_153                 |    0    |    0    |    8    |
|          |                  icmp_ln525_fu_189                 |    0    |    0    |    8    |
|----------|----------------------------------------------------|---------|---------|---------|
|    add   |                     i_17_fu_159                    |    0    |    0    |    11   |
|----------|----------------------------------------------------|---------|---------|---------|
|   trunc  |                 trunc_ln515_fu_149                 |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    shl_ln_fu_165                   |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                  zext_ln516_fu_173                 |    0    |    0    |    0    |
|   zext   |             add_ptr_i_sum14_cast_fu_184            |    0    |    0    |    0    |
|          |                  zext_ln530_fu_201                 |    0    |    0    |    0    |
|          |            add_ptr_i_sum2316_cast_fu_211           |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |               add_ptr_i_sum14_fu_178               |    0    |    0    |    0    |
|    or    |                   or_ln530_fu_195                  |    0    |    0    |    0    |
|          |              add_ptr_i_sum2316_fu_206              |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |  26.601 |   188   |   786   |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_17_reg_275    |    3   |
|      i_reg_236      |    3   |
|  icmp_ln525_reg_295 |    1   |
|    p_loc3_reg_255   |    8   |
|    p_loc4_reg_249   |    8   |
|    p_loc_reg_261    |    8   |
|    shl_ln_reg_280   |    4   |
|state_addr_12_reg_285|    4   |
|state_addr_13_reg_299|    4   |
|state_addr_14_reg_304|    4   |
|  state_addr_reg_290 |    4   |
|state_load_11_reg_314|    8   |
|state_load_12_reg_319|    8   |
|state_load_13_reg_324|    8   |
|  state_load_reg_309 |    8   |
|   tmp_loc_reg_243   |    8   |
| trunc_ln515_reg_267 |    2   |
+---------------------+--------+
|        Total        |   93   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_85                 |  p0  |   3  |   4  |   12   ||    14   |
|                 grp_access_fu_85                 |  p1  |   2  |   8  |   16   ||    9    |
|                 grp_access_fu_85                 |  p2  |   4  |   0  |    0   ||    20   |
|                 grp_access_fu_85                 |  p4  |   2  |   4  |    8   ||    9    |
| grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112 |  p1  |   2  |   8  |   16   ||    9    |
| grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112 |  p2  |   2  |   8  |   16   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   68   ||  9.8859 ||    70   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   26   |   188  |   786  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   70   |
|  Register |    -   |   93   |    -   |
+-----------+--------+--------+--------+
|   Total   |   36   |   281  |   856  |
+-----------+--------+--------+--------+
