# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project systolavsim
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.PE_ARR
# vsim -voptargs="+acc" work.PE_ARR 
# Start time: 20:12:46 on Apr 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/PE_ARR/*
vsim -voptargs=+acc work.pe_arr_tb
# End time: 20:13:32 on Apr 09,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.pe_arr_tb 
# Start time: 20:13:32 on Apr 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'in_w' not found in module 'PE_ARR' (4th connection).
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'in_a' not found in module 'PE_ARR' (5th connection).
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'outs' not found in module 'PE_ARR' (6th connection).
# Optimization failed
# Error loading design
# End time: 20:13:33 on Apr 09,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vsim -voptargs=+acc work.pe_arr_tb
# vsim -voptargs="+acc" work.pe_arr_tb 
# Start time: 20:14:44 on Apr 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'in_w' not found in module 'PE_ARR' (4th connection).
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'in_a' not found in module 'PE_ARR' (5th connection).
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'outs' not found in module 'PE_ARR' (6th connection).
# Optimization failed
# Error loading design
# End time: 20:14:45 on Apr 09,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.pe_arr_tb
# vsim -voptargs="+acc" work.pe_arr_tb 
# Start time: 20:14:58 on Apr 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'in_w' not found in module 'PE_ARR' (4th connection).
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'in_a' not found in module 'PE_ARR' (5th connection).
# ** Error (suppressible): /homes/user/stud/fall21/bh2803/Documents/esp/Systola/verilog/pe_arr_tb.v(42): (vopt-2912) Port 'outs' not found in module 'PE_ARR' (6th connection).
# Optimization failed
# Error loading design
# End time: 20:14:59 on Apr 09,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# 4 compiles, 0 failed with no errors.
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# Compile of pe_arr_test.v failed with 8 errors.
# 5 compiles, 1 failed with 8 errors.
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# Compile of pe_arr_test.v failed with 4 errors.
# 5 compiles, 1 failed with 4 errors.
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# Compile of pe_arr_test.v failed with 26 errors.
# 5 compiles, 1 failed with 26 errors.
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# Compile of pe_arr_test.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.pe_arr_test
# vsim -voptargs="+acc" work.pe_arr_test 
# Start time: 20:19:19 on Apr 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.pe_arr_test(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/pe_arr_test/*
run
add wave -position insertpoint sim:/pe_arr_test/*
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# Compile of pe_arr_test.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.pe_arr_test
# End time: 20:22:26 on Apr 09,2022, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.pe_arr_test 
# Start time: 20:22:26 on Apr 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.pe_arr_test(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/pe_arr_test/*
run
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# Compile of pe_arr_test.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.pe_arr_test
# End time: 20:25:46 on Apr 09,2022, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.pe_arr_test 
# Start time: 20:25:46 on Apr 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.pe_arr_test(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/pe_arr_test/*
run
# Compile of pe.v was successful.
# Compile of pe_arr.v was successful.
# Compile of pe_arr_tb.v was successful.
# Compile of pe_tb.v was successful.
# Compile of pe_arr_test.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.pe_arr_test
# End time: 20:29:52 on Apr 09,2022, Elapsed time: 0:04:06
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.pe_arr_test 
# Start time: 20:29:52 on Apr 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.pe_arr_test(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
run
add wave -position insertpoint sim:/pe_arr_test/*
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.pe_arr_test(fast)
# Loading work.PE_ARR(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/pe_arr_test/*
run
# End time: 20:32:20 on Apr 09,2022, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
