#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560fa37ce4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560fa389d620 .scope module, "andi_tb" "andi_tb" 3 1;
 .timescale 0 0;
v0x560fa38cb050_0 .net "active", 0 0, L_0x560fa38e5ba0;  1 drivers
v0x560fa38cb110_0 .var "clk", 0 0;
v0x560fa38cb1b0_0 .var "clk_enable", 0 0;
v0x560fa38cb2a0_0 .net "data_address", 31 0, L_0x560fa38e3770;  1 drivers
v0x560fa38cb340_0 .net "data_read", 0 0, L_0x560fa38e12f0;  1 drivers
v0x560fa38cb430_0 .var "data_readdata", 31 0;
v0x560fa38cb500_0 .net "data_write", 0 0, L_0x560fa38e1110;  1 drivers
v0x560fa38cb5d0_0 .net "data_writedata", 31 0, L_0x560fa38e3460;  1 drivers
v0x560fa38cb6a0_0 .net "instr_address", 31 0, L_0x560fa38e4ad0;  1 drivers
v0x560fa38cb800_0 .var "instr_readdata", 31 0;
v0x560fa38cb8a0_0 .net "register_v0", 31 0, L_0x560fa38e33f0;  1 drivers
v0x560fa38cb990_0 .var "reset", 0 0;
S_0x560fa388aaa0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x560fa389d620;
 .timescale 0 0;
v0x560fa3899c70_0 .var "ex_imm", 31 0;
v0x560fa389e3a0_0 .var "expected", 31 0;
v0x560fa38a3660_0 .var "i", 4 0;
v0x560fa38a3990_0 .var "imm", 15 0;
v0x560fa38a4aa0_0 .var "imm_instr", 31 0;
v0x560fa38a6960_0 .var "opcode", 5 0;
v0x560fa38bd320_0 .var "rs", 4 0;
v0x560fa38bd400_0 .var "rt", 4 0;
v0x560fa38bd4e0_0 .var "test", 31 0;
v0x560fa38bd5c0_0 .var "test_imm", 15 0;
E_0x560fa381a130 .event posedge, v0x560fa38bf4f0_0;
S_0x560fa388aed0 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x560fa389d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560fa3899b50 .functor OR 1, L_0x560fa38dcaf0, L_0x560fa38dcd70, C4<0>, C4<0>;
L_0x560fa385fe30 .functor BUFZ 1, L_0x560fa38dc550, C4<0>, C4<0>, C4<0>;
L_0x560fa38a3870 .functor BUFZ 1, L_0x560fa38dc6f0, C4<0>, C4<0>, C4<0>;
L_0x560fa38a4900 .functor BUFZ 1, L_0x560fa38dc6f0, C4<0>, C4<0>, C4<0>;
L_0x560fa38dd2b0 .functor AND 1, L_0x560fa38dc550, L_0x560fa38dd5b0, C4<1>, C4<1>;
L_0x560fa38a6840 .functor OR 1, L_0x560fa38dd2b0, L_0x560fa38dd190, C4<0>, C4<0>;
L_0x560fa3847fc0 .functor OR 1, L_0x560fa38a6840, L_0x560fa38dd3c0, C4<0>, C4<0>;
L_0x560fa38dd850 .functor OR 1, L_0x560fa3847fc0, L_0x560fa38deeb0, C4<0>, C4<0>;
L_0x560fa38dd960 .functor OR 1, L_0x560fa38dd850, L_0x560fa38de610, C4<0>, C4<0>;
L_0x560fa38dda20 .functor BUFZ 1, L_0x560fa38dc810, C4<0>, C4<0>, C4<0>;
L_0x560fa38de500 .functor AND 1, L_0x560fa38ddf70, L_0x560fa38de2d0, C4<1>, C4<1>;
L_0x560fa38de610 .functor OR 1, L_0x560fa38ddc70, L_0x560fa38de500, C4<0>, C4<0>;
L_0x560fa38deeb0 .functor AND 1, L_0x560fa38de9e0, L_0x560fa38dec90, C4<1>, C4<1>;
L_0x560fa38df660 .functor OR 1, L_0x560fa38df100, L_0x560fa38df420, C4<0>, C4<0>;
L_0x560fa38de770 .functor OR 1, L_0x560fa38dfbd0, L_0x560fa38dfed0, C4<0>, C4<0>;
L_0x560fa38dfdb0 .functor AND 1, L_0x560fa38df8e0, L_0x560fa38de770, C4<1>, C4<1>;
L_0x560fa38e06d0 .functor OR 1, L_0x560fa38e0360, L_0x560fa38e05e0, C4<0>, C4<0>;
L_0x560fa38e09d0 .functor OR 1, L_0x560fa38e06d0, L_0x560fa38e07e0, C4<0>, C4<0>;
L_0x560fa38e0b80 .functor AND 1, L_0x560fa38dc550, L_0x560fa38e09d0, C4<1>, C4<1>;
L_0x560fa38e0d30 .functor AND 1, L_0x560fa38dc550, L_0x560fa38e0c40, C4<1>, C4<1>;
L_0x560fa38e1050 .functor AND 1, L_0x560fa38dc550, L_0x560fa38e0ae0, C4<1>, C4<1>;
L_0x560fa38e12f0 .functor BUFZ 1, L_0x560fa38a3870, C4<0>, C4<0>, C4<0>;
L_0x560fa38e1f80 .functor AND 1, L_0x560fa38e5ba0, L_0x560fa38dd960, C4<1>, C4<1>;
L_0x560fa38e2090 .functor OR 1, L_0x560fa38de610, L_0x560fa38deeb0, C4<0>, C4<0>;
L_0x560fa38e3460 .functor BUFZ 32, L_0x560fa38e32e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560fa38e3520 .functor BUFZ 32, L_0x560fa38e2270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560fa38e3670 .functor BUFZ 32, L_0x560fa38e32e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560fa38e3770 .functor BUFZ 32, v0x560fa38be580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560fa38e4770 .functor AND 1, v0x560fa38cb1b0_0, L_0x560fa38e0b80, C4<1>, C4<1>;
L_0x560fa38e47e0 .functor AND 1, L_0x560fa38e4770, v0x560fa38c81e0_0, C4<1>, C4<1>;
L_0x560fa38e4ad0 .functor BUFZ 32, v0x560fa38bf5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560fa38e5ba0 .functor BUFZ 1, v0x560fa38c81e0_0, C4<0>, C4<0>, C4<0>;
L_0x560fa38e5d20 .functor AND 1, v0x560fa38cb1b0_0, v0x560fa38c81e0_0, C4<1>, C4<1>;
v0x560fa38c22d0_0 .net *"_ivl_100", 31 0, L_0x560fa38de7e0;  1 drivers
L_0x7f3f91114498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c23d0_0 .net *"_ivl_103", 25 0, L_0x7f3f91114498;  1 drivers
L_0x7f3f911144e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c24b0_0 .net/2u *"_ivl_104", 31 0, L_0x7f3f911144e0;  1 drivers
v0x560fa38c2570_0 .net *"_ivl_106", 0 0, L_0x560fa38de9e0;  1 drivers
v0x560fa38c2630_0 .net *"_ivl_109", 5 0, L_0x560fa38debf0;  1 drivers
L_0x7f3f91114528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560fa38c2710_0 .net/2u *"_ivl_110", 5 0, L_0x7f3f91114528;  1 drivers
v0x560fa38c27f0_0 .net *"_ivl_112", 0 0, L_0x560fa38dec90;  1 drivers
v0x560fa38c28b0_0 .net *"_ivl_116", 31 0, L_0x560fa38df010;  1 drivers
L_0x7f3f91114570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c2990_0 .net *"_ivl_119", 25 0, L_0x7f3f91114570;  1 drivers
L_0x7f3f911140a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560fa38c2a70_0 .net/2u *"_ivl_12", 5 0, L_0x7f3f911140a8;  1 drivers
L_0x7f3f911145b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560fa38c2b50_0 .net/2u *"_ivl_120", 31 0, L_0x7f3f911145b8;  1 drivers
v0x560fa38c2c30_0 .net *"_ivl_122", 0 0, L_0x560fa38df100;  1 drivers
v0x560fa38c2cf0_0 .net *"_ivl_124", 31 0, L_0x560fa38df330;  1 drivers
L_0x7f3f91114600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c2dd0_0 .net *"_ivl_127", 25 0, L_0x7f3f91114600;  1 drivers
L_0x7f3f91114648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560fa38c2eb0_0 .net/2u *"_ivl_128", 31 0, L_0x7f3f91114648;  1 drivers
v0x560fa38c2f90_0 .net *"_ivl_130", 0 0, L_0x560fa38df420;  1 drivers
v0x560fa38c3050_0 .net *"_ivl_134", 31 0, L_0x560fa38df7f0;  1 drivers
L_0x7f3f91114690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c3240_0 .net *"_ivl_137", 25 0, L_0x7f3f91114690;  1 drivers
L_0x7f3f911146d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c3320_0 .net/2u *"_ivl_138", 31 0, L_0x7f3f911146d8;  1 drivers
v0x560fa38c3400_0 .net *"_ivl_140", 0 0, L_0x560fa38df8e0;  1 drivers
v0x560fa38c34c0_0 .net *"_ivl_143", 5 0, L_0x560fa38dfb30;  1 drivers
L_0x7f3f91114720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560fa38c35a0_0 .net/2u *"_ivl_144", 5 0, L_0x7f3f91114720;  1 drivers
v0x560fa38c3680_0 .net *"_ivl_146", 0 0, L_0x560fa38dfbd0;  1 drivers
v0x560fa38c3740_0 .net *"_ivl_149", 5 0, L_0x560fa38dfe30;  1 drivers
L_0x7f3f91114768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c3820_0 .net/2u *"_ivl_150", 5 0, L_0x7f3f91114768;  1 drivers
v0x560fa38c3900_0 .net *"_ivl_152", 0 0, L_0x560fa38dfed0;  1 drivers
v0x560fa38c39c0_0 .net *"_ivl_155", 0 0, L_0x560fa38de770;  1 drivers
v0x560fa38c3a80_0 .net *"_ivl_159", 1 0, L_0x560fa38e0270;  1 drivers
L_0x7f3f911140f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560fa38c3b60_0 .net/2u *"_ivl_16", 5 0, L_0x7f3f911140f0;  1 drivers
L_0x7f3f911147b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560fa38c3c40_0 .net/2u *"_ivl_160", 1 0, L_0x7f3f911147b0;  1 drivers
v0x560fa38c3d20_0 .net *"_ivl_162", 0 0, L_0x560fa38e0360;  1 drivers
L_0x7f3f911147f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560fa38c3de0_0 .net/2u *"_ivl_164", 5 0, L_0x7f3f911147f8;  1 drivers
v0x560fa38c3ec0_0 .net *"_ivl_166", 0 0, L_0x560fa38e05e0;  1 drivers
v0x560fa38c4190_0 .net *"_ivl_169", 0 0, L_0x560fa38e06d0;  1 drivers
L_0x7f3f91114840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560fa38c4250_0 .net/2u *"_ivl_170", 5 0, L_0x7f3f91114840;  1 drivers
v0x560fa38c4330_0 .net *"_ivl_172", 0 0, L_0x560fa38e07e0;  1 drivers
v0x560fa38c43f0_0 .net *"_ivl_175", 0 0, L_0x560fa38e09d0;  1 drivers
L_0x7f3f91114888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c44b0_0 .net/2u *"_ivl_178", 5 0, L_0x7f3f91114888;  1 drivers
v0x560fa38c4590_0 .net *"_ivl_180", 0 0, L_0x560fa38e0c40;  1 drivers
L_0x7f3f911148d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560fa38c4650_0 .net/2u *"_ivl_184", 5 0, L_0x7f3f911148d0;  1 drivers
v0x560fa38c4730_0 .net *"_ivl_186", 0 0, L_0x560fa38e0ae0;  1 drivers
L_0x7f3f91114918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560fa38c47f0_0 .net/2u *"_ivl_190", 0 0, L_0x7f3f91114918;  1 drivers
v0x560fa38c48d0_0 .net *"_ivl_20", 31 0, L_0x560fa38dc9b0;  1 drivers
L_0x7f3f91114960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560fa38c49b0_0 .net/2u *"_ivl_200", 4 0, L_0x7f3f91114960;  1 drivers
v0x560fa38c4a90_0 .net *"_ivl_203", 4 0, L_0x560fa38e1810;  1 drivers
v0x560fa38c4b70_0 .net *"_ivl_205", 4 0, L_0x560fa38e1a30;  1 drivers
v0x560fa38c4c50_0 .net *"_ivl_206", 4 0, L_0x560fa38e1ad0;  1 drivers
v0x560fa38c4d30_0 .net *"_ivl_213", 0 0, L_0x560fa38e2090;  1 drivers
L_0x7f3f911149a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560fa38c4df0_0 .net/2u *"_ivl_214", 31 0, L_0x7f3f911149a8;  1 drivers
v0x560fa38c4ed0_0 .net *"_ivl_216", 31 0, L_0x560fa38e21d0;  1 drivers
v0x560fa38c4fb0_0 .net *"_ivl_218", 31 0, L_0x560fa38e2480;  1 drivers
v0x560fa38c5090_0 .net *"_ivl_220", 31 0, L_0x560fa38e2610;  1 drivers
v0x560fa38c5170_0 .net *"_ivl_222", 31 0, L_0x560fa38e2950;  1 drivers
L_0x7f3f91114138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c5250_0 .net *"_ivl_23", 25 0, L_0x7f3f91114138;  1 drivers
v0x560fa38c5330_0 .net *"_ivl_235", 0 0, L_0x560fa38e4770;  1 drivers
L_0x7f3f91114ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560fa38c53f0_0 .net/2u *"_ivl_238", 31 0, L_0x7f3f91114ac8;  1 drivers
L_0x7f3f91114180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560fa38c54d0_0 .net/2u *"_ivl_24", 31 0, L_0x7f3f91114180;  1 drivers
v0x560fa38c55b0_0 .net *"_ivl_243", 15 0, L_0x560fa38e4c30;  1 drivers
v0x560fa38c5690_0 .net *"_ivl_244", 17 0, L_0x560fa38e4ea0;  1 drivers
L_0x7f3f91114b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560fa38c5770_0 .net *"_ivl_247", 1 0, L_0x7f3f91114b10;  1 drivers
v0x560fa38c5850_0 .net *"_ivl_250", 15 0, L_0x560fa38e4fe0;  1 drivers
L_0x7f3f91114b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560fa38c5930_0 .net *"_ivl_252", 1 0, L_0x7f3f91114b58;  1 drivers
v0x560fa38c5a10_0 .net *"_ivl_255", 0 0, L_0x560fa38e53f0;  1 drivers
L_0x7f3f91114ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560fa38c5af0_0 .net/2u *"_ivl_256", 13 0, L_0x7f3f91114ba0;  1 drivers
L_0x7f3f91114be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c5bd0_0 .net/2u *"_ivl_258", 13 0, L_0x7f3f91114be8;  1 drivers
v0x560fa38c60c0_0 .net *"_ivl_26", 0 0, L_0x560fa38dcaf0;  1 drivers
v0x560fa38c6180_0 .net *"_ivl_260", 13 0, L_0x560fa38e56d0;  1 drivers
v0x560fa38c6260_0 .net *"_ivl_28", 31 0, L_0x560fa38dcc80;  1 drivers
L_0x7f3f911141c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c6340_0 .net *"_ivl_31", 25 0, L_0x7f3f911141c8;  1 drivers
L_0x7f3f91114210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560fa38c6420_0 .net/2u *"_ivl_32", 31 0, L_0x7f3f91114210;  1 drivers
v0x560fa38c6500_0 .net *"_ivl_34", 0 0, L_0x560fa38dcd70;  1 drivers
v0x560fa38c65c0_0 .net *"_ivl_4", 31 0, L_0x560fa38cc3f0;  1 drivers
v0x560fa38c66a0_0 .net *"_ivl_45", 2 0, L_0x560fa38dd060;  1 drivers
L_0x7f3f91114258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560fa38c6780_0 .net/2u *"_ivl_46", 2 0, L_0x7f3f91114258;  1 drivers
v0x560fa38c6860_0 .net *"_ivl_51", 2 0, L_0x560fa38dd320;  1 drivers
L_0x7f3f911142a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560fa38c6940_0 .net/2u *"_ivl_52", 2 0, L_0x7f3f911142a0;  1 drivers
v0x560fa38c6a20_0 .net *"_ivl_57", 0 0, L_0x560fa38dd5b0;  1 drivers
v0x560fa38c6ae0_0 .net *"_ivl_59", 0 0, L_0x560fa38dd2b0;  1 drivers
v0x560fa38c6ba0_0 .net *"_ivl_61", 0 0, L_0x560fa38a6840;  1 drivers
v0x560fa38c6c60_0 .net *"_ivl_63", 0 0, L_0x560fa3847fc0;  1 drivers
v0x560fa38c6d20_0 .net *"_ivl_65", 0 0, L_0x560fa38dd850;  1 drivers
L_0x7f3f91114018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c6de0_0 .net *"_ivl_7", 25 0, L_0x7f3f91114018;  1 drivers
v0x560fa38c6ec0_0 .net *"_ivl_70", 31 0, L_0x560fa38ddb40;  1 drivers
L_0x7f3f911142e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c6fa0_0 .net *"_ivl_73", 25 0, L_0x7f3f911142e8;  1 drivers
L_0x7f3f91114330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560fa38c7080_0 .net/2u *"_ivl_74", 31 0, L_0x7f3f91114330;  1 drivers
v0x560fa38c7160_0 .net *"_ivl_76", 0 0, L_0x560fa38ddc70;  1 drivers
v0x560fa38c7220_0 .net *"_ivl_78", 31 0, L_0x560fa38ddde0;  1 drivers
L_0x7f3f91114060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c7300_0 .net/2u *"_ivl_8", 31 0, L_0x7f3f91114060;  1 drivers
L_0x7f3f91114378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c73e0_0 .net *"_ivl_81", 25 0, L_0x7f3f91114378;  1 drivers
L_0x7f3f911143c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560fa38c74c0_0 .net/2u *"_ivl_82", 31 0, L_0x7f3f911143c0;  1 drivers
v0x560fa38c75a0_0 .net *"_ivl_84", 0 0, L_0x560fa38ddf70;  1 drivers
v0x560fa38c7660_0 .net *"_ivl_87", 0 0, L_0x560fa38de0e0;  1 drivers
v0x560fa38c7740_0 .net *"_ivl_88", 31 0, L_0x560fa38dde80;  1 drivers
L_0x7f3f91114408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38c7820_0 .net *"_ivl_91", 30 0, L_0x7f3f91114408;  1 drivers
L_0x7f3f91114450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560fa38c7900_0 .net/2u *"_ivl_92", 31 0, L_0x7f3f91114450;  1 drivers
v0x560fa38c79e0_0 .net *"_ivl_94", 0 0, L_0x560fa38de2d0;  1 drivers
v0x560fa38c7aa0_0 .net *"_ivl_97", 0 0, L_0x560fa38de500;  1 drivers
v0x560fa38c7b60_0 .net "active", 0 0, L_0x560fa38e5ba0;  alias, 1 drivers
v0x560fa38c7c20_0 .net "alu_op1", 31 0, L_0x560fa38e3520;  1 drivers
v0x560fa38c7ce0_0 .net "alu_op2", 31 0, L_0x560fa38e3670;  1 drivers
v0x560fa38c7da0_0 .net "alui_instr", 0 0, L_0x560fa38dd190;  1 drivers
v0x560fa38c7e60_0 .net "b_flag", 0 0, v0x560fa38be0b0_0;  1 drivers
v0x560fa38c7f00_0 .net "b_imm", 17 0, L_0x560fa38e52b0;  1 drivers
v0x560fa38c7fc0_0 .net "b_offset", 31 0, L_0x560fa38e5860;  1 drivers
v0x560fa38c80a0_0 .net "clk", 0 0, v0x560fa38cb110_0;  1 drivers
v0x560fa38c8140_0 .net "clk_enable", 0 0, v0x560fa38cb1b0_0;  1 drivers
v0x560fa38c81e0_0 .var "cpu_active", 0 0;
v0x560fa38c8280_0 .net "curr_addr", 31 0, v0x560fa38bf5b0_0;  1 drivers
v0x560fa38c8370_0 .net "curr_addr_p4", 31 0, L_0x560fa38e4a30;  1 drivers
v0x560fa38c8430_0 .net "data_address", 31 0, L_0x560fa38e3770;  alias, 1 drivers
v0x560fa38c8510_0 .net "data_read", 0 0, L_0x560fa38e12f0;  alias, 1 drivers
v0x560fa38c85d0_0 .net "data_readdata", 31 0, v0x560fa38cb430_0;  1 drivers
v0x560fa38c86b0_0 .net "data_write", 0 0, L_0x560fa38e1110;  alias, 1 drivers
v0x560fa38c8770_0 .net "data_writedata", 31 0, L_0x560fa38e3460;  alias, 1 drivers
v0x560fa38c8850_0 .net "funct_code", 5 0, L_0x560fa38cc2c0;  1 drivers
v0x560fa38c8930_0 .net "hi_out", 31 0, v0x560fa38bfc70_0;  1 drivers
v0x560fa38c8a20_0 .net "hl_reg_enable", 0 0, L_0x560fa38e47e0;  1 drivers
v0x560fa38c8ac0_0 .net "instr_address", 31 0, L_0x560fa38e4ad0;  alias, 1 drivers
v0x560fa38c8b80_0 .net "instr_opcode", 5 0, L_0x560fa38cc220;  1 drivers
v0x560fa38c8c60_0 .net "instr_readdata", 31 0, v0x560fa38cb800_0;  1 drivers
v0x560fa38c8d20_0 .net "j_imm", 0 0, L_0x560fa38df660;  1 drivers
v0x560fa38c8dc0_0 .net "j_reg", 0 0, L_0x560fa38dfdb0;  1 drivers
v0x560fa38c8e80_0 .net "l_type", 0 0, L_0x560fa38dd3c0;  1 drivers
v0x560fa38c8f40_0 .net "link_const", 0 0, L_0x560fa38de610;  1 drivers
v0x560fa38c9000_0 .net "link_reg", 0 0, L_0x560fa38deeb0;  1 drivers
v0x560fa38c90c0_0 .net "lo_out", 31 0, v0x560fa38c04c0_0;  1 drivers
v0x560fa38c91b0_0 .net "lw", 0 0, L_0x560fa38dc6f0;  1 drivers
v0x560fa38c9250_0 .net "mem_read", 0 0, L_0x560fa38a3870;  1 drivers
v0x560fa38c9310_0 .net "mem_to_reg", 0 0, L_0x560fa38a4900;  1 drivers
v0x560fa38c9be0_0 .net "mem_write", 0 0, L_0x560fa38dda20;  1 drivers
v0x560fa38c9ca0_0 .net "memaddroffset", 31 0, v0x560fa38be580_0;  1 drivers
v0x560fa38c9d90_0 .net "mfhi", 0 0, L_0x560fa38e0d30;  1 drivers
v0x560fa38c9e30_0 .net "mflo", 0 0, L_0x560fa38e1050;  1 drivers
v0x560fa38c9ef0_0 .net "movefrom", 0 0, L_0x560fa3899b50;  1 drivers
v0x560fa38c9fb0_0 .net "muldiv", 0 0, L_0x560fa38e0b80;  1 drivers
v0x560fa38ca070_0 .var "next_instr_addr", 31 0;
v0x560fa38ca160_0 .net "pc_enable", 0 0, L_0x560fa38e5d20;  1 drivers
v0x560fa38ca230_0 .net "r_format", 0 0, L_0x560fa38dc550;  1 drivers
v0x560fa38ca2d0_0 .net "reg_a_read_data", 31 0, L_0x560fa38e2270;  1 drivers
v0x560fa38ca3a0_0 .net "reg_a_read_index", 4 0, L_0x560fa38e14c0;  1 drivers
v0x560fa38ca470_0 .net "reg_b_read_data", 31 0, L_0x560fa38e32e0;  1 drivers
v0x560fa38ca540_0 .net "reg_b_read_index", 4 0, L_0x560fa38e1720;  1 drivers
v0x560fa38ca610_0 .net "reg_dst", 0 0, L_0x560fa385fe30;  1 drivers
v0x560fa38ca6b0_0 .net "reg_write", 0 0, L_0x560fa38dd960;  1 drivers
v0x560fa38ca770_0 .net "reg_write_data", 31 0, L_0x560fa38e2ae0;  1 drivers
v0x560fa38ca860_0 .net "reg_write_enable", 0 0, L_0x560fa38e1f80;  1 drivers
v0x560fa38ca930_0 .net "reg_write_index", 4 0, L_0x560fa38e1df0;  1 drivers
v0x560fa38caa00_0 .net "register_v0", 31 0, L_0x560fa38e33f0;  alias, 1 drivers
v0x560fa38caad0_0 .net "reset", 0 0, v0x560fa38cb990_0;  1 drivers
v0x560fa38cac00_0 .net "result", 31 0, v0x560fa38be9e0_0;  1 drivers
v0x560fa38cacd0_0 .net "result_hi", 31 0, v0x560fa38be2e0_0;  1 drivers
v0x560fa38cad70_0 .net "result_lo", 31 0, v0x560fa38be4a0_0;  1 drivers
v0x560fa38cae10_0 .net "sw", 0 0, L_0x560fa38dc810;  1 drivers
E_0x560fa38189d0/0 .event anyedge, v0x560fa38be0b0_0, v0x560fa38c8370_0, v0x560fa38c7fc0_0, v0x560fa38c8d20_0;
E_0x560fa38189d0/1 .event anyedge, v0x560fa38be3c0_0, v0x560fa38c8dc0_0, v0x560fa38c12b0_0;
E_0x560fa38189d0 .event/or E_0x560fa38189d0/0, E_0x560fa38189d0/1;
L_0x560fa38cc220 .part v0x560fa38cb800_0, 26, 6;
L_0x560fa38cc2c0 .part v0x560fa38cb800_0, 0, 6;
L_0x560fa38cc3f0 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f91114018;
L_0x560fa38dc550 .cmp/eq 32, L_0x560fa38cc3f0, L_0x7f3f91114060;
L_0x560fa38dc6f0 .cmp/eq 6, L_0x560fa38cc220, L_0x7f3f911140a8;
L_0x560fa38dc810 .cmp/eq 6, L_0x560fa38cc220, L_0x7f3f911140f0;
L_0x560fa38dc9b0 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f91114138;
L_0x560fa38dcaf0 .cmp/eq 32, L_0x560fa38dc9b0, L_0x7f3f91114180;
L_0x560fa38dcc80 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f911141c8;
L_0x560fa38dcd70 .cmp/eq 32, L_0x560fa38dcc80, L_0x7f3f91114210;
L_0x560fa38dd060 .part L_0x560fa38cc220, 3, 3;
L_0x560fa38dd190 .cmp/eq 3, L_0x560fa38dd060, L_0x7f3f91114258;
L_0x560fa38dd320 .part L_0x560fa38cc220, 3, 3;
L_0x560fa38dd3c0 .cmp/eq 3, L_0x560fa38dd320, L_0x7f3f911142a0;
L_0x560fa38dd5b0 .reduce/nor L_0x560fa38e0b80;
L_0x560fa38ddb40 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f911142e8;
L_0x560fa38ddc70 .cmp/eq 32, L_0x560fa38ddb40, L_0x7f3f91114330;
L_0x560fa38ddde0 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f91114378;
L_0x560fa38ddf70 .cmp/eq 32, L_0x560fa38ddde0, L_0x7f3f911143c0;
L_0x560fa38de0e0 .part v0x560fa38cb800_0, 20, 1;
L_0x560fa38dde80 .concat [ 1 31 0 0], L_0x560fa38de0e0, L_0x7f3f91114408;
L_0x560fa38de2d0 .cmp/eq 32, L_0x560fa38dde80, L_0x7f3f91114450;
L_0x560fa38de7e0 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f91114498;
L_0x560fa38de9e0 .cmp/eq 32, L_0x560fa38de7e0, L_0x7f3f911144e0;
L_0x560fa38debf0 .part v0x560fa38cb800_0, 0, 6;
L_0x560fa38dec90 .cmp/eq 6, L_0x560fa38debf0, L_0x7f3f91114528;
L_0x560fa38df010 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f91114570;
L_0x560fa38df100 .cmp/eq 32, L_0x560fa38df010, L_0x7f3f911145b8;
L_0x560fa38df330 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f91114600;
L_0x560fa38df420 .cmp/eq 32, L_0x560fa38df330, L_0x7f3f91114648;
L_0x560fa38df7f0 .concat [ 6 26 0 0], L_0x560fa38cc220, L_0x7f3f91114690;
L_0x560fa38df8e0 .cmp/eq 32, L_0x560fa38df7f0, L_0x7f3f911146d8;
L_0x560fa38dfb30 .part v0x560fa38cb800_0, 0, 6;
L_0x560fa38dfbd0 .cmp/eq 6, L_0x560fa38dfb30, L_0x7f3f91114720;
L_0x560fa38dfe30 .part v0x560fa38cb800_0, 0, 6;
L_0x560fa38dfed0 .cmp/eq 6, L_0x560fa38dfe30, L_0x7f3f91114768;
L_0x560fa38e0270 .part L_0x560fa38cc2c0, 3, 2;
L_0x560fa38e0360 .cmp/eq 2, L_0x560fa38e0270, L_0x7f3f911147b0;
L_0x560fa38e05e0 .cmp/eq 6, L_0x560fa38cc2c0, L_0x7f3f911147f8;
L_0x560fa38e07e0 .cmp/eq 6, L_0x560fa38cc2c0, L_0x7f3f91114840;
L_0x560fa38e0c40 .cmp/eq 6, L_0x560fa38cc2c0, L_0x7f3f91114888;
L_0x560fa38e0ae0 .cmp/eq 6, L_0x560fa38cc2c0, L_0x7f3f911148d0;
L_0x560fa38e1110 .functor MUXZ 1, L_0x7f3f91114918, L_0x560fa38dda20, L_0x560fa38e5ba0, C4<>;
L_0x560fa38e14c0 .part v0x560fa38cb800_0, 21, 5;
L_0x560fa38e1720 .part v0x560fa38cb800_0, 16, 5;
L_0x560fa38e1810 .part v0x560fa38cb800_0, 11, 5;
L_0x560fa38e1a30 .part v0x560fa38cb800_0, 16, 5;
L_0x560fa38e1ad0 .functor MUXZ 5, L_0x560fa38e1a30, L_0x560fa38e1810, L_0x560fa385fe30, C4<>;
L_0x560fa38e1df0 .functor MUXZ 5, L_0x560fa38e1ad0, L_0x7f3f91114960, L_0x560fa38de610, C4<>;
L_0x560fa38e21d0 .arith/sum 32, L_0x560fa38e4a30, L_0x7f3f911149a8;
L_0x560fa38e2480 .functor MUXZ 32, v0x560fa38be9e0_0, v0x560fa38cb430_0, L_0x560fa38a4900, C4<>;
L_0x560fa38e2610 .functor MUXZ 32, L_0x560fa38e2480, v0x560fa38c04c0_0, L_0x560fa38e1050, C4<>;
L_0x560fa38e2950 .functor MUXZ 32, L_0x560fa38e2610, v0x560fa38bfc70_0, L_0x560fa38e0d30, C4<>;
L_0x560fa38e2ae0 .functor MUXZ 32, L_0x560fa38e2950, L_0x560fa38e21d0, L_0x560fa38e2090, C4<>;
L_0x560fa38e4a30 .arith/sum 32, v0x560fa38bf5b0_0, L_0x7f3f91114ac8;
L_0x560fa38e4c30 .part v0x560fa38cb800_0, 0, 16;
L_0x560fa38e4ea0 .concat [ 16 2 0 0], L_0x560fa38e4c30, L_0x7f3f91114b10;
L_0x560fa38e4fe0 .part L_0x560fa38e4ea0, 0, 16;
L_0x560fa38e52b0 .concat [ 2 16 0 0], L_0x7f3f91114b58, L_0x560fa38e4fe0;
L_0x560fa38e53f0 .part L_0x560fa38e52b0, 17, 1;
L_0x560fa38e56d0 .functor MUXZ 14, L_0x7f3f91114be8, L_0x7f3f91114ba0, L_0x560fa38e53f0, C4<>;
L_0x560fa38e5860 .concat [ 18 14 0 0], L_0x560fa38e52b0, L_0x560fa38e56d0;
S_0x560fa389d250 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x560fa388aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560fa38bda40_0 .net *"_ivl_10", 15 0, L_0x560fa38e4130;  1 drivers
L_0x7f3f91114a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560fa38bdb40_0 .net/2u *"_ivl_14", 15 0, L_0x7f3f91114a80;  1 drivers
v0x560fa38bdc20_0 .net *"_ivl_17", 15 0, L_0x560fa38e43a0;  1 drivers
v0x560fa38bdce0_0 .net *"_ivl_5", 0 0, L_0x560fa38e3a10;  1 drivers
v0x560fa38bddc0_0 .net *"_ivl_6", 15 0, L_0x560fa38e3ab0;  1 drivers
v0x560fa38bdef0_0 .net *"_ivl_9", 15 0, L_0x560fa38e3e80;  1 drivers
v0x560fa38bdfd0_0 .net "addr_rt", 4 0, L_0x560fa38e46d0;  1 drivers
v0x560fa38be0b0_0 .var "b_flag", 0 0;
v0x560fa38be170_0 .net "funct", 5 0, L_0x560fa38e3970;  1 drivers
v0x560fa38be2e0_0 .var "hi", 31 0;
v0x560fa38be3c0_0 .net "instructionword", 31 0, v0x560fa38cb800_0;  alias, 1 drivers
v0x560fa38be4a0_0 .var "lo", 31 0;
v0x560fa38be580_0 .var "memaddroffset", 31 0;
v0x560fa38be660_0 .var "multresult", 63 0;
v0x560fa38be740_0 .net "op1", 31 0, L_0x560fa38e3520;  alias, 1 drivers
v0x560fa38be820_0 .net "op2", 31 0, L_0x560fa38e3670;  alias, 1 drivers
v0x560fa38be900_0 .net "opcode", 5 0, L_0x560fa38e38d0;  1 drivers
v0x560fa38be9e0_0 .var "result", 31 0;
v0x560fa38beac0_0 .net "shamt", 4 0, L_0x560fa38e45d0;  1 drivers
v0x560fa38beba0_0 .net/s "sign_op1", 31 0, L_0x560fa38e3520;  alias, 1 drivers
v0x560fa38bec60_0 .net/s "sign_op2", 31 0, L_0x560fa38e3670;  alias, 1 drivers
v0x560fa38bed00_0 .net "simmediatedata", 31 0, L_0x560fa38e4210;  1 drivers
v0x560fa38bedc0_0 .net "simmediatedatas", 31 0, L_0x560fa38e4210;  alias, 1 drivers
v0x560fa38bee80_0 .net "uimmediatedata", 31 0, L_0x560fa38e4490;  1 drivers
v0x560fa38bef40_0 .net "unsign_op1", 31 0, L_0x560fa38e3520;  alias, 1 drivers
v0x560fa38bf000_0 .net "unsign_op2", 31 0, L_0x560fa38e3670;  alias, 1 drivers
v0x560fa38bf110_0 .var "unsigned_result", 31 0;
E_0x560fa37f07b0/0 .event anyedge, v0x560fa38be900_0, v0x560fa38be170_0, v0x560fa38be820_0, v0x560fa38beac0_0;
E_0x560fa37f07b0/1 .event anyedge, v0x560fa38be740_0, v0x560fa38be660_0, v0x560fa38bdfd0_0, v0x560fa38bed00_0;
E_0x560fa37f07b0/2 .event anyedge, v0x560fa38bee80_0, v0x560fa38bf110_0;
E_0x560fa37f07b0 .event/or E_0x560fa37f07b0/0, E_0x560fa37f07b0/1, E_0x560fa37f07b0/2;
L_0x560fa38e38d0 .part v0x560fa38cb800_0, 26, 6;
L_0x560fa38e3970 .part v0x560fa38cb800_0, 0, 6;
L_0x560fa38e3a10 .part v0x560fa38cb800_0, 15, 1;
LS_0x560fa38e3ab0_0_0 .concat [ 1 1 1 1], L_0x560fa38e3a10, L_0x560fa38e3a10, L_0x560fa38e3a10, L_0x560fa38e3a10;
LS_0x560fa38e3ab0_0_4 .concat [ 1 1 1 1], L_0x560fa38e3a10, L_0x560fa38e3a10, L_0x560fa38e3a10, L_0x560fa38e3a10;
LS_0x560fa38e3ab0_0_8 .concat [ 1 1 1 1], L_0x560fa38e3a10, L_0x560fa38e3a10, L_0x560fa38e3a10, L_0x560fa38e3a10;
LS_0x560fa38e3ab0_0_12 .concat [ 1 1 1 1], L_0x560fa38e3a10, L_0x560fa38e3a10, L_0x560fa38e3a10, L_0x560fa38e3a10;
L_0x560fa38e3ab0 .concat [ 4 4 4 4], LS_0x560fa38e3ab0_0_0, LS_0x560fa38e3ab0_0_4, LS_0x560fa38e3ab0_0_8, LS_0x560fa38e3ab0_0_12;
L_0x560fa38e3e80 .part v0x560fa38cb800_0, 0, 16;
L_0x560fa38e4130 .concat [ 16 0 0 0], L_0x560fa38e3e80;
L_0x560fa38e4210 .concat [ 16 16 0 0], L_0x560fa38e4130, L_0x560fa38e3ab0;
L_0x560fa38e43a0 .part v0x560fa38cb800_0, 0, 16;
L_0x560fa38e4490 .concat [ 16 16 0 0], L_0x560fa38e43a0, L_0x7f3f91114a80;
L_0x560fa38e45d0 .part v0x560fa38cb800_0, 6, 5;
L_0x560fa38e46d0 .part v0x560fa38cb800_0, 16, 5;
S_0x560fa38bf340 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x560fa388aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560fa38bf4f0_0 .net "clk", 0 0, v0x560fa38cb110_0;  alias, 1 drivers
v0x560fa38bf5b0_0 .var "curr_addr", 31 0;
v0x560fa38bf690_0 .net "enable", 0 0, L_0x560fa38e5d20;  alias, 1 drivers
v0x560fa38bf730_0 .net "next_addr", 31 0, v0x560fa38ca070_0;  1 drivers
v0x560fa38bf810_0 .net "reset", 0 0, v0x560fa38cb990_0;  alias, 1 drivers
S_0x560fa38bf9c0 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x560fa388aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560fa38bfba0_0 .net "clk", 0 0, v0x560fa38cb110_0;  alias, 1 drivers
v0x560fa38bfc70_0 .var "data", 31 0;
v0x560fa38bfd30_0 .net "data_in", 31 0, v0x560fa38be2e0_0;  alias, 1 drivers
v0x560fa38bfe30_0 .net "data_out", 31 0, v0x560fa38bfc70_0;  alias, 1 drivers
v0x560fa38bfef0_0 .net "enable", 0 0, L_0x560fa38e47e0;  alias, 1 drivers
v0x560fa38c0000_0 .net "reset", 0 0, v0x560fa38cb990_0;  alias, 1 drivers
S_0x560fa38c0150 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x560fa388aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560fa38c03b0_0 .net "clk", 0 0, v0x560fa38cb110_0;  alias, 1 drivers
v0x560fa38c04c0_0 .var "data", 31 0;
v0x560fa38c05a0_0 .net "data_in", 31 0, v0x560fa38be4a0_0;  alias, 1 drivers
v0x560fa38c0670_0 .net "data_out", 31 0, v0x560fa38c04c0_0;  alias, 1 drivers
v0x560fa38c0730_0 .net "enable", 0 0, L_0x560fa38e47e0;  alias, 1 drivers
v0x560fa38c0820_0 .net "reset", 0 0, v0x560fa38cb990_0;  alias, 1 drivers
S_0x560fa38c0990 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x560fa388aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560fa38e2270 .functor BUFZ 32, L_0x560fa38e2e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560fa38e32e0 .functor BUFZ 32, L_0x560fa38e3100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560fa38c1710_2 .array/port v0x560fa38c1710, 2;
L_0x560fa38e33f0 .functor BUFZ 32, v0x560fa38c1710_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560fa38c0bc0_0 .net *"_ivl_0", 31 0, L_0x560fa38e2e80;  1 drivers
v0x560fa38c0cc0_0 .net *"_ivl_10", 6 0, L_0x560fa38e31a0;  1 drivers
L_0x7f3f91114a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560fa38c0da0_0 .net *"_ivl_13", 1 0, L_0x7f3f91114a38;  1 drivers
v0x560fa38c0e60_0 .net *"_ivl_2", 6 0, L_0x560fa38e2f20;  1 drivers
L_0x7f3f911149f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560fa38c0f40_0 .net *"_ivl_5", 1 0, L_0x7f3f911149f0;  1 drivers
v0x560fa38c1070_0 .net *"_ivl_8", 31 0, L_0x560fa38e3100;  1 drivers
v0x560fa38c1150_0 .net "r_clk", 0 0, v0x560fa38cb110_0;  alias, 1 drivers
v0x560fa38c11f0_0 .net "r_clk_enable", 0 0, v0x560fa38cb1b0_0;  alias, 1 drivers
v0x560fa38c12b0_0 .net "read_data1", 31 0, L_0x560fa38e2270;  alias, 1 drivers
v0x560fa38c1390_0 .net "read_data2", 31 0, L_0x560fa38e32e0;  alias, 1 drivers
v0x560fa38c1470_0 .net "read_reg1", 4 0, L_0x560fa38e14c0;  alias, 1 drivers
v0x560fa38c1550_0 .net "read_reg2", 4 0, L_0x560fa38e1720;  alias, 1 drivers
v0x560fa38c1630_0 .net "register_v0", 31 0, L_0x560fa38e33f0;  alias, 1 drivers
v0x560fa38c1710 .array "registers", 0 31, 31 0;
v0x560fa38c1ce0_0 .net "reset", 0 0, v0x560fa38cb990_0;  alias, 1 drivers
v0x560fa38c1d80_0 .net "write_control", 0 0, L_0x560fa38e1f80;  alias, 1 drivers
v0x560fa38c1e40_0 .net "write_data", 31 0, L_0x560fa38e2ae0;  alias, 1 drivers
v0x560fa38c2030_0 .net "write_reg", 4 0, L_0x560fa38e1df0;  alias, 1 drivers
L_0x560fa38e2e80 .array/port v0x560fa38c1710, L_0x560fa38e2f20;
L_0x560fa38e2f20 .concat [ 5 2 0 0], L_0x560fa38e14c0, L_0x7f3f911149f0;
L_0x560fa38e3100 .array/port v0x560fa38c1710, L_0x560fa38e31a0;
L_0x560fa38e31a0 .concat [ 5 2 0 0], L_0x560fa38e1720, L_0x7f3f91114a38;
S_0x560fa3877de0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f3f91160168 .functor BUFZ 1, C4<z>; HiZ drive
v0x560fa38cba30_0 .net "clk", 0 0, o0x7f3f91160168;  0 drivers
o0x7f3f91160198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560fa38cbad0_0 .net "data_address", 31 0, o0x7f3f91160198;  0 drivers
o0x7f3f911601c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560fa38cbbb0_0 .net "data_read", 0 0, o0x7f3f911601c8;  0 drivers
v0x560fa38cbc50_0 .var "data_readdata", 31 0;
o0x7f3f91160228 .functor BUFZ 1, C4<z>; HiZ drive
v0x560fa38cbd30_0 .net "data_write", 0 0, o0x7f3f91160228;  0 drivers
o0x7f3f91160258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560fa38cbe40_0 .net "data_writedata", 31 0, o0x7f3f91160258;  0 drivers
S_0x560fa388a6d0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f3f911603a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560fa38cbfe0_0 .net "instr_address", 31 0, o0x7f3f911603a8;  0 drivers
v0x560fa38cc0e0_0 .var "instr_readdata", 31 0;
    .scope S_0x560fa38c0990;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560fa38c1710, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560fa38c0990;
T_1 ;
    %wait E_0x560fa381a130;
    %load/vec4 v0x560fa38c1ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560fa38c11f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560fa38c1d80_0;
    %load/vec4 v0x560fa38c2030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560fa38c1e40_0;
    %load/vec4 v0x560fa38c2030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560fa38c1710, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560fa389d250;
T_2 ;
    %wait E_0x560fa37f07b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %load/vec4 v0x560fa38be900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x560fa38be170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x560fa38bec60_0;
    %ix/getv 4, v0x560fa38beac0_0;
    %shiftl 4;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x560fa38bec60_0;
    %ix/getv 4, v0x560fa38beac0_0;
    %shiftr 4;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x560fa38bec60_0;
    %ix/getv 4, v0x560fa38beac0_0;
    %shiftr/s 4;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x560fa38bec60_0;
    %load/vec4 v0x560fa38bef40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x560fa38bec60_0;
    %load/vec4 v0x560fa38bef40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x560fa38bec60_0;
    %load/vec4 v0x560fa38bef40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x560fa38beba0_0;
    %pad/s 64;
    %load/vec4 v0x560fa38bec60_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560fa38be660_0, 0, 64;
    %load/vec4 v0x560fa38be660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560fa38be2e0_0, 0, 32;
    %load/vec4 v0x560fa38be660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560fa38be4a0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x560fa38bef40_0;
    %pad/u 64;
    %load/vec4 v0x560fa38bf000_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560fa38be660_0, 0, 64;
    %load/vec4 v0x560fa38be660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560fa38be2e0_0, 0, 32;
    %load/vec4 v0x560fa38be660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560fa38be4a0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bec60_0;
    %mod/s;
    %store/vec4 v0x560fa38be2e0_0, 0, 32;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bec60_0;
    %div/s;
    %store/vec4 v0x560fa38be4a0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %mod;
    %store/vec4 v0x560fa38be2e0_0, 0, 32;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %div;
    %store/vec4 v0x560fa38be4a0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x560fa38be740_0;
    %store/vec4 v0x560fa38be2e0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x560fa38be740_0;
    %store/vec4 v0x560fa38be4a0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bec60_0;
    %add;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %add;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %sub;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %and;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %or;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %xor;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %or;
    %inv;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bec60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bf000_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x560fa38bdfd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x560fa38beba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x560fa38beba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x560fa38beba0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x560fa38beba0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bec60_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38be820_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x560fa38beba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x560fa38beba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38be0b0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bedc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bee80_0;
    %and;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bee80_0;
    %or;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x560fa38bef40_0;
    %load/vec4 v0x560fa38bee80_0;
    %xor;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x560fa38bee80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560fa38bf110_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38be580_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38be580_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38be580_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38be580_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38be580_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38be580_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38be580_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x560fa38beba0_0;
    %load/vec4 v0x560fa38bed00_0;
    %add;
    %store/vec4 v0x560fa38be580_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560fa38bf110_0;
    %store/vec4 v0x560fa38be9e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560fa38c0150;
T_3 ;
    %wait E_0x560fa381a130;
    %load/vec4 v0x560fa38c0820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560fa38c04c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560fa38c0730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560fa38c05a0_0;
    %assign/vec4 v0x560fa38c04c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560fa38bf9c0;
T_4 ;
    %wait E_0x560fa381a130;
    %load/vec4 v0x560fa38c0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560fa38bfc70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560fa38bfef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560fa38bfd30_0;
    %assign/vec4 v0x560fa38bfc70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560fa38bf340;
T_5 ;
    %wait E_0x560fa381a130;
    %load/vec4 v0x560fa38bf810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560fa38bf5b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560fa38bf690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560fa38bf730_0;
    %assign/vec4 v0x560fa38bf5b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560fa388aed0;
T_6 ;
    %wait E_0x560fa381a130;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x560fa38caad0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560fa38c8c60_0, v0x560fa38c7b60_0, v0x560fa38ca6b0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560fa38ca3a0_0, v0x560fa38ca540_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560fa38ca2d0_0, v0x560fa38ca470_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560fa38ca770_0, v0x560fa38cac00_0, v0x560fa38ca930_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560fa38c9fb0_0, v0x560fa38cad70_0, v0x560fa38cacd0_0, v0x560fa38c90c0_0, v0x560fa38c8930_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x560fa38c8280_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x560fa388aed0;
T_7 ;
    %wait E_0x560fa38189d0;
    %load/vec4 v0x560fa38c7e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560fa38c8370_0;
    %load/vec4 v0x560fa38c7fc0_0;
    %add;
    %store/vec4 v0x560fa38ca070_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560fa38c8d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560fa38c8370_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560fa38c8c60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560fa38ca070_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560fa38c8dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560fa38ca2d0_0;
    %store/vec4 v0x560fa38ca070_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560fa38c8370_0;
    %store/vec4 v0x560fa38ca070_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560fa388aed0;
T_8 ;
    %wait E_0x560fa381a130;
    %load/vec4 v0x560fa38caad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38c81e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560fa38c8280_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560fa38c81e0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560fa389d620;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38cb110_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560fa38cb110_0;
    %inv;
    %store/vec4 v0x560fa38cb110_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x560fa389d620;
T_10 ;
    %fork t_1, S_0x560fa388aaa0;
    %jmp t_0;
    .scope S_0x560fa388aaa0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38cb990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560fa38cb1b0_0, 0, 1;
    %wait E_0x560fa381a130;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560fa38cb990_0, 0, 1;
    %wait E_0x560fa381a130;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560fa38a3660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560fa38cb430_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560fa38a6960_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560fa38bd320_0, 0, 5;
    %load/vec4 v0x560fa38a3660_0;
    %store/vec4 v0x560fa38bd400_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560fa38a3990_0, 0, 16;
    %load/vec4 v0x560fa38a6960_0;
    %load/vec4 v0x560fa38bd320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560fa38bd400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560fa38a3990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560fa38a4aa0_0, 0, 32;
    %load/vec4 v0x560fa38a4aa0_0;
    %store/vec4 v0x560fa38cb800_0, 0, 32;
    %load/vec4 v0x560fa38cb430_0;
    %load/vec4 v0x560fa38a3660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560fa38cb430_0, 0, 32;
    %wait E_0x560fa381a130;
    %delay 2, 0;
    %load/vec4 v0x560fa38cb500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x560fa38cb340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x560fa38a3660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560fa38a3660_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560fa38a3660_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x560fa38a6960_0, 0, 6;
    %load/vec4 v0x560fa38a3660_0;
    %store/vec4 v0x560fa38bd320_0, 0, 5;
    %load/vec4 v0x560fa38a3660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560fa38bd400_0, 0, 5;
    %load/vec4 v0x560fa38a3660_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x560fa38a3990_0, 0, 16;
    %load/vec4 v0x560fa38a6960_0;
    %load/vec4 v0x560fa38bd320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560fa38bd400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560fa38a3990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560fa38a4aa0_0, 0, 32;
    %load/vec4 v0x560fa38a4aa0_0;
    %store/vec4 v0x560fa38cb800_0, 0, 32;
    %wait E_0x560fa381a130;
    %delay 2, 0;
    %load/vec4 v0x560fa38a3660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560fa38a3660_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560fa38a3660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560fa38bd4e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x560fa38a6960_0, 0, 6;
    %load/vec4 v0x560fa38a3660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560fa38bd320_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560fa38bd400_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560fa38a3990_0, 0, 16;
    %load/vec4 v0x560fa38a6960_0;
    %load/vec4 v0x560fa38bd320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560fa38bd400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560fa38a3990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560fa38a4aa0_0, 0, 32;
    %load/vec4 v0x560fa38a4aa0_0;
    %store/vec4 v0x560fa38cb800_0, 0, 32;
    %wait E_0x560fa381a130;
    %delay 2, 0;
    %load/vec4 v0x560fa38a3660_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x560fa38bd5c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560fa38bd5c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560fa3899c70_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x560fa3899c70_0 {0 0 0};
    %load/vec4 v0x560fa38bd4e0_0;
    %load/vec4 v0x560fa38a3660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560fa38bd4e0_0, 0, 32;
    %load/vec4 v0x560fa38bd4e0_0;
    %load/vec4 v0x560fa3899c70_0;
    %and;
    %store/vec4 v0x560fa389e3a0_0, 0, 32;
    %load/vec4 v0x560fa38cb8a0_0;
    %load/vec4 v0x560fa389e3a0_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x560fa389e3a0_0, v0x560fa38cb8a0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x560fa38a3660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560fa38a3660_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560fa389d620;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
