// Seed: 1776678416
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
module module_1;
  logic id_1;
  ;
  assign id_1 = 1'h0;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  logic id_2 = id_2;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri id_3;
  parameter id_4 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  logic [7:0] id_5;
  assign id_5[1] = -1;
  wire [1 'b0 : -1] id_6;
  wire id_7;
  wire id_8;
endmodule
