;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* RX */
RX__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
RX__0__MASK EQU 0x01
RX__0__PC EQU CYREG_PRT0_PC0
RX__0__PORT EQU 0
RX__0__SHIFT EQU 0
RX__AG EQU CYREG_PRT0_AG
RX__AMUX EQU CYREG_PRT0_AMUX
RX__BIE EQU CYREG_PRT0_BIE
RX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RX__BYP EQU CYREG_PRT0_BYP
RX__CTL EQU CYREG_PRT0_CTL
RX__DM0 EQU CYREG_PRT0_DM0
RX__DM1 EQU CYREG_PRT0_DM1
RX__DM2 EQU CYREG_PRT0_DM2
RX__DR EQU CYREG_PRT0_DR
RX__INP_DIS EQU CYREG_PRT0_INP_DIS
RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RX__LCD_EN EQU CYREG_PRT0_LCD_EN
RX__MASK EQU 0x01
RX__PORT EQU 0
RX__PRT EQU CYREG_PRT0_PRT
RX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RX__PS EQU CYREG_PRT0_PS
RX__SHIFT EQU 0
RX__SLW EQU CYREG_PRT0_SLW

/* TX */
TX__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
TX__0__MASK EQU 0x04
TX__0__PC EQU CYREG_PRT3_PC2
TX__0__PORT EQU 3
TX__0__SHIFT EQU 2
TX__AG EQU CYREG_PRT3_AG
TX__AMUX EQU CYREG_PRT3_AMUX
TX__BIE EQU CYREG_PRT3_BIE
TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TX__BYP EQU CYREG_PRT3_BYP
TX__CTL EQU CYREG_PRT3_CTL
TX__DM0 EQU CYREG_PRT3_DM0
TX__DM1 EQU CYREG_PRT3_DM1
TX__DM2 EQU CYREG_PRT3_DM2
TX__DR EQU CYREG_PRT3_DR
TX__INP_DIS EQU CYREG_PRT3_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TX__LCD_EN EQU CYREG_PRT3_LCD_EN
TX__MASK EQU 0x04
TX__PORT EQU 3
TX__PRT EQU CYREG_PRT3_PRT
TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TX__PS EQU CYREG_PRT3_PS
TX__SHIFT EQU 2
TX__SLW EQU CYREG_PRT3_SLW

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* ADC1 */
ADC1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC1_Bypass__0__MASK EQU 0x04
ADC1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC1_Bypass__0__PORT EQU 0
ADC1_Bypass__0__SHIFT EQU 2
ADC1_Bypass__AG EQU CYREG_PRT0_AG
ADC1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC1_Bypass__DR EQU CYREG_PRT0_DR
ADC1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC1_Bypass__MASK EQU 0x04
ADC1_Bypass__PORT EQU 0
ADC1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC1_Bypass__PS EQU CYREG_PRT0_PS
ADC1_Bypass__SHIFT EQU 2
ADC1_Bypass__SLW EQU CYREG_PRT0_SLW
ADC1_In__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
ADC1_In__0__MASK EQU 0x01
ADC1_In__0__PC EQU CYREG_PRT3_PC0
ADC1_In__0__PORT EQU 3
ADC1_In__0__SHIFT EQU 0
ADC1_In__AG EQU CYREG_PRT3_AG
ADC1_In__AMUX EQU CYREG_PRT3_AMUX
ADC1_In__BIE EQU CYREG_PRT3_BIE
ADC1_In__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC1_In__BYP EQU CYREG_PRT3_BYP
ADC1_In__CTL EQU CYREG_PRT3_CTL
ADC1_In__DM0 EQU CYREG_PRT3_DM0
ADC1_In__DM1 EQU CYREG_PRT3_DM1
ADC1_In__DM2 EQU CYREG_PRT3_DM2
ADC1_In__DR EQU CYREG_PRT3_DR
ADC1_In__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC1_In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC1_In__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC1_In__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC1_In__MASK EQU 0x01
ADC1_In__PORT EQU 3
ADC1_In__PRT EQU CYREG_PRT3_PRT
ADC1_In__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC1_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC1_In__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC1_In__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC1_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC1_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC1_In__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC1_In__PS EQU CYREG_PRT3_PS
ADC1_In__SHIFT EQU 0
ADC1_In__SLW EQU CYREG_PRT3_SLW
ADC1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC1_IRQ__INTC_MASK EQU 0x01
ADC1_IRQ__INTC_NUMBER EQU 0
ADC1_IRQ__INTC_PRIOR_NUM EQU 7
ADC1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC1_theACLK__INDEX EQU 0x03
ADC1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC1_theACLK__PM_ACT_MSK EQU 0x08
ADC1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC1_theACLK__PM_STBY_MSK EQU 0x08

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x06
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x40
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x40

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT6_PC6
Pin_1__0__PORT EQU 6
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT6_AG
Pin_1__AMUX EQU CYREG_PRT6_AMUX
Pin_1__BIE EQU CYREG_PRT6_BIE
Pin_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_1__BYP EQU CYREG_PRT6_BYP
Pin_1__CTL EQU CYREG_PRT6_CTL
Pin_1__DM0 EQU CYREG_PRT6_DM0
Pin_1__DM1 EQU CYREG_PRT6_DM1
Pin_1__DM2 EQU CYREG_PRT6_DM2
Pin_1__DR EQU CYREG_PRT6_DR
Pin_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 6
Pin_1__PRT EQU CYREG_PRT6_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_1__PS EQU CYREG_PRT6_PS
Pin_1__SHIFT EQU 6
Pin_1__SLW EQU CYREG_PRT6_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x08
isr_1__INTC_NUMBER EQU 3
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x10
isr_2__INTC_NUMBER EQU 4
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* rx_int */
rx_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
rx_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
rx_int__INTC_MASK EQU 0x20
rx_int__INTC_NUMBER EQU 5
rx_int__INTC_PRIOR_NUM EQU 7
rx_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
rx_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
rx_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* tx_int */
tx_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tx_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tx_int__INTC_MASK EQU 0x40
tx_int__INTC_NUMBER EQU 6
tx_int__INTC_PRIOR_NUM EQU 7
tx_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
tx_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tx_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x04
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x10
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x10

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x07
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x80
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x80

/* Motor_A */
Motor_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Motor_A__0__MASK EQU 0x40
Motor_A__0__PC EQU CYREG_PRT3_PC6
Motor_A__0__PORT EQU 3
Motor_A__0__SHIFT EQU 6
Motor_A__AG EQU CYREG_PRT3_AG
Motor_A__AMUX EQU CYREG_PRT3_AMUX
Motor_A__BIE EQU CYREG_PRT3_BIE
Motor_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_A__BYP EQU CYREG_PRT3_BYP
Motor_A__CTL EQU CYREG_PRT3_CTL
Motor_A__DM0 EQU CYREG_PRT3_DM0
Motor_A__DM1 EQU CYREG_PRT3_DM1
Motor_A__DM2 EQU CYREG_PRT3_DM2
Motor_A__DR EQU CYREG_PRT3_DR
Motor_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_A__MASK EQU 0x40
Motor_A__PORT EQU 3
Motor_A__PRT EQU CYREG_PRT3_PRT
Motor_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_A__PS EQU CYREG_PRT3_PS
Motor_A__SHIFT EQU 6
Motor_A__SLW EQU CYREG_PRT3_SLW

/* Motor_B */
Motor_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Motor_B__0__MASK EQU 0x80
Motor_B__0__PC EQU CYREG_PRT3_PC7
Motor_B__0__PORT EQU 3
Motor_B__0__SHIFT EQU 7
Motor_B__AG EQU CYREG_PRT3_AG
Motor_B__AMUX EQU CYREG_PRT3_AMUX
Motor_B__BIE EQU CYREG_PRT3_BIE
Motor_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor_B__BYP EQU CYREG_PRT3_BYP
Motor_B__CTL EQU CYREG_PRT3_CTL
Motor_B__DM0 EQU CYREG_PRT3_DM0
Motor_B__DM1 EQU CYREG_PRT3_DM1
Motor_B__DM2 EQU CYREG_PRT3_DM2
Motor_B__DR EQU CYREG_PRT3_DR
Motor_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor_B__MASK EQU 0x80
Motor_B__PORT EQU 3
Motor_B__PRT EQU CYREG_PRT3_PRT
Motor_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor_B__PS EQU CYREG_PRT3_PS
Motor_B__SHIFT EQU 7
Motor_B__SLW EQU CYREG_PRT3_SLW

/* Counter_1 */
Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Counter_1_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Counter_1_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Counter_1_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Counter_1_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Counter_1_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Counter_1_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Counter_1_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Counter_1_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Counter_1_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Counter_1_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Counter_1_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Counter_1_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Counter_1_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Counter_1_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Counter_1_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Counter_1_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Counter_1_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Counter_1_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Counter_1_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_1_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Counter_1_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Counter_1_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_1_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_1_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Counter_1_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Counter_1_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_1_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Counter_1_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Counter_1_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_1_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_1_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Counter_1_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_1_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_1_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Counter_1_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Counter_1_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_1_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Counter_1_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Counter_1_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_1_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_1_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Counter_1_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* Shoulder_A */
Shoulder_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Shoulder_A__0__MASK EQU 0x08
Shoulder_A__0__PC EQU CYREG_PRT3_PC3
Shoulder_A__0__PORT EQU 3
Shoulder_A__0__SHIFT EQU 3
Shoulder_A__AG EQU CYREG_PRT3_AG
Shoulder_A__AMUX EQU CYREG_PRT3_AMUX
Shoulder_A__BIE EQU CYREG_PRT3_BIE
Shoulder_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Shoulder_A__BYP EQU CYREG_PRT3_BYP
Shoulder_A__CTL EQU CYREG_PRT3_CTL
Shoulder_A__DM0 EQU CYREG_PRT3_DM0
Shoulder_A__DM1 EQU CYREG_PRT3_DM1
Shoulder_A__DM2 EQU CYREG_PRT3_DM2
Shoulder_A__DR EQU CYREG_PRT3_DR
Shoulder_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Shoulder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Shoulder_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Shoulder_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Shoulder_A__MASK EQU 0x08
Shoulder_A__PORT EQU 3
Shoulder_A__PRT EQU CYREG_PRT3_PRT
Shoulder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Shoulder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Shoulder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Shoulder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Shoulder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Shoulder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Shoulder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Shoulder_A__PS EQU CYREG_PRT3_PS
Shoulder_A__SHIFT EQU 3
Shoulder_A__SLW EQU CYREG_PRT3_SLW

/* Shoulder_B */
Shoulder_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Shoulder_B__0__MASK EQU 0x10
Shoulder_B__0__PC EQU CYREG_PRT3_PC4
Shoulder_B__0__PORT EQU 3
Shoulder_B__0__SHIFT EQU 4
Shoulder_B__AG EQU CYREG_PRT3_AG
Shoulder_B__AMUX EQU CYREG_PRT3_AMUX
Shoulder_B__BIE EQU CYREG_PRT3_BIE
Shoulder_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Shoulder_B__BYP EQU CYREG_PRT3_BYP
Shoulder_B__CTL EQU CYREG_PRT3_CTL
Shoulder_B__DM0 EQU CYREG_PRT3_DM0
Shoulder_B__DM1 EQU CYREG_PRT3_DM1
Shoulder_B__DM2 EQU CYREG_PRT3_DM2
Shoulder_B__DR EQU CYREG_PRT3_DR
Shoulder_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Shoulder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Shoulder_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Shoulder_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Shoulder_B__MASK EQU 0x10
Shoulder_B__PORT EQU 3
Shoulder_B__PRT EQU CYREG_PRT3_PRT
Shoulder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Shoulder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Shoulder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Shoulder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Shoulder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Shoulder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Shoulder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Shoulder_B__PS EQU CYREG_PRT3_PS
Shoulder_B__SHIFT EQU 4
Shoulder_B__SLW EQU CYREG_PRT3_SLW

/* Shoulder_I */
Shoulder_I__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Shoulder_I__0__MASK EQU 0x20
Shoulder_I__0__PC EQU CYREG_PRT3_PC5
Shoulder_I__0__PORT EQU 3
Shoulder_I__0__SHIFT EQU 5
Shoulder_I__AG EQU CYREG_PRT3_AG
Shoulder_I__AMUX EQU CYREG_PRT3_AMUX
Shoulder_I__BIE EQU CYREG_PRT3_BIE
Shoulder_I__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Shoulder_I__BYP EQU CYREG_PRT3_BYP
Shoulder_I__CTL EQU CYREG_PRT3_CTL
Shoulder_I__DM0 EQU CYREG_PRT3_DM0
Shoulder_I__DM1 EQU CYREG_PRT3_DM1
Shoulder_I__DM2 EQU CYREG_PRT3_DM2
Shoulder_I__DR EQU CYREG_PRT3_DR
Shoulder_I__INP_DIS EQU CYREG_PRT3_INP_DIS
Shoulder_I__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Shoulder_I__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Shoulder_I__LCD_EN EQU CYREG_PRT3_LCD_EN
Shoulder_I__MASK EQU 0x20
Shoulder_I__PORT EQU 3
Shoulder_I__PRT EQU CYREG_PRT3_PRT
Shoulder_I__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Shoulder_I__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Shoulder_I__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Shoulder_I__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Shoulder_I__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Shoulder_I__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Shoulder_I__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Shoulder_I__PS EQU CYREG_PRT3_PS
Shoulder_I__SHIFT EQU 5
Shoulder_I__SLW EQU CYREG_PRT3_SLW

/* QuadDec_Motor */
QuadDec_Motor_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Motor_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Motor_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Motor_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Motor_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
QuadDec_Motor_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
QuadDec_Motor_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Motor_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Motor_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Motor_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Motor_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Motor_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
QuadDec_Motor_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
QuadDec_Motor_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
QuadDec_Motor_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_Motor_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_Motor_isr__INTC_MASK EQU 0x02
QuadDec_Motor_isr__INTC_NUMBER EQU 1
QuadDec_Motor_isr__INTC_PRIOR_NUM EQU 7
QuadDec_Motor_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_Motor_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_Motor_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* GlitchFilter_1 */
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB00_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB00_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB00_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB00_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB00_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB00_F1

/* Clock_Enc_Motor */
Clock_Enc_Motor__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_Enc_Motor__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_Enc_Motor__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_Enc_Motor__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Enc_Motor__INDEX EQU 0x00
Clock_Enc_Motor__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Enc_Motor__PM_ACT_MSK EQU 0x01
Clock_Enc_Motor__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Enc_Motor__PM_STBY_MSK EQU 0x01

/* QuadDec_Shoulder */
QuadDec_Shoulder_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Shoulder_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Shoulder_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Shoulder_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Shoulder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_Shoulder_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
QuadDec_Shoulder_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Shoulder_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Shoulder_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Shoulder_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Shoulder_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Shoulder_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
QuadDec_Shoulder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_Shoulder_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
QuadDec_Shoulder_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_Shoulder_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_Shoulder_isr__INTC_MASK EQU 0x04
QuadDec_Shoulder_isr__INTC_NUMBER EQU 2
QuadDec_Shoulder_isr__INTC_PRIOR_NUM EQU 7
QuadDec_Shoulder_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
QuadDec_Shoulder_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_Shoulder_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_Enc_Shoulder */
Clock_Enc_Shoulder__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_Enc_Shoulder__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_Enc_Shoulder__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_Enc_Shoulder__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Enc_Shoulder__INDEX EQU 0x01
Clock_Enc_Shoulder__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Enc_Shoulder__PM_ACT_MSK EQU 0x02
Clock_Enc_Shoulder__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Enc_Shoulder__PM_STBY_MSK EQU 0x02

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
