Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 321b0fe38533432fb9da45e2c8c00e2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lowlevel_dac_intfc_tb_behav xil_defaultlib.lowlevel_dac_intfc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.lowlevel_dac_intfc [lowlevel_dac_intfc_default]
Compiling architecture behavioral of entity xil_defaultlib.lowlevel_dac_intfc_tb
Built simulation snapshot lowlevel_dac_intfc_tb_behav
