\hypertarget{struct_f_m_c___bank5__6___type_def}{}\section{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank5__6___type_def}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}


Flexible Memory Controller Bank5\+\_\+6.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a252c4ada37ac883b8e4fe0b08c781d0b}{S\+D\+CR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a8438638391415aaa0dc96714f28915ae}{S\+D\+TR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ad328f49a71561cd3f159af6faf65a641}{S\+D\+C\+MR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac1887d031d16c1bf2c0a51ee9001f886}{S\+D\+R\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a9f268f86cf706c2c78d8a6a9fbe9d9a3}{S\+D\+SR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank5\+\_\+6. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_ad328f49a71561cd3f159af6faf65a641}\label{struct_f_m_c___bank5__6___type_def_ad328f49a71561cd3f159af6faf65a641}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDCMR@{SDCMR}}
\index{SDCMR@{SDCMR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\subsubsection{\texorpdfstring{SDCMR}{SDCMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+C\+MR}

S\+D\+R\+AM Command Mode register, Address offset\+: 0x150 \mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_a252c4ada37ac883b8e4fe0b08c781d0b}\label{struct_f_m_c___bank5__6___type_def_a252c4ada37ac883b8e4fe0b08c781d0b}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDCR@{SDCR}}
\index{SDCR@{SDCR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\subsubsection{\texorpdfstring{SDCR}{SDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+CR\mbox{[}2\mbox{]}}

S\+D\+R\+AM Control registers , Address offset\+: 0x140-\/0x144 \mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_ac1887d031d16c1bf2c0a51ee9001f886}\label{struct_f_m_c___bank5__6___type_def_ac1887d031d16c1bf2c0a51ee9001f886}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDRTR@{SDRTR}}
\index{SDRTR@{SDRTR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\subsubsection{\texorpdfstring{SDRTR}{SDRTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+R\+TR}

S\+D\+R\+AM Refresh Timer register, Address offset\+: 0x154 \mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_a9f268f86cf706c2c78d8a6a9fbe9d9a3}\label{struct_f_m_c___bank5__6___type_def_a9f268f86cf706c2c78d8a6a9fbe9d9a3}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDSR@{SDSR}}
\index{SDSR@{SDSR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\subsubsection{\texorpdfstring{SDSR}{SDSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+SR}

S\+D\+R\+AM Status register, Address offset\+: 0x158 \mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_a8438638391415aaa0dc96714f28915ae}\label{struct_f_m_c___bank5__6___type_def_a8438638391415aaa0dc96714f28915ae}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDTR@{SDTR}}
\index{SDTR@{SDTR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\subsubsection{\texorpdfstring{SDTR}{SDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def\+::\+S\+D\+TR\mbox{[}2\mbox{]}}

S\+D\+R\+AM Timing registers , Address offset\+: 0x148-\/0x14C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
