@W: BN132 :"d:\libero_tests\abfn_uart_gpio_mss_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\abfn_uart_gpio_mss_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\abfn_uart_gpio_mss_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\abfn_uart_gpio_mss_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"d:\libero_tests\abfn_uart_gpio_mss_int\component\work\abfn_uart_gpio_int_mss_sb\abfn_uart_gpio_int_mss_sb.v":254:9:254:20|Removing instance ABFN_UART_GPIO_INT_MSS_sb_0.SYSRESET_POR (in view: work.ABFN_UART_GPIO_INT_MSS(verilog)) because it does not drive other instances.
@W: MT246 :"d:\libero_tests\abfn_uart_gpio_mss_int\component\work\abfn_uart_gpio_int_mss_sb\ccc_0\abfn_uart_gpio_int_mss_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT447 :"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":9:0:9:0|Timing constraint (through [get_nets { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.ddr_settled ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.count_ddr_enable ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.release_sdif*_core ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":10:0:10:0|Timing constraint (from [get_cells { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sm0_areset_n_rcosc ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":11:0:11:0|Timing constraint (from [get_cells { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.MSS_HPMS_READY_int ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":12:0:12:0|Timing constraint (through [get_nets { ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG1_DONE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.CONFIG2_DONE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PERST_N ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PSEL ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PWRITE ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SDIF*_PRDATA[*] ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_RESET_F2M ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_M3_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET ABFN_UART_GPIO_INT_MSS_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/abfn_uart_gpio_mss_int/designer/abfn_uart_gpio_int_mss/synthesis.fdc":13:0:13:0|Timing constraint (through [get_pins { ABFN_UART_GPIO_INT_MSS_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
