# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd" \
"../../../../CPU.srcs/sim_1/imports/LAB2/RCA3/LAB 9-10.srcs/sim_1/new/TB_RCA_3.vhd" \

# Do not sort compile order
nosort
