add wave /Cache_Control_tb/iDUT/iMEM_ADDR_REG_2/clk; add wave /Cache_Control_tb/iDUT/iVALID_COUNT_REG/rst; add wave /Cache_Control_tb/iCACHE_CONTROL/miss_detected; add wave /Cache_Control_tb/iCACHE_CONTROL/proceed; add wave /Cache_Control_tb/iCACHE_CONTROL/miss_address; add wave /Cache_Control_tb/data_out_4; add wave /Cache_Control_tb/data_out_3; add wave /Cache_Control_tb/data_out_2; add wave /Cache_Control_tb/data_out_1; add wave /Cache_Control_tb/iCACHE_CONTROL/memory_data; add wave /Cache_Control_tb/data_valid_4; add wave /Cache_Control_tb/data_valid_3; add wave /Cache_Control_tb/data_valid_2; add wave /Cache_Control_tb/data_valid_1; add wave /Cache_Control_tb/iCACHE_CONTROL/memory_data_valid; add wave /Cache_Control_tb/iDUT/fsm_busy; add wave /Cache_Control_tb/iCACHE_CONTROL/tag_out; add wave /Cache_Control_tb/iDUT/write_tag_array; add wave /Cache_Control_tb/iCACHE_CONTROL/write_data_array; add wave /Cache_Control_tb/memory_address; add wave /Cache_Control_tb/iCACHE_CONTROL/cache_memory_address; add wave /Cache_Control_tb/iCACHE_CONTROL/memory_data_out; add wave /Cache_Control_tb/expected_fsm_busy; add wave /Cache_Control_tb/expected_tag_out; add wave /Cache_Control_tb/expected_write_tag_array; add wave /Cache_Control_tb/expected_write_data_array; add wave /Cache_Control_tb/expected_memory_address; add wave /Cache_Control_tb/expected_cache_memory_address; add wave /Cache_Control_tb/expected_memory_data_out;