{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546157427920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546157427921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 17:10:27 2018 " "Processing started: Sun Dec 30 17:10:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546157427921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546157427921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Master_31Lv_FPGA -c Master_Upper_31Lv_FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Master_31Lv_FPGA -c Master_Upper_31Lv_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546157427921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_Upper_31Lv_FPGA_8l_1000mv_100c_slow.vho C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/ simulation " "Generated file Master_Upper_31Lv_FPGA_8l_1000mv_100c_slow.vho in folder \"C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546157429720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_Upper_31Lv_FPGA_8l_1000mv_-40c_slow.vho C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/ simulation " "Generated file Master_Upper_31Lv_FPGA_8l_1000mv_-40c_slow.vho in folder \"C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546157430045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_Upper_31Lv_FPGA_min_1000mv_-40c_fast.vho C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/ simulation " "Generated file Master_Upper_31Lv_FPGA_min_1000mv_-40c_fast.vho in folder \"C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546157430348 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_Upper_31Lv_FPGA.vho C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/ simulation " "Generated file Master_Upper_31Lv_FPGA.vho in folder \"C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546157430654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_Upper_31Lv_FPGA_8l_1000mv_100c_vhd_slow.sdo C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/ simulation " "Generated file Master_Upper_31Lv_FPGA_8l_1000mv_100c_vhd_slow.sdo in folder \"C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546157430891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_Upper_31Lv_FPGA_8l_1000mv_-40c_vhd_slow.sdo C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/ simulation " "Generated file Master_Upper_31Lv_FPGA_8l_1000mv_-40c_vhd_slow.sdo in folder \"C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546157431153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_Upper_31Lv_FPGA_min_1000mv_-40c_vhd_fast.sdo C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/ simulation " "Generated file Master_Upper_31Lv_FPGA_min_1000mv_-40c_vhd_fast.sdo in folder \"C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546157431393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_Upper_31Lv_FPGA_vhd.sdo C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/ simulation " "Generated file Master_Upper_31Lv_FPGA_vhd.sdo in folder \"C:/Users/subi/Desktop/31Level_Code/31Level_Master_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1546157431634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546157432170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 17:10:32 2018 " "Processing ended: Sun Dec 30 17:10:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546157432170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546157432170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546157432170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546157432170 ""}
