// Seed: 436561420
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    output logic id_6,
    input id_7
);
  type_14(
      .id_0(id_6), .id_1(id_6), .id_2(id_6), .id_3({1, 1} & id_3), .id_4(), .id_5(id_5), .id_6(id_1)
  );
  reg   id_8;
  logic id_9;
  always if (1) @(id_2.id_8) id_8 <= 1;
endmodule
