/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [25:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_1z) & celloutsig_0_3z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[19] | in_data[111]) & celloutsig_1_2z[8]);
  assign celloutsig_0_0z = in_data[24] | ~(in_data[11]);
  assign celloutsig_1_7z = celloutsig_1_6z | celloutsig_1_3z;
  assign celloutsig_0_13z = celloutsig_0_9z[1] ^ celloutsig_0_10z;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= celloutsig_0_9z[11:1];
  assign celloutsig_1_18z = { in_data[182:176], celloutsig_1_7z } / { 1'h1, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_9z = { celloutsig_0_8z[8], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z[6:5], celloutsig_0_6z[5], celloutsig_0_6z[3:2], celloutsig_0_6z[3], celloutsig_0_6z[0], celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, celloutsig_0_8z };
  assign celloutsig_0_10z = celloutsig_0_9z[10:5] <= { celloutsig_0_9z[10:6], celloutsig_0_5z };
  assign celloutsig_1_5z = { in_data[116:115], celloutsig_1_0z } <= in_data[124:122];
  assign celloutsig_0_2z = { in_data[22:17], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } <= in_data[57:49];
  assign celloutsig_0_3z = { in_data[86:77], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } || { in_data[69:64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[24:16], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } || { in_data[66:56], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z } || in_data[147:145];
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z } % { 1'h1, celloutsig_0_6z[5], celloutsig_0_6z[5], celloutsig_0_6z[3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[133:126], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[9:2] };
  assign celloutsig_1_12z = celloutsig_1_1z[11:6] % { 1'h1, celloutsig_1_11z[4:0] };
  assign celloutsig_0_15z = - { in_data[7:4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_6z[6:5], celloutsig_0_6z[5], celloutsig_0_6z[3:2], celloutsig_0_6z[3], celloutsig_0_6z[0] };
  assign celloutsig_1_4z = { celloutsig_1_1z[21:10], celloutsig_1_0z } !== in_data[129:117];
  assign celloutsig_0_16z = { celloutsig_0_6z[5], celloutsig_0_6z[5], celloutsig_0_6z[3:2] } >> _00_[5:2];
  assign celloutsig_0_7z = { celloutsig_0_6z[5], celloutsig_0_6z[5], celloutsig_0_6z[3] } >> { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[149:126], celloutsig_1_0z, celloutsig_1_0z } >> { in_data[155:132], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z } >> celloutsig_1_2z[8:3];
  assign celloutsig_1_16z = ~((celloutsig_1_1z[24] & celloutsig_1_1z[18]) | (celloutsig_1_11z[5] & celloutsig_1_11z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_0z & celloutsig_1_11z[3]) | (in_data[143] & celloutsig_1_1z[2]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[76]));
  assign celloutsig_1_0z = ~((in_data[151] & in_data[127]) | (in_data[103] & in_data[185]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_4z) | (celloutsig_1_2z[5] & celloutsig_1_5z));
  assign { celloutsig_0_6z[3:2], celloutsig_0_6z[5], celloutsig_0_6z[6], celloutsig_0_6z[0] } = ~ { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, in_data[2], celloutsig_0_0z };
  assign { celloutsig_0_6z[4], celloutsig_0_6z[1] } = { celloutsig_0_6z[5], celloutsig_0_6z[3] };
  assign { out_data[135:128], out_data[96], out_data[45:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
