<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="rx_proj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="link_idle_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="link_idle_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="link_idle_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="top_level.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_level.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_level.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_level.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_level.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_level.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_level.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_level.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_level.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_level.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_level.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_level.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_level.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_level.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_level.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_level.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_level.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_level.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="top_level_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_level_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_level_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_level_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_level_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_level_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1496005961" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1496005961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496005961" xil_pn:in_ck="2441829323270243260" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1496005961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../src/blinky.v"/>
      <outfile xil_pn:name="../src/clock_data_recovery.v"/>
      <outfile xil_pn:name="../src/clock_data_recovery_tb.v"/>
      <outfile xil_pn:name="../src/decode_8b10b.v"/>
      <outfile xil_pn:name="../src/encode_8b10b.v"/>
      <outfile xil_pn:name="../src/encode_8b10b_tb.v"/>
      <outfile xil_pn:name="../src/encode_decode_tb.v"/>
      <outfile xil_pn:name="../src/hexto7seg.v"/>
      <outfile xil_pn:name="../src/link_idle_tb.v"/>
      <outfile xil_pn:name="../src/prbs_cdr_tb.v"/>
      <outfile xil_pn:name="../src/rx.v"/>
      <outfile xil_pn:name="../src/sevenseg_controller.v"/>
      <outfile xil_pn:name="../src/top_level.v"/>
      <outfile xil_pn:name="../src/tx.v"/>
      <outfile xil_pn:name="../src/tx_tb.v"/>
      <outfile xil_pn:name="../src/txrx_incl.vh"/>
    </transform>
    <transform xil_pn:end_ts="1496005961" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7185259101746773047" xil_pn:start_ts="1496005961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496005961" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8320091878678847989" xil_pn:start_ts="1496005961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496005961" xil_pn:in_ck="8155300195211059005" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2218644577035828064" xil_pn:start_ts="1496005961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pll_sample_clk.v"/>
      <outfile xil_pn:name="ipcore_dir/pll_sample_clk/example_design/pll_sample_clk_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/rx_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rx_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1496005961" xil_pn:in_ck="413734556325135523" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1496005961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../src/blinky.v"/>
      <outfile xil_pn:name="../src/clock_data_recovery.v"/>
      <outfile xil_pn:name="../src/clock_data_recovery_tb.v"/>
      <outfile xil_pn:name="../src/decode_8b10b.v"/>
      <outfile xil_pn:name="../src/encode_8b10b.v"/>
      <outfile xil_pn:name="../src/encode_8b10b_tb.v"/>
      <outfile xil_pn:name="../src/encode_decode_tb.v"/>
      <outfile xil_pn:name="../src/hexto7seg.v"/>
      <outfile xil_pn:name="../src/link_idle_tb.v"/>
      <outfile xil_pn:name="../src/prbs_cdr_tb.v"/>
      <outfile xil_pn:name="../src/rx.v"/>
      <outfile xil_pn:name="../src/sevenseg_controller.v"/>
      <outfile xil_pn:name="../src/top_level.v"/>
      <outfile xil_pn:name="../src/tx.v"/>
      <outfile xil_pn:name="../src/tx_tb.v"/>
      <outfile xil_pn:name="../src/txrx_incl.vh"/>
      <outfile xil_pn:name="ipcore_dir/pll_sample_clk.v"/>
      <outfile xil_pn:name="ipcore_dir/pll_sample_clk/example_design/pll_sample_clk_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/rx_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1496005964" xil_pn:in_ck="413734556325135523" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6683994553355105773" xil_pn:start_ts="1496005961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="link_idle_tb_beh.prj"/>
      <outfile xil_pn:name="link_idle_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1496005964" xil_pn:in_ck="7276936395041709551" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="962153251376191344" xil_pn:start_ts="1496005964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="link_idle_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1495811408" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1495811408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496002116" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2179420789803341665" xil_pn:start_ts="1496002116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496002884" xil_pn:in_ck="8155300195211059005" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2218644577035828064" xil_pn:start_ts="1496002884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pll_sample_clk.v"/>
      <outfile xil_pn:name="ipcore_dir/pll_sample_clk/example_design/pll_sample_clk_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/rx_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/rx_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1496002116" xil_pn:in_ck="-6821251697199608837" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1496002116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496002116" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7783425147822617887" xil_pn:start_ts="1496002116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496002116" xil_pn:in_ck="-6821251697199608837" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1496002116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496002116" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4161862692112652394" xil_pn:start_ts="1496002116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496003958" xil_pn:in_ck="-7511007688204396211" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="557249426450905583" xil_pn:start_ts="1496003948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_level.lso"/>
      <outfile xil_pn:name="top_level.ngc"/>
      <outfile xil_pn:name="top_level.ngr"/>
      <outfile xil_pn:name="top_level.prj"/>
      <outfile xil_pn:name="top_level.stx"/>
      <outfile xil_pn:name="top_level.syr"/>
      <outfile xil_pn:name="top_level.xst"/>
      <outfile xil_pn:name="top_level_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1496003778" xil_pn:in_ck="-5615288497184560224" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119186995425120244" xil_pn:start_ts="1496003778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496003964" xil_pn:in_ck="735344809124697208" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9034151532073498337" xil_pn:start_ts="1496003958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_level.bld"/>
      <outfile xil_pn:name="top_level.ngd"/>
      <outfile xil_pn:name="top_level_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1496003975" xil_pn:in_ck="-6541181299944043241" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1405206279585514545" xil_pn:start_ts="1496003964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_level.pcf"/>
      <outfile xil_pn:name="top_level_map.map"/>
      <outfile xil_pn:name="top_level_map.mrp"/>
      <outfile xil_pn:name="top_level_map.ncd"/>
      <outfile xil_pn:name="top_level_map.ngm"/>
      <outfile xil_pn:name="top_level_map.xrpt"/>
      <outfile xil_pn:name="top_level_summary.xml"/>
      <outfile xil_pn:name="top_level_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1496003989" xil_pn:in_ck="-7216812143717658704" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1496003975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_level.ncd"/>
      <outfile xil_pn:name="top_level.pad"/>
      <outfile xil_pn:name="top_level.par"/>
      <outfile xil_pn:name="top_level.ptwx"/>
      <outfile xil_pn:name="top_level.unroutes"/>
      <outfile xil_pn:name="top_level.xpi"/>
      <outfile xil_pn:name="top_level_pad.csv"/>
      <outfile xil_pn:name="top_level_pad.txt"/>
      <outfile xil_pn:name="top_level_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1496004003" xil_pn:in_ck="-3652724962798070323" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-2715821302113285865" xil_pn:start_ts="1496003989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_level.bgn"/>
      <outfile xil_pn:name="top_level.bin"/>
      <outfile xil_pn:name="top_level.bit"/>
      <outfile xil_pn:name="top_level.drc"/>
      <outfile xil_pn:name="top_level.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1496003989" xil_pn:in_ck="-6541181299944043373" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1496003983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_level.twr"/>
      <outfile xil_pn:name="top_level.twx"/>
    </transform>
  </transforms>

</generated_project>
