// Seed: 1427562789
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wand id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_5 == -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd61,
    parameter id_3 = 32'd3,
    parameter id_8 = 32'd18
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire _id_3;
  output wire id_2;
  input wire _id_1;
  parameter id_8 = 1;
  parameter id_9 = -1;
  logic [id_8 : id_1] id_10 = id_5;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_7,
      id_5,
      id_5,
      id_6,
      id_9,
      id_5,
      id_5,
      id_5,
      id_5,
      id_9
  );
  wire [1 : id_1] id_11;
  assign id_10[id_3] = id_3;
  always @(id_9 or 1 & 1'b0 == 1) release id_11;
  assign id_4 = id_10;
endmodule
