#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c98330 .scope module, "TestBench" "TestBench" 2 4;
 .timescale -9 -12;
v0x1cd93a0_0 .net "adr_i", 4 0, v0x1cd7330_0; 1 drivers
v0x1cd9420_0 .net "argument", 31 0, v0x1cd80e0_0; 1 drivers
v0x1cd94a0_0 .net "block_count", 15 0, v0x1cd8160_0; 1 drivers
v0x1cd9520_0 .net "block_size", 11 0, v0x1cd81e0_0; 1 drivers
v0x1cd95a0_0 .net "clock", 0 0, v0x1cd7690_0; 1 drivers
v0x1cd9620_0 .net "command", 15 0, v0x1cd8330_0; 1 drivers
v0x1cd96a0_0 .net "command_complete", 0 0, v0x1cd6e20_0; 1 drivers
v0x1cd9720_0 .net "data_i", 127 0, v0x1cd6c70_0; 1 drivers
v0x1cd97f0_0 .net "data_o", 127 0, v0x1cd85a0_0; 1 drivers
v0x1cd9870_0 .net "error_interrupt_status_i", 15 0, v0x1cd6910_0; 1 drivers
v0x1cd98f0_0 .net "error_interrupt_status_o", 15 0, v0x1cd8870_0; 1 drivers
v0x1cd9970_0 .net "normal_interrupt_status_i", 15 0, v0x1cb4ea0_0; 1 drivers
v0x1cd99f0_0 .net "present_state", 15 0, v0x1cd8d00_0; 1 drivers
v0x1cd9a70_0 .net "reg_read_en", 0 0, v0x1cd6fd0_0; 1 drivers
v0x1cd9b70_0 .net "reg_write_en", 0 0, v0x1cd7180_0; 1 drivers
v0x1cd9bf0_0 .net "reset", 0 0, v0x1cd74e0_0; 1 drivers
v0x1cd9af0_0 .net "response_i", 127 0, v0x1cd6ac0_0; 1 drivers
v0x1cd9d00_0 .net "software_reset", 2 0, v0x1cd8fb0_0; 1 drivers
v0x1cd9c70_0 .net "timeout_control", 15 0, v0x1cd9240_0; 1 drivers
v0x1cd9e20_0 .net "transfer_mode", 15 0, v0x1cd9170_0; 1 drivers
S_0x1cd7f40 .scope module, "regs" "registers" 2 34, 3 2, S_0x1c98330;
 .timescale -9 -12;
v0x1cd8060_0 .alias "adr_i", 4 0, v0x1cd93a0_0;
v0x1cd80e0_0 .var "argument", 31 0;
v0x1cd8160_0 .var "block_count", 15 0;
v0x1cd81e0_0 .var "block_size", 11 0;
v0x1cd8260_0 .alias "clock", 0 0, v0x1cd95a0_0;
v0x1cd8330_0 .var "command", 15 0;
v0x1cd83b0_0 .alias "command_complete", 0 0, v0x1cd96a0_0;
v0x1cd8480_0 .alias "data_i", 127 0, v0x1cd9720_0;
v0x1cd85a0_0 .var "data_o", 127 0;
v0x1cd8620_0 .var "error_interrupt_signal_enable", 15 0;
v0x1cd8700_0 .var "error_interrupt_status_enable", 15 0;
v0x1cd8780_0 .alias "error_interrupt_status_i", 15 0, v0x1cd9870_0;
v0x1cd8870_0 .var "error_interrupt_status_o", 15 0;
v0x1cd88f0_0 .var "host_controller_version", 15 0;
v0x1cd89f0_0 .var "normal_interrupt_signal_enable", 15 0;
v0x1cd8a90_0 .var "normal_interrupt_status", 15 0;
v0x1cd8970_0 .var "normal_interrupt_status_enable", 15 0;
v0x1cd8be0_0 .alias "normal_interrupt_status_i", 15 0, v0x1cd9970_0;
v0x1cd8d00_0 .var "present_state", 15 0;
v0x1cd8d80_0 .alias "reg_read_en", 0 0, v0x1cd9a70_0;
v0x1cd8eb0_0 .alias "reg_write_en", 0 0, v0x1cd9b70_0;
v0x1cd8f30_0 .alias "reset", 0 0, v0x1cd9bf0_0;
v0x1cd9070_0 .var "response", 127 0;
v0x1cd90f0_0 .alias "response_i", 127 0, v0x1cd9af0_0;
v0x1cd8fb0_0 .var "software_reset", 2 0;
v0x1cd9240_0 .var "timeout_control", 15 0;
v0x1cd9170_0 .var "transfer_mode", 15 0;
E_0x1cd8030 .event posedge, v0x1cd7690_0;
S_0x1c90d90 .scope module, "genReg" "generatorRegisters" 2 58, 4 1, S_0x1c98330;
 .timescale -9 -12;
v0x1cd7750_0 .alias "adr_i", 4 0, v0x1cd93a0_0;
v0x1cd7820_0 .alias "clock", 0 0, v0x1cd95a0_0;
v0x1cd78d0_0 .alias "command_complete", 0 0, v0x1cd96a0_0;
v0x1cd7980_0 .alias "data_i", 127 0, v0x1cd9720_0;
v0x1cd7a60_0 .alias "error_interrupt_status_i", 15 0, v0x1cd9870_0;
v0x1cd7b10_0 .alias "normal_interrupt_status_i", 15 0, v0x1cd9970_0;
v0x1cd7bd0_0 .alias "reg_read_en", 0 0, v0x1cd9a70_0;
v0x1cd7c80_0 .alias "reg_write_en", 0 0, v0x1cd9b70_0;
v0x1cd7d80_0 .alias "reset", 0 0, v0x1cd9bf0_0;
v0x1cd7e30_0 .alias "response_i", 127 0, v0x1cd9af0_0;
S_0x1cd75a0 .scope module, "clk1" "clock_gen" 4 15, 4 28, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd7690_0 .var "clock", 0 0;
S_0x1cd73f0 .scope module, "r1" "reset_gen" 4 16, 4 43, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd74e0_0 .var "reset", 0 0;
S_0x1cd7240 .scope module, "adrg" "adr_in_gen" 4 17, 4 55, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd7330_0 .var "adr_in", 4 0;
S_0x1cd7090 .scope module, "rweg" "reg_write_en_gen" 4 18, 4 72, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd7180_0 .var "reg_write_en", 0 0;
S_0x1cd6ee0 .scope module, "rreg" "reg_read_en_gen" 4 19, 4 87, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd6fd0_0 .var "reg_read_en", 0 0;
S_0x1cd6d30 .scope module, "ccg" "cmd_complete_gen" 4 20, 4 102, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd6e20_0 .var "command_complete", 0 0;
S_0x1cd6b80 .scope module, "datag" "data_in_gen" 4 21, 4 117, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd6c70_0 .var "data_i", 127 0;
S_0x1cd69d0 .scope module, "rig" "response_in_gen" 4 22, 4 130, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd6ac0_0 .var "response_i", 127 0;
S_0x1cd6820 .scope module, "eisg" "error_int_status_gen" 4 23, 4 143, S_0x1c90d90;
 .timescale -9 -12;
v0x1cd6910_0 .var "error_interrupt_status_i", 15 0;
S_0x1cb45b0 .scope module, "nisg" "normal_int_status_gen" 4 24, 4 158, S_0x1c90d90;
 .timescale -9 -12;
v0x1cb4ea0_0 .var "normal_interrupt_status_i", 15 0;
    .scope S_0x1cd7f40;
T_0 ;
    %wait E_0x1cd8030;
    %load/v 8, v0x1cd8f30_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 12, 0;
    %assign/v0 v0x1cd81e0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8160_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1cd80e0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd9170_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8330_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8d00_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd9240_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1cd8fb0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8870_0, 0, 0;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 0;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd9070_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8a90_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8970_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8700_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd89f0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8620_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd88f0_0, 0, 0;
T_0.0 ;
    %load/v 8, v0x1cd8eb0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x1cd8060_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 3, 5;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 4, 5;
    %jmp/1 T_0.8, 6;
    %cmpi/u 8, 5, 5;
    %jmp/1 T_0.9, 6;
    %cmpi/u 8, 6, 5;
    %jmp/1 T_0.10, 6;
    %cmpi/u 8, 7, 5;
    %jmp/1 T_0.11, 6;
    %cmpi/u 8, 8, 5;
    %jmp/1 T_0.12, 6;
    %cmpi/u 8, 9, 5;
    %jmp/1 T_0.13, 6;
    %cmpi/u 8, 10, 5;
    %jmp/1 T_0.14, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_0.15, 6;
    %cmpi/u 8, 12, 5;
    %jmp/1 T_0.16, 6;
    %cmpi/u 8, 13, 5;
    %jmp/1 T_0.17, 6;
    %cmpi/u 8, 14, 5;
    %jmp/1 T_0.18, 6;
    %cmpi/u 8, 15, 5;
    %jmp/1 T_0.19, 6;
    %jmp T_0.20;
T_0.4 ;
    %load/v 8, v0x1cd8480_0, 12; Only need 12 of 128 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x1cd81e0_0, 0, 8;
    %jmp T_0.20;
T_0.5 ;
    %load/v 8, v0x1cd8480_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8160_0, 0, 8;
    %jmp T_0.20;
T_0.6 ;
    %load/v 8, v0x1cd8480_0, 32; Only need 32 of 128 bits
; Save base=8 wid=32 in lookaside.
    %ix/load 0, 32, 0;
    %assign/v0 v0x1cd80e0_0, 0, 8;
    %jmp T_0.20;
T_0.7 ;
    %load/v 8, v0x1cd8480_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd9170_0, 0, 8;
    %jmp T_0.20;
T_0.8 ;
    %load/v 8, v0x1cd8480_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8330_0, 0, 8;
    %jmp T_0.20;
T_0.9 ;
    %load/v 8, v0x1cd9070_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd9070_0, 0, 8;
    %jmp T_0.20;
T_0.10 ;
    %load/v 8, v0x1cd8d00_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8d00_0, 0, 8;
    %jmp T_0.20;
T_0.11 ;
    %load/v 8, v0x1cd8480_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd9240_0, 0, 8;
    %jmp T_0.20;
T_0.12 ;
    %load/v 8, v0x1cd8480_0, 3; Only need 3 of 128 bits
; Save base=8 wid=3 in lookaside.
    %ix/load 0, 3, 0;
    %assign/v0 v0x1cd8fb0_0, 0, 8;
    %jmp T_0.20;
T_0.13 ;
    %load/v 8, v0x1cd8a90_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8a90_0, 0, 8;
    %jmp T_0.20;
T_0.14 ;
    %load/v 8, v0x1cd8780_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8870_0, 0, 8;
    %jmp T_0.20;
T_0.15 ;
    %load/v 8, v0x1cd8480_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8970_0, 0, 8;
    %jmp T_0.20;
T_0.16 ;
    %load/v 8, v0x1cd8480_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8700_0, 0, 8;
    %jmp T_0.20;
T_0.17 ;
    %load/v 8, v0x1cd8480_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd89f0_0, 0, 8;
    %jmp T_0.20;
T_0.18 ;
    %load/v 8, v0x1cd8480_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd8620_0, 0, 8;
    %jmp T_0.20;
T_0.19 ;
    %load/v 8, v0x1cd88f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1cd88f0_0, 0, 8;
    %jmp T_0.20;
T_0.20 ;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x1cd8d80_0, 1;
    %jmp/0xz  T_0.21, 8;
    %load/v 8, v0x1cd8060_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/1 T_0.23, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_0.24, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_0.25, 6;
    %cmpi/u 8, 3, 5;
    %jmp/1 T_0.26, 6;
    %cmpi/u 8, 4, 5;
    %jmp/1 T_0.27, 6;
    %cmpi/u 8, 5, 5;
    %jmp/1 T_0.28, 6;
    %cmpi/u 8, 6, 5;
    %jmp/1 T_0.29, 6;
    %cmpi/u 8, 7, 5;
    %jmp/1 T_0.30, 6;
    %cmpi/u 8, 8, 5;
    %jmp/1 T_0.31, 6;
    %cmpi/u 8, 9, 5;
    %jmp/1 T_0.32, 6;
    %cmpi/u 8, 10, 5;
    %jmp/1 T_0.33, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_0.34, 6;
    %cmpi/u 8, 12, 5;
    %jmp/1 T_0.35, 6;
    %cmpi/u 8, 13, 5;
    %jmp/1 T_0.36, 6;
    %cmpi/u 8, 14, 5;
    %jmp/1 T_0.37, 6;
    %cmpi/u 8, 15, 5;
    %jmp/1 T_0.38, 6;
    %jmp T_0.39;
T_0.23 ;
    %load/v 8, v0x1cd81e0_0, 12;
    %mov 20, 0, 116;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.24 ;
    %load/v 8, v0x1cd8160_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.25 ;
    %load/v 8, v0x1cd80e0_0, 32;
    %mov 40, 0, 96;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.26 ;
    %load/v 8, v0x1cd9170_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.27 ;
    %load/v 8, v0x1cd8330_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.28 ;
    %load/v 8, v0x1cd9070_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.29 ;
    %load/v 8, v0x1cd8d00_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.30 ;
    %load/v 8, v0x1cd9240_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.31 ;
    %load/v 8, v0x1cd8fb0_0, 3;
    %mov 11, 0, 125;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.32 ;
    %load/v 8, v0x1cd8a90_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.33 ;
    %load/v 8, v0x1cd8870_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.34 ;
    %load/v 8, v0x1cd8970_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.35 ;
    %load/v 8, v0x1cd8700_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.36 ;
    %load/v 8, v0x1cd89f0_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.37 ;
    %load/v 8, v0x1cd8620_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.38 ;
    %load/v 8, v0x1cd88f0_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1cd85a0_0, 0, 8;
    %jmp T_0.39;
T_0.39 ;
    %jmp T_0.22;
T_0.21 ;
    %load/v 8, v0x1cd83b0_0, 1;
    %jmp/0xz  T_0.40, 8;
    %load/v 8, v0x1cd90f0_0, 128;
    %set/v v0x1cd9070_0, 8, 128;
    %load/v 8, v0x1cd8780_0, 16;
    %set/v v0x1cd8870_0, 8, 16;
    %load/v 8, v0x1cd8be0_0, 16;
    %set/v v0x1cd8a90_0, 8, 16;
    %load/v 8, v0x1cd81e0_0, 12;
    %set/v v0x1cd81e0_0, 8, 12;
    %load/v 8, v0x1cd8160_0, 16;
    %set/v v0x1cd8160_0, 8, 16;
    %load/v 8, v0x1cd80e0_0, 32;
    %set/v v0x1cd80e0_0, 8, 32;
    %load/v 8, v0x1cd9170_0, 16;
    %set/v v0x1cd9170_0, 8, 16;
    %load/v 8, v0x1cd8330_0, 16;
    %set/v v0x1cd8330_0, 8, 16;
    %load/v 8, v0x1cd8d00_0, 16;
    %set/v v0x1cd8d00_0, 8, 16;
    %load/v 8, v0x1cd9240_0, 16;
    %set/v v0x1cd9240_0, 8, 16;
    %load/v 8, v0x1cd8fb0_0, 3;
    %set/v v0x1cd8fb0_0, 8, 3;
    %load/v 8, v0x1cd9070_0, 128;
    %set/v v0x1cd9070_0, 8, 128;
    %load/v 8, v0x1cd8970_0, 16;
    %set/v v0x1cd8970_0, 8, 16;
    %load/v 8, v0x1cd8700_0, 16;
    %set/v v0x1cd8700_0, 8, 16;
    %load/v 8, v0x1cd89f0_0, 16;
    %set/v v0x1cd89f0_0, 8, 16;
    %load/v 8, v0x1cd8620_0, 16;
    %set/v v0x1cd8620_0, 8, 16;
    %load/v 8, v0x1cd88f0_0, 16;
    %set/v v0x1cd88f0_0, 8, 16;
T_0.40 ;
T_0.22 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1cd75a0;
T_1 ;
    %set/v v0x1cd7690_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1cd75a0;
T_2 ;
    %delay 20000, 0;
    %set/v v0x1cd7690_0, 0, 1;
    %delay 20000, 0;
    %set/v v0x1cd7690_0, 1, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1cd73f0;
T_3 ;
    %set/v v0x1cd74e0_0, 0, 1;
    %delay 60000, 0;
    %set/v v0x1cd74e0_0, 1, 1;
    %delay 60000, 0;
    %set/v v0x1cd74e0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1cd7240;
T_4 ;
    %set/v v0x1cd7330_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0x1cd7240;
T_5 ;
    %delay 40000, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1cd7330_0, 5;
    %set/v v0x1cd7330_0, 8, 5;
    %load/v 8, v0x1cd7330_0, 5;
    %cmpi/u 8, 16, 5;
    %jmp/0xz  T_5.0, 4;
    %set/v v0x1cd7330_0, 0, 5;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1cd7090;
T_6 ;
    %set/v v0x1cd7180_0, 0, 1;
    %delay 120000, 0;
    %set/v v0x1cd7180_0, 1, 1;
    %delay 840000, 0;
    %set/v v0x1cd7180_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1cd6ee0;
T_7 ;
    %set/v v0x1cd6fd0_0, 0, 1;
    %delay 1000000, 0;
    %set/v v0x1cd6fd0_0, 1, 1;
    %delay 900000, 0;
    %set/v v0x1cd6fd0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1cd6d30;
T_8 ;
    %set/v v0x1cd6e20_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x1cd6d30;
T_9 ;
    %delay 1900000, 0;
    %set/v v0x1cd6e20_0, 1, 1;
    %delay 100000, 0;
    %set/v v0x1cd6e20_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1cd6b80;
T_10 ;
    %set/v v0x1cd6c70_0, 0, 128;
    %end;
    .thread T_10;
    .scope S_0x1cd6b80;
T_11 ;
    %delay 40000, 0;
    %ix/load 0, 2, 0;
    %load/vp0 8, v0x1cd6c70_0, 128;
    %set/v v0x1cd6c70_0, 8, 128;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1cd69d0;
T_12 ;
    %set/v v0x1cd6ac0_0, 0, 128;
    %end;
    .thread T_12;
    .scope S_0x1cd69d0;
T_13 ;
    %delay 200000, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1cd6ac0_0, 128;
    %set/v v0x1cd6ac0_0, 8, 128;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1cd6820;
T_14 ;
    %set/v v0x1cd6910_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x1cd6820;
T_15 ;
    %delay 100000, 0;
    %movi 8, 1, 16;
    %set/v v0x1cd6910_0, 8, 16;
    %delay 1000000, 0;
    %set/v v0x1cd6910_0, 0, 16;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1cb45b0;
T_16 ;
    %set/v v0x1cb4ea0_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x1cb45b0;
T_17 ;
    %delay 100000, 0;
    %movi 8, 1, 16;
    %set/v v0x1cb4ea0_0, 8, 16;
    %delay 1000000, 0;
    %set/v v0x1cb4ea0_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1c98330;
T_18 ;
    %vpi_call 2 75 "$dumpfile", "signalsRegisters.vcd";
    %vpi_call 2 76 "$dumpvars";
    %delay 2100000, 0;
    %vpi_call 2 78 "$display", "test finished";
    %vpi_call 2 79 "$finish";
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "registers_tb.v";
    "./../code/registers.v";
    "./generatorRegisters.v";
