// Seed: 959616878
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_3;
  type_5(
      id_3, 1'b0, 1, 1
  );
  assign id_1 = 1;
  logic id_4;
endmodule
