// Seed: 380523288
module module_0;
  always begin : LABEL_0
    id_1 = id_1;
  end
  assign id_2[1] = -1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  genvar id_3, id_4;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign id_3 = id_3 + 1'b0;
endmodule
module module_2 (
    input uwire id_0,
    input tri1  id_1
);
  final id_3 <= -1;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_3 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    output wire id_4,
    input supply1 id_5,
    input tri void id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    output uwire id_10,
    input wire id_11,
    input tri id_12,
    output wand id_13,
    input tri0 id_14
);
  always $display;
  wand id_16;
  id_17(
      1'b0
  );
  assign id_3 = id_16;
  module_0 modCall_1 ();
  assign id_13 = -1'b0;
  tri id_18 = -1;
endmodule
