{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447547945650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447547945654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 16:39:05 2015 " "Processing started: Sat Nov 14 16:39:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447547945654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447547945654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgb2vga -c rgb2vga " "Command: quartus_sta rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447547945654 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1447547945738 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447547945860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1447547945907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1447547945907 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1447547946204 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946220 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946220 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946220 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1447547946220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946319 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1447547946319 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1447547946335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.553 " "Worst-case setup slack is 1.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.553               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.553               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.303               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.303               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.048               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.048               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.305               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547946366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.868 " "Worst-case recovery slack is 6.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.868               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.868               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.432 " "Worst-case removal slack is 1.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.432               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.432               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.103 " "Worst-case minimum pulse width slack is 4.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.103               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.103               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLOCK_50  " "    9.835               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.246               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.246               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547946381 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.553 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.553" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.553  " "Path #1: Setup slack is 1.553 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|SdrRoutineSeq\[7\] " "From Node    : sdram:inst1\|SdrRoutineSeq\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sdram:inst1\|SdrDat\[13\]~en " "To Node      : sdram:inst1\|SdrDat\[13\]~en" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.786  R        clock network delay " "     1.877      0.786  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.076      0.199     uTco  sdram:inst1\|SdrRoutineSeq\[7\] " "     2.076      0.199     uTco  sdram:inst1\|SdrRoutineSeq\[7\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.076      0.000 FF  CELL  inst1\|SdrRoutineSeq\[7\]\|q " "     2.076      0.000 FF  CELL  inst1\|SdrRoutineSeq\[7\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.781      0.705 FF    IC  inst1\|process_0~1\|dataa " "     2.781      0.705 FF    IC  inst1\|process_0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.131      0.350 FR  CELL  inst1\|process_0~1\|combout " "     3.131      0.350 FR  CELL  inst1\|process_0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.478      0.347 RR    IC  inst1\|process_0~10\|dataa " "     3.478      0.347 RR    IC  inst1\|process_0~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.844      0.366 RF  CELL  inst1\|process_0~10\|combout " "     3.844      0.366 RF  CELL  inst1\|process_0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.080      0.236 FF    IC  inst1\|process_0~13\|datab " "     4.080      0.236 FF    IC  inst1\|process_0~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.449      0.369 FF  CELL  inst1\|process_0~13\|combout " "     4.449      0.369 FF  CELL  inst1\|process_0~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.328      0.879 FF    IC  inst1\|SdrAddress\[16\]~15\|datab " "     5.328      0.879 FF    IC  inst1\|SdrAddress\[16\]~15\|datab" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.709      0.381 FR  CELL  inst1\|SdrAddress\[16\]~15\|combout " "     5.709      0.381 FR  CELL  inst1\|SdrAddress\[16\]~15\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.358      0.649 RR    IC  inst1\|Selector63~0\|datab " "     6.358      0.649 RR    IC  inst1\|Selector63~0\|datab" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.690      0.332 RF  CELL  inst1\|Selector63~0\|combout " "     6.690      0.332 RF  CELL  inst1\|Selector63~0\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.187      1.497 FF    IC  inst1\|Selector63~1\|datad " "     8.187      1.497 FF    IC  inst1\|Selector63~1\|datad" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.297      0.110 FF  CELL  inst1\|Selector63~1\|combout " "     8.297      0.110 FF  CELL  inst1\|Selector63~1\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.646      0.349 FF    IC  inst1\|SdrDat\[13\]~enfeeder\|datac " "     8.646      0.349 FF    IC  inst1\|SdrDat\[13\]~enfeeder\|datac" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.888      0.242 FF  CELL  inst1\|SdrDat\[13\]~enfeeder\|combout " "     8.888      0.242 FF  CELL  inst1\|SdrDat\[13\]~enfeeder\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.888      0.000 FF    IC  inst1\|SdrDat\[13\]~en\|d " "     8.888      0.000 FF    IC  inst1\|SdrDat\[13\]~en\|d" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.979      0.091 FF  CELL  sdram:inst1\|SdrDat\[13\]~en " "     8.979      0.091 FF  CELL  sdram:inst1\|SdrDat\[13\]~en" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.194      0.373  R        clock network delay " "    10.194      0.373  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.537      0.343           clock pessimism removed " "    10.537      0.343           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.517     -0.020           clock uncertainty " "    10.517     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.532      0.015     uTsu  sdram:inst1\|SdrDat\[13\]~en " "    10.532      0.015     uTsu  sdram:inst1\|SdrDat\[13\]~en" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.979 " "Data Arrival Time  :     8.979" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.532 " "Data Required Time :    10.532" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.553  " "Slack              :     1.553 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.303 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.303  " "Path #1: Setup slack is 2.303 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[18\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -2.635     -2.635  R        clock network delay " "    -2.635     -2.635  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.635      2.000  F  iExt  FP1 " "    -0.635      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.635      0.000 FF    IC  FP1~input\|i " "    -0.635      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.044      0.679 FF  CELL  FP1~input\|o " "     0.044      0.679 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.837      2.793 FF    IC  input_detect\|horizontal~0\|datad " "     2.837      2.793 FF    IC  input_detect\|horizontal~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.947      0.110 FF  CELL  input_detect\|horizontal~0\|combout " "     2.947      0.110 FF  CELL  input_detect\|horizontal~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      0.579 FF    IC  input_detect\|count~0\|dataa " "     3.526      0.579 FF    IC  input_detect\|count~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.873      0.347 FF  CELL  input_detect\|count~0\|combout " "     3.873      0.347 FF  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.729      0.856 FF    IC  input_detect\|Add1~2\|dataa " "     4.729      0.856 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.165      0.436 FR  CELL  input_detect\|Add1~2\|cout " "     5.165      0.436 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.165      0.000 RR    IC  input_detect\|Add1~4\|cin " "     5.165      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.223      0.058 RF  CELL  input_detect\|Add1~4\|cout " "     5.223      0.058 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.223      0.000 FF    IC  input_detect\|Add1~6\|cin " "     5.223      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.281      0.058 FR  CELL  input_detect\|Add1~6\|cout " "     5.281      0.058 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.281      0.000 RR    IC  input_detect\|Add1~8\|cin " "     5.281      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.058 RF  CELL  input_detect\|Add1~8\|cout " "     5.339      0.058 RF  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.000 FF    IC  input_detect\|Add1~10\|cin " "     5.339      0.000 FF    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.397      0.058 FR  CELL  input_detect\|Add1~10\|cout " "     5.397      0.058 FR  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.397      0.000 RR    IC  input_detect\|Add1~12\|cin " "     5.397      0.000 RR    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.455      0.058 RF  CELL  input_detect\|Add1~12\|cout " "     5.455      0.058 RF  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.455      0.000 FF    IC  input_detect\|Add1~14\|cin " "     5.455      0.000 FF    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.513      0.058 FR  CELL  input_detect\|Add1~14\|cout " "     5.513      0.058 FR  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.513      0.000 RR    IC  input_detect\|Add1~16\|cin " "     5.513      0.000 RR    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.058 RF  CELL  input_detect\|Add1~16\|cout " "     5.571      0.058 RF  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.000 FF    IC  input_detect\|Add1~18\|cin " "     5.571      0.000 FF    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.629      0.058 FR  CELL  input_detect\|Add1~18\|cout " "     5.629      0.058 FR  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.629      0.000 RR    IC  input_detect\|Add1~20\|cin " "     5.629      0.000 RR    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.687      0.058 RF  CELL  input_detect\|Add1~20\|cout " "     5.687      0.058 RF  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.687      0.000 FF    IC  input_detect\|Add1~22\|cin " "     5.687      0.000 FF    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.745      0.058 FR  CELL  input_detect\|Add1~22\|cout " "     5.745      0.058 FR  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.745      0.000 RR    IC  input_detect\|Add1~24\|cin " "     5.745      0.000 RR    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      0.058 RF  CELL  input_detect\|Add1~24\|cout " "     5.803      0.058 RF  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.803      0.000 FF    IC  input_detect\|Add1~26\|cin " "     5.803      0.000 FF    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.861      0.058 FR  CELL  input_detect\|Add1~26\|cout " "     5.861      0.058 FR  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.861      0.000 RR    IC  input_detect\|Add1~28\|cin " "     5.861      0.000 RR    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.919      0.058 RF  CELL  input_detect\|Add1~28\|cout " "     5.919      0.058 RF  CELL  input_detect\|Add1~28\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.919      0.000 FF    IC  input_detect\|Add1~30\|cin " "     5.919      0.000 FF    IC  input_detect\|Add1~30\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.977      0.058 FR  CELL  input_detect\|Add1~30\|cout " "     5.977      0.058 FR  CELL  input_detect\|Add1~30\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.977      0.000 RR    IC  input_detect\|Add1~32\|cin " "     5.977      0.000 RR    IC  input_detect\|Add1~32\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.035      0.058 RF  CELL  input_detect\|Add1~32\|cout " "     6.035      0.058 RF  CELL  input_detect\|Add1~32\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.035      0.000 FF    IC  input_detect\|Add1~34\|cin " "     6.035      0.000 FF    IC  input_detect\|Add1~34\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.093      0.058 FR  CELL  input_detect\|Add1~34\|cout " "     6.093      0.058 FR  CELL  input_detect\|Add1~34\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.093      0.000 RR    IC  input_detect\|Add1~36\|cin " "     6.093      0.000 RR    IC  input_detect\|Add1~36\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.548      0.455 RR  CELL  input_detect\|Add1~36\|combout " "     6.548      0.455 RR  CELL  input_detect\|Add1~36\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.856      0.308 RR    IC  input_detect\|count~6\|datad " "     6.856      0.308 RR    IC  input_detect\|count~6\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.986      0.130 RR  CELL  input_detect\|count~6\|combout " "     6.986      0.130 RR  CELL  input_detect\|count~6\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.986      0.000 RR    IC  input_detect\|\\horizontal:count\[18\]\|d " "     6.986      0.000 RR    IC  input_detect\|\\horizontal:count\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.060      0.074 RR  CELL  input_detect:input_detect\|\\horizontal:count\[18\] " "     7.060      0.074 RR  CELL  input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.102      0.372  R        clock network delay " "     9.102      0.372  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.368      0.266           clock pessimism removed " "     9.368      0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.348     -0.020           clock uncertainty " "     9.348     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.363      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[18\] " "     9.363      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.060 " "Data Arrival Time  :     7.060" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.363 " "Data Required Time :     9.363" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.303  " "Slack              :     2.303 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.048 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.048" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.048  " "Path #1: Setup slack is 11.048 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.322      0.322  R        clock network delay " "     0.322      0.322  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.521      0.199     uTco  vgaout:inst\|pixel\[2\] " "     0.521      0.199     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.521      0.000 FF  CELL  inst\|pixel\[2\]\|q " "     0.521      0.000 FF  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.180      0.659 FF    IC  inst\|vga_out\[2\]~4\|dataa " "     1.180      0.659 FF    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.547      0.367 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     1.547      0.367 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.855      1.308 FF    IC  VGAB0~output\|i " "     2.855      1.308 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.841      5.986 FF  CELL  VGAB0~output\|o " "     8.841      5.986 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.841      0.000 FF  CELL  VGAB0 " "     8.841      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.661     -3.339  R        clock network delay " "    21.661     -3.339  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.909      0.248           clock pessimism removed " "    21.909      0.248           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.889     -0.020           clock uncertainty " "    21.889     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.889     -2.000  F  oExt  VGAB0 " "    19.889     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.841 " "Data Arrival Time  :     8.841" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.889 " "Data Required Time :    19.889" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.048  " "Slack              :    11.048 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.305  " "Path #1: Hold slack is 0.305 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[5\] " "From Node    : sdram:inst1\|pixelOut\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.456      0.365  R        clock network delay " "     1.456      0.365  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      0.199     uTco  sdram:inst1\|pixelOut\[5\] " "     1.655      0.199     uTco  sdram:inst1\|pixelOut\[5\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q " "     1.655      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      0.611 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\] " "     2.266      0.611 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.329      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.329      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.196      1.105  R        clock network delay " "     2.196      1.105  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.837     -0.359           clock pessimism removed " "     1.837     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.837      0.000           clock uncertainty " "     1.837      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.024      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.329 " "Data Arrival Time  :     2.329" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.024 " "Data Required Time :     2.024" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.305  " "Slack              :     0.305 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\vertical:sync " "From Node    : input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\vertical:sync " "To Node      : input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.375      0.375  R        clock network delay " "     0.375      0.375  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.574      0.199     uTco  input_detect:input_detect\|\\vertical:sync " "     0.574      0.199     uTco  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.574      0.000 RR  CELL  input_detect\|\\vertical:sync\|q " "     0.574      0.000 RR  CELL  input_detect\|\\vertical:sync\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.574      0.000 RR    IC  input_detect\|\\vertical:sync~0\|datac " "     0.574      0.000 RR    IC  input_detect\|\\vertical:sync~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.893      0.319 RR  CELL  input_detect\|\\vertical:sync~0\|combout " "     0.893      0.319 RR  CELL  input_detect\|\\vertical:sync~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.893      0.000 RR    IC  input_detect\|\\vertical:sync\|d " "     0.893      0.000 RR    IC  input_detect\|\\vertical:sync\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.952      0.059 RR  CELL  input_detect:input_detect\|\\vertical:sync " "     0.952      0.059 RR  CELL  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.796      0.796  R        clock network delay " "     0.796      0.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.437     -0.359           clock pessimism removed " "     0.437     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.437      0.000           clock uncertainty " "     0.437      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.594      0.157      uTh  input_detect:input_detect\|\\vertical:sync " "     0.594      0.157      uTh  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.952 " "Data Arrival Time  :     0.952" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.594 " "Data Required Time :     0.594" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posy\[2\] " "From Node    : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posy\[2\] " "To Node      : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.082     -0.082  R        clock network delay " "    -0.082     -0.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.117      0.199     uTco  vgaout:inst\|\\bar:posy\[2\] " "     0.117      0.199     uTco  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.117      0.000 RR  CELL  inst\|\\bar:posy\[2\]\|q " "     0.117      0.000 RR  CELL  inst\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.117      0.000 RR    IC  inst\|posy~5\|datac " "     0.117      0.000 RR    IC  inst\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436      0.319 RR  CELL  inst\|posy~5\|combout " "     0.436      0.319 RR  CELL  inst\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436      0.000 RR    IC  inst\|\\bar:posy\[2\]\|d " "     0.436      0.000 RR    IC  inst\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.495      0.059 RR  CELL  vgaout:inst\|\\bar:posy\[2\] " "     0.495      0.059 RR  CELL  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.320      0.320  R        clock network delay " "     0.320      0.320  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.020     -0.340           clock pessimism removed " "    -0.020     -0.340           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.020      0.000           clock uncertainty " "    -0.020      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.137      0.157      uTh  vgaout:inst\|\\bar:posy\[2\] " "     0.137      0.157      uTh  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.495 " "Data Arrival Time  :     0.495" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.137 " "Data Required Time :     0.137" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.868 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.868" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.868  " "Path #1: Recovery slack is 6.868 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.786  R        clock network delay " "     1.877      0.786  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.076      0.199     uTco  sdram:inst1\|rowLoadAck " "     2.076      0.199     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.076      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     2.076      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.985      0.909 FF    IC  inst\|load_req\|clrn " "     2.985      0.909 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.684 FR  CELL  vgaout:inst\|load_req " "     3.669      0.684 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.183      0.362  R        clock network delay " "    10.183      0.362  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.542      0.359           clock pessimism removed " "    10.542      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.522     -0.020           clock uncertainty " "    10.522     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.537      0.015     uTsu  vgaout:inst\|load_req " "    10.537      0.015     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.669 " "Data Arrival Time  :     3.669" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.537 " "Data Required Time :    10.537" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.868  " "Slack              :     6.868 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.432 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.432  " "Path #1: Removal slack is 1.432 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.457      0.366  R        clock network delay " "     1.457      0.366  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.199     uTco  sdram:inst1\|rowLoadAck " "     1.656      0.199     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.656      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.463      0.807 RR    IC  inst\|load_req\|clrn " "     2.463      0.807 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103      0.640 RF  CELL  vgaout:inst\|load_req " "     3.103      0.640 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.873      0.782  R        clock network delay " "     1.873      0.782  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514     -0.359           clock pessimism removed " "     1.514     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.000           clock uncertainty " "     1.514      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.671      0.157      uTh  vgaout:inst\|load_req " "     1.671      0.157      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.103 " "Data Arrival Time  :     3.103" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.671 " "Data Required Time :     1.671" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.432  " "Slack              :     1.432 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.103 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.103" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.103  " "Path #1: slack is 4.103 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.970      0.514 RR  CELL  CLOCK_50~input\|o " "     5.970      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.304      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.304      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.821     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.821     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.821      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     2.821      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.695      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.695      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.695      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.695      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.715      1.020 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.715      1.020 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.589      0.874 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.589      0.874 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.335      0.514 RR  CELL  CLOCK_50~input\|o " "    10.335      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.576      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.576      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.920     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     6.920     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.920      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     6.920      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.734      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.734      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.734      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.734      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.704      0.970 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.704      0.970 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.502      0.798 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.502      0.798 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.922      0.420           clock pessimism removed " "    10.922      0.420           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.333 " "Actual Width     :     4.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.103 " "Slack            :     4.103" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.115  " "Path #1: slack is 4.115 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:count\[10\] " "Node             : input_detect:input_detect\|\\horizontal:count\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.514      0.514 RR  CELL  CLOCK_50~input\|o " "     0.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.848      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.848      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.635     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.635     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.635      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.635      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.745      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.745      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.745      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.745      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.273      1.018 RR    IC  input_detect\|\\horizontal:count\[10\]\|clk " "     0.273      1.018 RR    IC  input_detect\|\\horizontal:count\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.792      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:count\[10\] " "     0.792      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:count\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.879      0.514 RR  CELL  CLOCK_50~input\|o " "     4.879      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.120      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.120      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.464     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.464     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.464      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.464      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.263      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.263      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.263      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.263      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.246      0.983 FF    IC  input_detect\|\\horizontal:count\[10\]\|clk " "     4.246      0.983 FF    IC  input_detect\|\\horizontal:count\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.703      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:count\[10\] " "     4.703      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:count\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.123      0.420           clock pessimism removed " "     5.123      0.420           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.331 " "Actual Width     :     4.331" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.115 " "Slack            :     4.115" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.835  " "Path #1: slack is 9.835 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.679      0.679 FF  CELL  CLOCK_50~input\|o " "    10.679      0.679 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.514      0.514 RR  CELL  CLOCK_50~input\|o " "    20.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.835 " "Actual Width     :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.835 " "Slack            :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.246  " "Path #1: slack is 12.246 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|col_number\[1\] " "Node             : vgaout:inst\|col_number\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.514      0.514 RR  CELL  CLOCK_50~input\|o " "     0.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.392      1.878 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.392      1.878 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.091     -5.483 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -3.091     -5.483 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.091      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -3.091      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.195      1.896 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -1.195      1.896 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.195      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -1.195      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.201      0.994 RR    IC  inst\|col_number\[1\]\|clk " "    -0.201      0.994 RR    IC  inst\|col_number\[1\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.318      0.519 RR  CELL  vgaout:inst\|col_number\[1\] " "     0.318      0.519 RR  CELL  vgaout:inst\|col_number\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.014      0.514 RR  CELL  CLOCK_50~input\|o " "    13.014      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.817      1.803 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.817      1.803 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.161     -5.656 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.161     -5.656 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.161      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     9.161      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.964      1.803 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    10.964      1.803 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.964      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    10.964      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.922      0.958 FF    IC  inst\|col_number\[1\]\|clk " "    11.922      0.958 FF    IC  inst\|col_number\[1\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.379      0.457 FF  CELL  vgaout:inst\|col_number\[1\] " "    12.379      0.457 FF  CELL  vgaout:inst\|col_number\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.780      0.401           clock pessimism removed " "    12.780      0.401           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.462 " "Actual Width     :    12.462" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.246 " "Slack            :    12.246" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547946600 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1447547946600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1447547946631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1447547947131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.286 " "Worst-case setup slack is 2.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.286               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.286               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.873               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.629               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.629               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.297               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.069 " "Worst-case recovery slack is 7.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.069               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.069               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.309 " "Worst-case removal slack is 1.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.309               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.110 " "Worst-case minimum pulse width slack is 4.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.110               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.110               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 CLOCK_50  " "    9.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.244               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.244               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.286 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.286" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947460 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947460 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.286  " "Path #1: Setup slack is 2.286 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|SdrRoutineSeq\[7\] " "From Node    : sdram:inst1\|SdrRoutineSeq\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sdram:inst1\|SdrDat\[13\]~en " "To Node      : sdram:inst1\|SdrDat\[13\]~en" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.754  R        clock network delay " "     1.845      0.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.025      0.180     uTco  sdram:inst1\|SdrRoutineSeq\[7\] " "     2.025      0.180     uTco  sdram:inst1\|SdrRoutineSeq\[7\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.025      0.000 FF  CELL  inst1\|SdrRoutineSeq\[7\]\|q " "     2.025      0.000 FF  CELL  inst1\|SdrRoutineSeq\[7\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.658      0.633 FF    IC  inst1\|process_0~1\|dataa " "     2.658      0.633 FF    IC  inst1\|process_0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.967      0.309 FR  CELL  inst1\|process_0~1\|combout " "     2.967      0.309 FR  CELL  inst1\|process_0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.296      0.329 RR    IC  inst1\|process_0~10\|dataa " "     3.296      0.329 RR    IC  inst1\|process_0~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622      0.326 RF  CELL  inst1\|process_0~10\|combout " "     3.622      0.326 RF  CELL  inst1\|process_0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.214 FF    IC  inst1\|process_0~13\|datab " "     3.836      0.214 FF    IC  inst1\|process_0~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.160      0.324 FF  CELL  inst1\|process_0~13\|combout " "     4.160      0.324 FF  CELL  inst1\|process_0~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.946      0.786 FF    IC  inst1\|SdrAddress\[16\]~15\|datab " "     4.946      0.786 FF    IC  inst1\|SdrAddress\[16\]~15\|datab" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.282      0.336 FR  CELL  inst1\|SdrAddress\[16\]~15\|combout " "     5.282      0.336 FR  CELL  inst1\|SdrAddress\[16\]~15\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.889      0.607 RR    IC  inst1\|Selector63~0\|datab " "     5.889      0.607 RR    IC  inst1\|Selector63~0\|datab" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.183      0.294 RF  CELL  inst1\|Selector63~0\|combout " "     6.183      0.294 RF  CELL  inst1\|Selector63~0\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.530      1.347 FF    IC  inst1\|Selector63~1\|datad " "     7.530      1.347 FF    IC  inst1\|Selector63~1\|datad" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.625      0.095 FF  CELL  inst1\|Selector63~1\|combout " "     7.625      0.095 FF  CELL  inst1\|Selector63~1\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      0.305 FF    IC  inst1\|SdrDat\[13\]~enfeeder\|datac " "     7.930      0.305 FF    IC  inst1\|SdrDat\[13\]~enfeeder\|datac" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.146      0.216 FF  CELL  inst1\|SdrDat\[13\]~enfeeder\|combout " "     8.146      0.216 FF  CELL  inst1\|SdrDat\[13\]~enfeeder\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.146      0.000 FF    IC  inst1\|SdrDat\[13\]~en\|d " "     8.146      0.000 FF    IC  inst1\|SdrDat\[13\]~en\|d" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.224      0.078 FF  CELL  sdram:inst1\|SdrDat\[13\]~en " "     8.224      0.078 FF  CELL  sdram:inst1\|SdrDat\[13\]~en" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.212      0.391  R        clock network delay " "    10.212      0.391  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.515      0.303           clock pessimism removed " "    10.515      0.303           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.495     -0.020           clock uncertainty " "    10.495     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.510      0.015     uTsu  sdram:inst1\|SdrDat\[13\]~en " "    10.510      0.015     uTsu  sdram:inst1\|SdrDat\[13\]~en" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.224 " "Data Arrival Time  :     8.224" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.510 " "Data Required Time :    10.510" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.286  " "Slack              :     2.286 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.873 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.873" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.873  " "Path #1: Setup slack is 2.873 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[18\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -2.286     -2.286  R        clock network delay " "    -2.286     -2.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.286      2.000  F  iExt  FP1 " "    -0.286      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.286      0.000 FF    IC  FP1~input\|i " "    -0.286      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.357      0.643 FF  CELL  FP1~input\|o " "     0.357      0.643 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.758      2.401 FF    IC  input_detect\|horizontal~0\|datad " "     2.758      2.401 FF    IC  input_detect\|horizontal~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.853      0.095 FF  CELL  input_detect\|horizontal~0\|combout " "     2.853      0.095 FF  CELL  input_detect\|horizontal~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365      0.512 FF    IC  input_detect\|count~0\|dataa " "     3.365      0.512 FF    IC  input_detect\|count~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.306 FF  CELL  input_detect\|count~0\|combout " "     3.671      0.306 FF  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.418      0.747 FF    IC  input_detect\|Add1~2\|dataa " "     4.418      0.747 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.794      0.376 FR  CELL  input_detect\|Add1~2\|cout " "     4.794      0.376 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.794      0.000 RR    IC  input_detect\|Add1~4\|cin " "     4.794      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.844      0.050 RF  CELL  input_detect\|Add1~4\|cout " "     4.844      0.050 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.844      0.000 FF    IC  input_detect\|Add1~6\|cin " "     4.844      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.894      0.050 FR  CELL  input_detect\|Add1~6\|cout " "     4.894      0.050 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.894      0.000 RR    IC  input_detect\|Add1~8\|cin " "     4.894      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.944      0.050 RF  CELL  input_detect\|Add1~8\|cout " "     4.944      0.050 RF  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.944      0.000 FF    IC  input_detect\|Add1~10\|cin " "     4.944      0.000 FF    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.994      0.050 FR  CELL  input_detect\|Add1~10\|cout " "     4.994      0.050 FR  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.994      0.000 RR    IC  input_detect\|Add1~12\|cin " "     4.994      0.000 RR    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.044      0.050 RF  CELL  input_detect\|Add1~12\|cout " "     5.044      0.050 RF  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.044      0.000 FF    IC  input_detect\|Add1~14\|cin " "     5.044      0.000 FF    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.094      0.050 FR  CELL  input_detect\|Add1~14\|cout " "     5.094      0.050 FR  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.094      0.000 RR    IC  input_detect\|Add1~16\|cin " "     5.094      0.000 RR    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.144      0.050 RF  CELL  input_detect\|Add1~16\|cout " "     5.144      0.050 RF  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.144      0.000 FF    IC  input_detect\|Add1~18\|cin " "     5.144      0.000 FF    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.194      0.050 FR  CELL  input_detect\|Add1~18\|cout " "     5.194      0.050 FR  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.194      0.000 RR    IC  input_detect\|Add1~20\|cin " "     5.194      0.000 RR    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.244      0.050 RF  CELL  input_detect\|Add1~20\|cout " "     5.244      0.050 RF  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.244      0.000 FF    IC  input_detect\|Add1~22\|cin " "     5.244      0.000 FF    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.294      0.050 FR  CELL  input_detect\|Add1~22\|cout " "     5.294      0.050 FR  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.294      0.000 RR    IC  input_detect\|Add1~24\|cin " "     5.294      0.000 RR    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.344      0.050 RF  CELL  input_detect\|Add1~24\|cout " "     5.344      0.050 RF  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.344      0.000 FF    IC  input_detect\|Add1~26\|cin " "     5.344      0.000 FF    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.394      0.050 FR  CELL  input_detect\|Add1~26\|cout " "     5.394      0.050 FR  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.394      0.000 RR    IC  input_detect\|Add1~28\|cin " "     5.394      0.000 RR    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.444      0.050 RF  CELL  input_detect\|Add1~28\|cout " "     5.444      0.050 RF  CELL  input_detect\|Add1~28\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.444      0.000 FF    IC  input_detect\|Add1~30\|cin " "     5.444      0.000 FF    IC  input_detect\|Add1~30\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.494      0.050 FR  CELL  input_detect\|Add1~30\|cout " "     5.494      0.050 FR  CELL  input_detect\|Add1~30\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.494      0.000 RR    IC  input_detect\|Add1~32\|cin " "     5.494      0.000 RR    IC  input_detect\|Add1~32\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.544      0.050 RF  CELL  input_detect\|Add1~32\|cout " "     5.544      0.050 RF  CELL  input_detect\|Add1~32\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.544      0.000 FF    IC  input_detect\|Add1~34\|cin " "     5.544      0.000 FF    IC  input_detect\|Add1~34\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.594      0.050 FR  CELL  input_detect\|Add1~34\|cout " "     5.594      0.050 FR  CELL  input_detect\|Add1~34\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.594      0.000 RR    IC  input_detect\|Add1~36\|cin " "     5.594      0.000 RR    IC  input_detect\|Add1~36\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.002      0.408 RR  CELL  input_detect\|Add1~36\|combout " "     6.002      0.408 RR  CELL  input_detect\|Add1~36\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.290      0.288 RR    IC  input_detect\|count~6\|datad " "     6.290      0.288 RR    IC  input_detect\|count~6\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.409      0.119 RR  CELL  input_detect\|count~6\|combout " "     6.409      0.119 RR  CELL  input_detect\|count~6\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.409      0.000 RR    IC  input_detect\|\\horizontal:count\[18\]\|d " "     6.409      0.000 RR    IC  input_detect\|\\horizontal:count\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.476      0.067 RR  CELL  input_detect:input_detect\|\\horizontal:count\[18\] " "     6.476      0.067 RR  CELL  input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.119      0.389  R        clock network delay " "     9.119      0.389  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.354      0.235           clock pessimism removed " "     9.354      0.235           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.334     -0.020           clock uncertainty " "     9.334     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.349      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[18\] " "     9.349      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.476 " "Data Arrival Time  :     6.476" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.349 " "Data Required Time :     9.349" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.873  " "Slack              :     2.873 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.629 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.629" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.629  " "Path #1: Setup slack is 12.629 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.354      0.354  R        clock network delay " "     0.354      0.354  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.534      0.180     uTco  vgaout:inst\|pixel\[2\] " "     0.534      0.180     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.534      0.000 FF  CELL  inst\|pixel\[2\]\|q " "     0.534      0.000 FF  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.118      0.584 FF    IC  inst\|vga_out\[2\]~4\|dataa " "     1.118      0.584 FF    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.441      0.323 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     1.441      0.323 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.633      1.192 FF    IC  VGAB0~output\|i " "     2.633      1.192 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.670      5.037 FF  CELL  VGAB0~output\|o " "     7.670      5.037 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.670      0.000 FF  CELL  VGAB0 " "     7.670      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.100     -2.900  R        clock network delay " "    22.100     -2.900  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.319      0.219           clock pessimism removed " "    22.319      0.219           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.299     -0.020           clock uncertainty " "    22.299     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.299     -2.000  F  oExt  VGAB0 " "    20.299     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.670 " "Data Arrival Time  :     7.670" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.299 " "Data Required Time :    20.299" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.629  " "Slack              :    12.629 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.297 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.297" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.297  " "Path #1: Hold slack is 0.297 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[5\] " "From Node    : sdram:inst1\|pixelOut\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.473      0.382  R        clock network delay " "     1.473      0.382  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.180     uTco  sdram:inst1\|pixelOut\[5\] " "     1.653      0.180     uTco  sdram:inst1\|pixelOut\[5\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q " "     1.653      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.215      0.562 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\] " "     2.215      0.562 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.279      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.279      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.130      1.039  R        clock network delay " "     2.130      1.039  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813     -0.317           clock pessimism removed " "     1.813     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      0.000           clock uncertainty " "     1.813      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.982      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.279 " "Data Arrival Time  :     2.279" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.982 " "Data Required Time :     1.982" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.297  " "Slack              :     0.297 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.311  " "Path #1: Hold slack is 0.311 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|vcount\[6\] " "From Node    : vgaout:inst\|vcount\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|vcount\[6\] " "To Node      : vgaout:inst\|vcount\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.003      0.003  R        clock network delay " "     0.003      0.003  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.183      0.180     uTco  vgaout:inst\|vcount\[6\] " "     0.183      0.180     uTco  vgaout:inst\|vcount\[6\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.183      0.000 FF  CELL  inst\|vcount\[6\]\|q " "     0.183      0.000 FF  CELL  inst\|vcount\[6\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.183      0.000 FF    IC  inst\|vcount\[6\]~8\|datac " "     0.183      0.000 FF    IC  inst\|vcount\[6\]~8\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.457      0.274 FF  CELL  inst\|vcount\[6\]~8\|combout " "     0.457      0.274 FF  CELL  inst\|vcount\[6\]~8\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.457      0.000 FF    IC  inst\|vcount\[6\]\|d " "     0.457      0.000 FF    IC  inst\|vcount\[6\]\|d" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.514      0.057 FF  CELL  vgaout:inst\|vcount\[6\] " "     0.514      0.057 FF  CELL  vgaout:inst\|vcount\[6\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.360      0.360  R        clock network delay " "     0.360      0.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.059     -0.301           clock pessimism removed " "     0.059     -0.301           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.059      0.000           clock uncertainty " "     0.059      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.203      0.144      uTh  vgaout:inst\|vcount\[6\] " "     0.203      0.144      uTh  vgaout:inst\|vcount\[6\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.514 " "Data Arrival Time  :     0.514" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.203 " "Data Required Time :     0.203" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.311  " "Slack              :     0.311 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\vertical:sync " "From Node    : input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\vertical:sync " "To Node      : input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.392      0.392  R        clock network delay " "     0.392      0.392  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.572      0.180     uTco  input_detect:input_detect\|\\vertical:sync " "     0.572      0.180     uTco  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.572      0.000 FF  CELL  input_detect\|\\vertical:sync\|q " "     0.572      0.000 FF  CELL  input_detect\|\\vertical:sync\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.572      0.000 FF    IC  input_detect\|\\vertical:sync~0\|datac " "     0.572      0.000 FF    IC  input_detect\|\\vertical:sync~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.846      0.274 FF  CELL  input_detect\|\\vertical:sync~0\|combout " "     0.846      0.274 FF  CELL  input_detect\|\\vertical:sync~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.846      0.000 FF    IC  input_detect\|\\vertical:sync\|d " "     0.846      0.000 FF    IC  input_detect\|\\vertical:sync\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.903      0.057 FF  CELL  input_detect:input_detect\|\\vertical:sync " "     0.903      0.057 FF  CELL  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.764      0.764  R        clock network delay " "     0.764      0.764  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.447     -0.317           clock pessimism removed " "     0.447     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.447      0.000           clock uncertainty " "     0.447      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.591      0.144      uTh  input_detect:input_detect\|\\vertical:sync " "     0.591      0.144      uTh  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.903 " "Data Arrival Time  :     0.903" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.591 " "Data Required Time :     0.591" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.069 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.069" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.069  " "Path #1: Recovery slack is 7.069 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.754  R        clock network delay " "     1.845      0.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.025      0.180     uTco  sdram:inst1\|rowLoadAck " "     2.025      0.180     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.025      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     2.025      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.828      0.803 FF    IC  inst\|load_req\|clrn " "     2.828      0.803 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      0.614 FR  CELL  vgaout:inst\|load_req " "     3.442      0.614 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.199      0.378  R        clock network delay " "    10.199      0.378  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.516      0.317           clock pessimism removed " "    10.516      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.496     -0.020           clock uncertainty " "    10.496     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.511      0.015     uTsu  vgaout:inst\|load_req " "    10.511      0.015     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.442 " "Data Arrival Time  :     3.442" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.511 " "Data Required Time :    10.511" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.069  " "Slack              :     7.069 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.309 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.309" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.309  " "Path #1: Removal slack is 1.309 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.473      0.382  R        clock network delay " "     1.473      0.382  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.180     uTco  sdram:inst1\|rowLoadAck " "     1.653      0.180     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.653      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.408      0.755 RR    IC  inst\|load_req\|clrn " "     2.408      0.755 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.977      0.569 RF  CELL  vgaout:inst\|load_req " "     2.977      0.569 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.841      0.750  R        clock network delay " "     1.841      0.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.524     -0.317           clock pessimism removed " "     1.524     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.524      0.000           clock uncertainty " "     1.524      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.668      0.144      uTh  vgaout:inst\|load_req " "     1.668      0.144      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.977 " "Data Arrival Time  :     2.977" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.668 " "Data Required Time :     1.668" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.309  " "Slack              :     1.309 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.110 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.110" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.110  " "Path #1: slack is 4.110 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.955      0.499 RR  CELL  CLOCK_50~input\|o " "     5.955      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.033      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.033      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.170     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.170     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.170      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.170      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.838      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.838      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.838      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.838      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.727      0.889 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.727      0.889 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.514      0.787 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.514      0.787 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.320      0.499 RR  CELL  CLOCK_50~input\|o " "    10.320      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.315      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.315      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.300     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.300     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.300      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     7.300      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.918      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.918      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.918      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.918      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.766      0.848 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.766      0.848 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.479      0.713 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.479      0.713 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.854      0.375           clock pessimism removed " "    10.854      0.375           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.340 " "Actual Width     :     4.340" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.110 " "Slack            :     4.110" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.112  " "Path #1: slack is 4.112 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:count\[10\] " "Node             : input_detect:input_detect\|\\horizontal:count\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.290      0.891 RR    IC  input_detect\|\\horizontal:count\[10\]\|clk " "     0.290      0.891 RR    IC  input_detect\|\\horizontal:count\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.760      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:count\[10\] " "     0.760      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:count\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.864      0.499 RR  CELL  CLOCK_50~input\|o " "     4.864      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.859      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     6.859      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.844     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.844     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.844      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.844      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.445      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.445      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.445      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.445      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.305      0.860 FF    IC  input_detect\|\\horizontal:count\[10\]\|clk " "     4.305      0.860 FF    IC  input_detect\|\\horizontal:count\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.717      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:count\[10\] " "     4.717      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:count\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.088      0.371           clock pessimism removed " "     5.088      0.371           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.328 " "Actual Width     :     4.328" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.112 " "Slack            :     4.112" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.817  " "Path #1: slack is 9.817 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.643      0.643 FF  CELL  CLOCK_50~input\|o " "    10.643      0.643 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.499      0.499 RR  CELL  CLOCK_50~input\|o " "    20.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.711      0.232           clock pessimism removed " "    17.711      0.232           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.817 " "Actual Width     :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.817 " "Slack            :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947507 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.244 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.244" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.244  " "Path #1: slack is 12.244 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|\\bar:posx\[0\] " "Node             : vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182      1.683 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.182      1.683 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.681     -4.863 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.681     -4.863 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.681      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.681      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.991      1.690 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.991      1.690 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.991      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.991      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.113      0.878 RR    IC  inst\|\\bar:posx\[0\]\|clk " "    -0.113      0.878 RR    IC  inst\|\\bar:posx\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.357      0.470 RR  CELL  vgaout:inst\|\\bar:posx\[0\] " "     0.357      0.470 RR  CELL  vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.999      0.499 RR  CELL  CLOCK_50~input\|o " "    12.999      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.615      1.616 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.615      1.616 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.600     -5.015 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.600     -5.015 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.600      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     9.600      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.204      1.604 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    11.204      1.604 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.204      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    11.204      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.050      0.846 FF    IC  inst\|\\bar:posx\[0\]\|clk " "    12.050      0.846 FF    IC  inst\|\\bar:posx\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.462      0.412 FF  CELL  vgaout:inst\|\\bar:posx\[0\] " "    12.462      0.412 FF  CELL  vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.817      0.355           clock pessimism removed " "    12.817      0.355           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.460 " "Actual Width     :    12.460" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.244 " "Slack            :    12.244" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947522 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1447547947522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.984 " "Worst-case setup slack is 3.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.984               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.984               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.988               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.988               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.510               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.510               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.146               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.649 " "Worst-case recovery slack is 7.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.649               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.649               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.792 " "Worst-case removal slack is 0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.792               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.115 " "Worst-case minimum pulse width slack is 4.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 CLOCK_50  " "    9.587               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.255               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.255               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1447547947757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.984 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.984  " "Path #1: Setup slack is 3.984 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[18\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -1.631     -1.631  R        clock network delay " "    -1.631     -1.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.369      2.000  F  iExt  FP1 " "     0.369      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.369      0.000 FF    IC  FP1~input\|i " "     0.369      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.617 FF  CELL  FP1~input\|o " "     0.986      0.617 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      1.667 FF    IC  input_detect\|horizontal~0\|datad " "     2.653      1.667 FF    IC  input_detect\|horizontal~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.716      0.063 FF  CELL  input_detect\|horizontal~0\|combout " "     2.716      0.063 FF  CELL  input_detect\|horizontal~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.047      0.331 FF    IC  input_detect\|count~0\|dataa " "     3.047      0.331 FF    IC  input_detect\|count~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.240      0.193 FF  CELL  input_detect\|count~0\|combout " "     3.240      0.193 FF  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.743      0.503 FF    IC  input_detect\|Add1~2\|dataa " "     3.743      0.503 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.993      0.250 FR  CELL  input_detect\|Add1~2\|cout " "     3.993      0.250 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.993      0.000 RR    IC  input_detect\|Add1~4\|cin " "     3.993      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.027      0.034 RF  CELL  input_detect\|Add1~4\|cout " "     4.027      0.034 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.027      0.000 FF    IC  input_detect\|Add1~6\|cin " "     4.027      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.061      0.034 FR  CELL  input_detect\|Add1~6\|cout " "     4.061      0.034 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.061      0.000 RR    IC  input_detect\|Add1~8\|cin " "     4.061      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.095      0.034 RF  CELL  input_detect\|Add1~8\|cout " "     4.095      0.034 RF  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.095      0.000 FF    IC  input_detect\|Add1~10\|cin " "     4.095      0.000 FF    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.129      0.034 FR  CELL  input_detect\|Add1~10\|cout " "     4.129      0.034 FR  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.129      0.000 RR    IC  input_detect\|Add1~12\|cin " "     4.129      0.000 RR    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.163      0.034 RF  CELL  input_detect\|Add1~12\|cout " "     4.163      0.034 RF  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.163      0.000 FF    IC  input_detect\|Add1~14\|cin " "     4.163      0.000 FF    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.197      0.034 FR  CELL  input_detect\|Add1~14\|cout " "     4.197      0.034 FR  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.197      0.000 RR    IC  input_detect\|Add1~16\|cin " "     4.197      0.000 RR    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.231      0.034 RF  CELL  input_detect\|Add1~16\|cout " "     4.231      0.034 RF  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.231      0.000 FF    IC  input_detect\|Add1~18\|cin " "     4.231      0.000 FF    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.265      0.034 FR  CELL  input_detect\|Add1~18\|cout " "     4.265      0.034 FR  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.265      0.000 RR    IC  input_detect\|Add1~20\|cin " "     4.265      0.000 RR    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.299      0.034 RF  CELL  input_detect\|Add1~20\|cout " "     4.299      0.034 RF  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.299      0.000 FF    IC  input_detect\|Add1~22\|cin " "     4.299      0.000 FF    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.333      0.034 FR  CELL  input_detect\|Add1~22\|cout " "     4.333      0.034 FR  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.333      0.000 RR    IC  input_detect\|Add1~24\|cin " "     4.333      0.000 RR    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.367      0.034 RF  CELL  input_detect\|Add1~24\|cout " "     4.367      0.034 RF  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.367      0.000 FF    IC  input_detect\|Add1~26\|cin " "     4.367      0.000 FF    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.401      0.034 FR  CELL  input_detect\|Add1~26\|cout " "     4.401      0.034 FR  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.401      0.000 RR    IC  input_detect\|Add1~28\|cin " "     4.401      0.000 RR    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.435      0.034 RF  CELL  input_detect\|Add1~28\|cout " "     4.435      0.034 RF  CELL  input_detect\|Add1~28\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.435      0.000 FF    IC  input_detect\|Add1~30\|cin " "     4.435      0.000 FF    IC  input_detect\|Add1~30\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.469      0.034 FR  CELL  input_detect\|Add1~30\|cout " "     4.469      0.034 FR  CELL  input_detect\|Add1~30\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.469      0.000 RR    IC  input_detect\|Add1~32\|cin " "     4.469      0.000 RR    IC  input_detect\|Add1~32\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.503      0.034 RF  CELL  input_detect\|Add1~32\|cout " "     4.503      0.034 RF  CELL  input_detect\|Add1~32\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.503      0.000 FF    IC  input_detect\|Add1~34\|cin " "     4.503      0.000 FF    IC  input_detect\|Add1~34\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.537      0.034 FR  CELL  input_detect\|Add1~34\|cout " "     4.537      0.034 FR  CELL  input_detect\|Add1~34\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.537      0.000 RR    IC  input_detect\|Add1~36\|cin " "     4.537      0.000 RR    IC  input_detect\|Add1~36\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.771      0.234 RF  CELL  input_detect\|Add1~36\|combout " "     4.771      0.234 RF  CELL  input_detect\|Add1~36\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.956      0.185 FF    IC  input_detect\|count~6\|datad " "     4.956      0.185 FF    IC  input_detect\|count~6\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.019      0.063 FF  CELL  input_detect\|count~6\|combout " "     5.019      0.063 FF  CELL  input_detect\|count~6\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.019      0.000 FF    IC  input_detect\|\\horizontal:count\[18\]\|d " "     5.019      0.000 FF    IC  input_detect\|\\horizontal:count\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.069      0.050 FF  CELL  input_detect:input_detect\|\\horizontal:count\[18\] " "     5.069      0.050 FF  CELL  input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.904      0.174  R        clock network delay " "     8.904      0.174  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.066      0.162           clock pessimism removed " "     9.066      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.046     -0.020           clock uncertainty " "     9.046     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.053      0.007     uTsu  input_detect:input_detect\|\\horizontal:count\[18\] " "     9.053      0.007     uTsu  input_detect:input_detect\|\\horizontal:count\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.069 " "Data Arrival Time  :     5.069" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.053 " "Data Required Time :     9.053" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.984  " "Slack              :     3.984 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947975 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.988 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.988" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.988  " "Path #1: Setup slack is 3.988 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DIFFG " "From Node    : DIFFG" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : adc:inst2\|pixel_adc\[5\] " "To Node      : adc:inst2\|pixel_adc\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.540     -1.631  R        clock network delay " "    -0.540     -1.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      2.000  F  iExt  DIFFG " "     1.460      2.000  F  iExt  DIFFG" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 8 -56 120 24 "DIFFG" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      0.000 FF    IC  lvds\|altiobuf_iobuf_in_m0j_component\|\\loop0:1:ibufa\|i " "     1.460      0.000 FF    IC  lvds\|altiobuf_iobuf_in_m0j_component\|\\loop0:1:ibufa\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      0.383 FF  CELL  lvds\|altiobuf_iobuf_in_m0j_component\|\\loop0:1:ibufa\|o " "     1.843      0.383 FF  CELL  lvds\|altiobuf_iobuf_in_m0j_component\|\\loop0:1:ibufa\|o" {  } { { "altiobuf.vhd" "" { Text "C:/src/rgb2vga/vhdl/altiobuf.vhd" 59 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.978      2.135 FF    IC  inst2\|green_adc~2\|datab " "     3.978      2.135 FF    IC  inst2\|green_adc~2\|datab" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 180 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.185      0.207 FF  CELL  inst2\|green_adc~2\|combout " "     4.185      0.207 FF  CELL  inst2\|green_adc~2\|combout" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 180 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.329      0.144 FF    IC  inst2\|Mux3~6\|datab " "     4.329      0.144 FF    IC  inst2\|Mux3~6\|datab" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.521      0.192 FF  CELL  inst2\|Mux3~6\|combout " "     4.521      0.192 FF  CELL  inst2\|Mux3~6\|combout" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.779      0.258 FF    IC  inst2\|Mux3~14\|dataa " "     4.779      0.258 FF    IC  inst2\|Mux3~14\|dataa" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.983      0.204 FF  CELL  inst2\|Mux3~14\|combout " "     4.983      0.204 FF  CELL  inst2\|Mux3~14\|combout" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.610      0.627 FF    IC  inst2\|Mux3~10\|dataa " "     5.610      0.627 FF    IC  inst2\|Mux3~10\|dataa" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.789      0.179 FF  CELL  inst2\|Mux3~10\|combout " "     5.789      0.179 FF  CELL  inst2\|Mux3~10\|combout" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.922      0.133 FF    IC  inst2\|Mux3~12\|datab " "     5.922      0.133 FF    IC  inst2\|Mux3~12\|datab" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.099      0.177 FF  CELL  inst2\|Mux3~12\|combout " "     6.099      0.177 FF  CELL  inst2\|Mux3~12\|combout" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.099      0.000 FF    IC  inst2\|pixel_adc\[5\]\|d " "     6.099      0.000 FF    IC  inst2\|pixel_adc\[5\]\|d" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.149      0.050 FF  CELL  adc:inst2\|pixel_adc\[5\] " "     6.149      0.050 FF  CELL  adc:inst2\|pixel_adc\[5\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.988      0.167  R        clock network delay " "     9.988      0.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.150      0.162           clock pessimism removed " "    10.150      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.130     -0.020           clock uncertainty " "    10.130     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.137      0.007     uTsu  adc:inst2\|pixel_adc\[5\] " "    10.137      0.007     uTsu  adc:inst2\|pixel_adc\[5\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.149 " "Data Arrival Time  :     6.149" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.137 " "Data Required Time :    10.137" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.988  " "Slack              :     3.988 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.510 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.510" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.510  " "Path #1: Setup slack is 15.510 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.128      0.128  R        clock network delay " "     0.128      0.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.233      0.105     uTco  vgaout:inst\|pixel\[2\] " "     0.233      0.105     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.233      0.000 FF  CELL  inst\|pixel\[2\]\|q " "     0.233      0.000 FF  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 147 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.613      0.380 FF    IC  inst\|vga_out\[2\]~4\|dataa " "     0.613      0.380 FF    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.817      0.204 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     0.817      0.204 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.633      0.816 FF    IC  VGAB0~output\|i " "     1.633      0.816 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.552      3.919 FF  CELL  VGAB0~output\|o " "     5.552      3.919 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.552      0.000 FF  CELL  VGAB0 " "     5.552      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.931     -2.069  R        clock network delay " "    22.931     -2.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.082      0.151           clock pessimism removed " "    23.082      0.151           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.062     -0.020           clock uncertainty " "    23.062     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.062     -2.000  F  oExt  VGAB0 " "    21.062     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.552 " "Data Arrival Time  :     5.552" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.062 " "Data Required Time :    21.062" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.510  " "Slack              :    15.510 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.146 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.146" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.146  " "Path #1: Hold slack is 0.146 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[5\] " "From Node    : sdram:inst1\|pixelOut\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.259      0.168  R        clock network delay " "     1.259      0.168  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.364      0.105     uTco  sdram:inst1\|pixelOut\[5\] " "     1.364      0.105     uTco  sdram:inst1\|pixelOut\[5\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.364      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q " "     1.364      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.329 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\] " "     1.693      0.329 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.729      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.606  R        clock network delay " "     1.697      0.606  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.479     -0.218           clock pessimism removed " "     1.479     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.479      0.000           clock uncertainty " "     1.479      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.583      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.583      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.729 " "Data Arrival Time  :     1.729" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.583 " "Data Required Time :     1.583" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.146  " "Slack              :     0.146 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547947991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.182  " "Path #1: Hold slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|col_number\[2\] " "From Node    : vgaout:inst\|col_number\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.119     -0.119  R        clock network delay " "    -0.119     -0.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.014      0.105     uTco  vgaout:inst\|col_number\[2\] " "    -0.014      0.105     uTco  vgaout:inst\|col_number\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.014      0.000 RR  CELL  inst\|col_number\[2\]\|q " "    -0.014      0.000 RR  CELL  inst\|col_number\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.311      0.325 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[2\] " "     0.311      0.325 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[2\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.349      0.038 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.349      0.038 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.270      0.270  R        clock network delay " "     0.270      0.270  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.063     -0.207           clock pessimism removed " "     0.063     -0.207           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.063      0.000           clock uncertainty " "     0.063      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.167      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.167      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.349 " "Data Arrival Time  :     0.349" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.167 " "Data Required Time :     0.167" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.186  " "Path #1: Hold slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\vertical:sync " "From Node    : input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\vertical:sync " "To Node      : input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.177      0.177  R        clock network delay " "     0.177      0.177  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.282      0.105     uTco  input_detect:input_detect\|\\vertical:sync " "     0.282      0.105     uTco  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.282      0.000 RR  CELL  input_detect\|\\vertical:sync\|q " "     0.282      0.000 RR  CELL  input_detect\|\\vertical:sync\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.282      0.000 RR    IC  input_detect\|\\vertical:sync~0\|datac " "     0.282      0.000 RR    IC  input_detect\|\\vertical:sync~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.453      0.171 RR  CELL  input_detect\|\\vertical:sync~0\|combout " "     0.453      0.171 RR  CELL  input_detect\|\\vertical:sync~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.453      0.000 RR    IC  input_detect\|\\vertical:sync\|d " "     0.453      0.000 RR    IC  input_detect\|\\vertical:sync\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.484      0.031 RR  CELL  input_detect:input_detect\|\\vertical:sync " "     0.484      0.031 RR  CELL  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.431      0.431  R        clock network delay " "     0.431      0.431  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.214     -0.217           clock pessimism removed " "     0.214     -0.217           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.214      0.000           clock uncertainty " "     0.214      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.298      0.084      uTh  input_detect:input_detect\|\\vertical:sync " "     0.298      0.084      uTh  input_detect:input_detect\|\\vertical:sync" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.484 " "Data Arrival Time  :     0.484" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.298 " "Data Required Time :     0.298" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.649 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.649" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.649  " "Path #1: Recovery slack is 7.649 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.513      0.422  R        clock network delay " "     1.513      0.422  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.618      0.105     uTco  sdram:inst1\|rowLoadAck " "     1.618      0.105     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.618      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     1.618      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.150      0.532 FF    IC  inst\|load_req\|clrn " "     2.150      0.532 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.541      0.391 FR  CELL  vgaout:inst\|load_req " "     2.541      0.391 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.985      0.164  R        clock network delay " "     9.985      0.164  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.203      0.218           clock pessimism removed " "    10.203      0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.183     -0.020           clock uncertainty " "    10.183     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.190      0.007     uTsu  vgaout:inst\|load_req " "    10.190      0.007     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.541 " "Data Arrival Time  :     2.541" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.190 " "Data Required Time :    10.190" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.649  " "Slack              :     7.649 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.792 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.792" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.792  " "Path #1: Removal slack is 0.792 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.259      0.168  R        clock network delay " "     1.259      0.168  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.364      0.105     uTco  sdram:inst1\|rowLoadAck " "     1.364      0.105     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.364      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.364      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      0.437 RR    IC  inst\|load_req\|clrn " "     1.801      0.437 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.167      0.366 RF  CELL  vgaout:inst\|load_req " "     2.167      0.366 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.509      0.418  R        clock network delay " "     1.509      0.418  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291     -0.218           clock pessimism removed " "     1.291     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291      0.000           clock uncertainty " "     1.291      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.375      0.084      uTh  vgaout:inst\|load_req " "     1.375      0.084      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.167 " "Data Arrival Time  :     2.167" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.375 " "Data Required Time :     1.375" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.792  " "Slack              :     0.792 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948007 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.115  " "Path #1: slack is 4.115 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.694      0.238 RR  CELL  CLOCK_50~input\|o " "     5.694      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.105      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.105      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.825     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.825     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.825      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.825      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.958      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.958      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.958      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.958      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.589      0.631 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.589      0.631 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.077      0.488 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.077      0.488 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.059      0.238 RR  CELL  CLOCK_50~input\|o " "    10.059      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.414      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.414      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.028     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.028     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.028      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     8.028      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.120      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     9.120      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.120      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     9.120      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.716      0.596 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.716      0.596 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.164      0.448 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.164      0.448 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.422      0.258           clock pessimism removed " "    10.422      0.258           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.345 " "Actual Width     :     4.345" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.115 " "Slack            :     4.115" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.149  " "Path #1: slack is 4.149 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:count\[0\] " "Node             : input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.238      0.238 RR  CELL  CLOCK_50~input\|o " "     0.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.649      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     1.649      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.631     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -1.631     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.631      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -1.631      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.494      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.494      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.494      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.494      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.133      0.627 RR    IC  input_detect\|\\horizontal:count\[0\]\|clk " "     0.133      0.627 RR    IC  input_detect\|\\horizontal:count\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.428      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:count\[0\] " "     0.428      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.603      0.238 RR  CELL  CLOCK_50~input\|o " "     4.603      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.958      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     5.958      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.572     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.572     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.572      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     2.572      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.660      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.660      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.660      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.660      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.272      0.612 FF    IC  input_detect\|\\horizontal:count\[0\]\|clk " "     4.272      0.612 FF    IC  input_detect\|\\horizontal:count\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.539      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:count\[0\] " "     4.539      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.793      0.254           clock pessimism removed " "     4.793      0.254           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.365 " "Actual Width     :     4.365" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.149 " "Slack            :     4.149" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.587 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.587" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.587  " "Path #1: slack is 9.587 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.617      0.617 FF  CELL  CLOCK_50~input\|o " "    10.617      0.617 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.731      1.114 FF    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.731      1.114 FF    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.494     -3.237 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.494     -3.237 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.494      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     8.494      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.238      0.238 RR  CELL  CLOCK_50~input\|o " "    20.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.317      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.317      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.931     -3.386 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.931     -3.386 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.931      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.931      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.081      0.150           clock pessimism removed " "    18.081      0.150           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.587 " "Actual Width     :     9.587" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.587 " "Slack            :     9.587" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.255 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.255" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.255  " "Path #1: slack is 12.255 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.738      0.238 RR  CELL  CLOCK_50~input\|o " "    12.738      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.862      1.124 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    13.862      1.124 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.582     -3.280 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    10.582     -3.280 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.582      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    10.582      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.718      1.136 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    11.718      1.136 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.718      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    11.718      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.337      0.619 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    12.337      0.619 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.784      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    12.784      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLOCK_50 " "    25.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  CLOCK_50~input\|i " "    25.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.238      0.238 RR  CELL  CLOCK_50~input\|o " "    25.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.317      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    26.317      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.931     -3.386 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    22.931     -3.386 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.931      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    22.931      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.026      1.095 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    24.026      1.095 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.026      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    24.026      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.612      0.586 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    24.612      0.586 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.028      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    25.028      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.269      0.241           clock pessimism removed " "    25.269      0.241           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.485 " "Actual Width     :    12.485" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.255 " "Slack            :    12.255" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1447547948022 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1447547948415 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1447547948415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447547948720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 16:39:08 2015 " "Processing ended: Sat Nov 14 16:39:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447547948720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447547948720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447547948720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447547948720 ""}
