Analysis & Synthesis report for qlab5
Sun Mar 08 17:43:59 2020
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated
 16. Source assignments for qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated
 17. Source assignments for qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch
 18. Parameter Settings for User Entity Instance: qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf
 19. Parameter Settings for User Entity Instance: qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram
 20. Parameter Settings for User Entity Instance: qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch"
 23. Port Connectivity Checks: "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf"
 24. Port Connectivity Checks: "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
 25. Port Connectivity Checks: "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 08 17:43:59 2020         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; qlab5                                         ;
; Top-level Entity Name              ; qlab5                                         ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 672                                           ;
;     Total combinational functions  ; 620                                           ;
;     Dedicated logic registers      ; 303                                           ;
; Total registers                    ; 303                                           ;
; Total pins                         ; 3                                             ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 66,560                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                                      ; qlab5              ; qlab5              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; qlab5_sys.v                      ; yes             ; User Verilog HDL File                  ; E:/study/Labs/Verify/qlab59/qlab5_sys.v                                 ;         ;
; qlab5.v                          ; yes             ; User Verilog HDL File                  ; E:/study/Labs/Verify/qlab59/qlab5.v                                     ;         ;
; cpu_0.v                          ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/qlab59/cpu_0.v                                     ;         ;
; cpu_0_test_bench.v               ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/qlab59/cpu_0_test_bench.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1l22.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Verify/qlab59/db/altsyncram_1l22.tdf                      ;         ;
; cpu_0_rf_ram.mif                 ; yes             ; Auto-Found Memory Initialization File  ; E:/study/Labs/Verify/qlab59/cpu_0_rf_ram.mif                            ;         ;
; onchip_memory2_0.v               ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/qlab59/onchip_memory2_0.v                          ;         ;
; db/altsyncram_u3c1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/study/Labs/Verify/qlab59/db/altsyncram_u3c1.tdf                      ;         ;
; onchip_memory2_0.hex             ; yes             ; Auto-Found Memory Initialization File  ; E:/study/Labs/Verify/qlab59/onchip_memory2_0.hex                        ;         ;
; pio_0.v                          ; yes             ; Auto-Found Verilog HDL File            ; E:/study/Labs/Verify/qlab59/pio_0.v                                     ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 672   ;
;                                             ;       ;
; Total combinational functions               ; 620   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 263   ;
;     -- 3 input functions                    ; 303   ;
;     -- <=2 input functions                  ; 54    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 541   ;
;     -- arithmetic mode                      ; 79    ;
;                                             ;       ;
; Total registers                             ; 303   ;
;     -- Dedicated logic registers            ; 303   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 3     ;
; Total memory bits                           ; 66560 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 367   ;
; Total fan-out                               ; 4263  ;
; Average fan-out                             ; 4.31  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Library Name ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |qlab5                                                                               ; 620 (0)           ; 303 (0)      ; 66560       ; 0            ; 0       ; 0         ; 3    ; 0            ; |qlab5                                                                                                                       ;              ;
;    |qlab5_sys:qlab5_cpu|                                                             ; 620 (0)           ; 303 (0)      ; 66560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu                                                                                                   ;              ;
;       |cpu_0:the_cpu_0|                                                              ; 568 (568)         ; 296 (295)    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0                                                                                   ;              ;
;          |cpu_0_rf_module:cpu_0_rf|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf                                                          ;              ;
;             |altsyncram:the_altsyncram|                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram                                ;              ;
;                |altsyncram_1l22:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                             ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                           ; 18 (18)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                ;              ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                        ; 1 (1)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                 ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                   ;              ;
;             |altsyncram_u3c1:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated    ;              ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                       ; 24 (24)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                            ;              ;
;       |pio_0:the_pio_0|                                                              ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|pio_0:the_pio_0                                                                                   ;              ;
;       |pio_0_s1_arbitrator:the_pio_0_s1|                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|pio_0_s1_arbitrator:the_pio_0_s1                                                                  ;              ;
;       |qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |qlab5|qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch                      ;              ;
+--------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------+
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram.mif     ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port    ; 2048         ; 32           ; --           ; --           ; 65536 ; onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch|data_out   ; yes                                                              ; yes                                        ;
; qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch|data_in_d1 ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[0..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ipending_reg[0..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[1..31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                   ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                            ; Stuck at GND due to stuck port data_in                                                                                   ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter                                 ; Lost fanout                                                                                                              ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1 ; Lost fanout                                                                                                              ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1        ; Lost fanout                                                                                                              ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1]                     ; Lost fanout                                                                                                              ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                 ; Lost fanout                                                                                                              ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[0]                                     ; Merged with qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1] ;
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]                     ; Lost fanout                                                                                                              ;
; Total Number of Removed Registers = 105                                                                                                          ;                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                        ;
+-----------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait ; Stuck at GND              ; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable,        ;
;                                                                                               ; due to stuck port data_in ; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1], ;
;                                                                                               ;                           ; qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]  ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[31]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[31]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[30]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[30]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[29]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[29]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[28]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[28]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[27]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[27]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[26]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[26]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[25]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[25]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[24]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[24]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[23]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[23]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[22]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[22]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[21]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[21]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[20]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[20]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[19]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[19]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[18]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[18]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[17]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[17]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[16]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[16]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[15]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[15]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[14]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[14]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[13]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[13]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[12]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[12]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[11]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[11]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[10]                                         ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[10]                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[9]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[9]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[8]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[8]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[7]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[7]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[6]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[6]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[5]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[5]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[4]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[4]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[3]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[3]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[2]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[2]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_ienable_reg[1]                                          ; Stuck at GND              ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_control_rd_data[1]                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 303   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 111   ;
; Number of registers using Asynchronous Clear ; 303   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 71    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                   ;
+------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------+---------+
; qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest ; 8       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|i_read                                                           ; 7       ;
; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[11]                                                         ; 1       ;
; Total number of inverted registers = 3                                                               ;         ;
+------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[12]             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[28]             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src1[11]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_shift_rot_result[15] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte0_data[7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|av_ld_byte2_data[3]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_byteenable[0]        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[7]        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_src2[20]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_writedata[24]        ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_alu_result[17]       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|F_pc[10]               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|d_byteenable[2]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|E_logic_result[25]     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|W_wr_data[19]          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |qlab5|qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|D_dst_regnum[1]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf ;
+----------------+------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                  ;
+----------------+------------------+-----------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram.mif ; String                                                                ;
+----------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; cpu_0_rf_ram.mif     ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1l22      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; onchip_memory2_0.hex ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_u3c1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                      ;
; Entity Instance                           ; qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                               ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                               ;
+----------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; d_irq ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 08 17:43:54 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off qlab5 -c qlab5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 6 design units, including 6 entities, in source file qlab5_sys.v
    Info (12023): Found entity 1: cpu_0_data_master_arbitrator
    Info (12023): Found entity 2: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 3: onchip_memory2_0_s1_arbitrator
    Info (12023): Found entity 4: pio_0_s1_arbitrator
    Info (12023): Found entity 5: qlab5_sys_reset_clk_0_domain_synch_module
    Info (12023): Found entity 6: qlab5_sys
Info (12021): Found 1 design units, including 1 entities, in source file qlab5.v
    Info (12023): Found entity 1: qlab5
Info (12127): Elaborating entity "qlab5" for the top level hierarchy
Info (12128): Elaborating entity "qlab5_sys" for hierarchy "qlab5_sys:qlab5_cpu"
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "qlab5_sys:qlab5_cpu|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "qlab5_sys:qlab5_cpu|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (12125): Using design file cpu_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: cpu_0_rf_module
    Info (12023): Found entity 2: cpu_0
Info (12128): Elaborating entity "cpu_0" for hierarchy "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0"
Warning (12125): Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info (12128): Elaborating entity "cpu_0_rf_module" for hierarchy "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l22.tdf
    Info (12023): Found entity 1: altsyncram_1l22
Info (12128): Elaborating entity "altsyncram_1l22" for hierarchy "qlab5_sys:qlab5_cpu|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated"
Info (12128): Elaborating entity "onchip_memory2_0_s1_arbitrator" for hierarchy "qlab5_sys:qlab5_cpu|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1"
Warning (12125): Using design file onchip_memory2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: onchip_memory2_0
Info (12128): Elaborating entity "onchip_memory2_0" for hierarchy "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3c1.tdf
    Info (12023): Found entity 1: altsyncram_u3c1
Info (12128): Elaborating entity "altsyncram_u3c1" for hierarchy "qlab5_sys:qlab5_cpu|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated"
Info (12128): Elaborating entity "pio_0_s1_arbitrator" for hierarchy "qlab5_sys:qlab5_cpu|pio_0_s1_arbitrator:the_pio_0_s1"
Warning (12125): Using design file pio_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pio_0
Info (12128): Elaborating entity "pio_0" for hierarchy "qlab5_sys:qlab5_cpu|pio_0:the_pio_0"
Info (12128): Elaborating entity "qlab5_sys_reset_clk_0_domain_synch_module" for hierarchy "qlab5_sys:qlab5_cpu|qlab5_sys_reset_clk_0_domain_synch_module:qlab5_sys_reset_clk_0_domain_synch"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 769 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 702 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 477 megabytes
    Info: Processing ended: Sun Mar 08 17:43:59 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


