#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Jul 23 20:15:34 2017
# Process ID: 8216
# Current directory: E:/HITCS/test/test.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: E:/HITCS/test/test.runs/impl_1/top.vdi
# Journal file: E:/HITCS/test/test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/HITCS/test/test.srcs/sources_1/ip/ddr/ddr.dcp' for cell 'uut_ram2ddr/Inst_DDR'
INFO: [Netlist 29-17] Analyzing 287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/HITCS/test/test.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'uut_ram2ddr/Inst_DDR'
Finished Parsing XDC File [e:/HITCS/test/test.srcs/sources_1/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'uut_ram2ddr/Inst_DDR'
Parsing XDC File [E:/HITCS/test/test.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/HITCS/test/test.srcs/constrs_1/imports/other/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 89 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 556.680 ; gain = 288.207
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.802 . Memory (MB): peak = 566.320 ; gain = 9.641
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11ea938fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.473 . Memory (MB): peak = 1076.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 217 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 17 load pin(s).
Phase 2 Constant propagation | Checksum: 1c5c9d6ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.959 . Memory (MB): peak = 1076.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 210 cells and removed 662 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d01adbf9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 236 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d01adbf9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.625 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d01adbf9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1076.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1076.625 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d01adbf9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1076.625 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bcb41d05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1076.625 ; gain = 0.000
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1076.625 ; gain = 519.945
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1076.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/HITCS/test/test.runs/impl_1/top_opt.dcp' has been generated.
Command: report_drc -file top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/HITCS/test/test.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1076.625 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12982e781

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1076.625 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dac91b12

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1486da6df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1486da6df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1076.625 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1486da6df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10cc975fa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10cc975fa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b6269924

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18767895c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b985e2e4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 191603501

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f7589d46

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1055a377b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1055a377b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1076.625 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1055a377b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1076.625 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17b51407f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17b51407f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.137 ; gain = 34.512
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.587. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 115a2ed3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.199 ; gain = 34.574
Phase 4.1 Post Commit Optimization | Checksum: 115a2ed3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.199 ; gain = 34.574

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 115a2ed3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.199 ; gain = 34.574

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 115a2ed3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.199 ; gain = 34.574

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18b104b6a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.199 ; gain = 34.574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b104b6a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.199 ; gain = 34.574
Ending Placer Task | Checksum: faf0ea32

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.199 ; gain = 34.574
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.199 ; gain = 34.574
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1111.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/HITCS/test/test.runs/impl_1/top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1111.199 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1111.199 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1111.199 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5f766d79 ConstDB: 0 ShapeSum: 9b7a7cb9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11dc9461b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11dc9461b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11dc9461b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11dc9461b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1267.492 ; gain = 155.988
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 5883b6a8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1267.492 ; gain = 155.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.605  | TNS=0.000  | WHS=-0.303 | THS=-192.960|

Phase 2 Router Initialization | Checksum: 10a95d9f2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d3dc1abb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 692
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.424  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 188f07014

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.424  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b9f0fa96

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.424  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b7fd74f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988
Phase 4 Rip-up And Reroute | Checksum: 1b7fd74f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7fd74f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7fd74f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988
Phase 5 Delay and Skew Optimization | Checksum: 1b7fd74f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ef14da2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.503  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cd070feb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988
Phase 6 Post Hold Fix | Checksum: 1cd070feb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.744484 %
  Global Horizontal Routing Utilization  = 0.861466 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10358d9ad

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10358d9ad

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1224990ac

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1267.492 ; gain = 155.988

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.503  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1224990ac

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1267.492 ; gain = 155.988
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1267.492 ; gain = 155.988

Routing Is Done.
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1267.492 ; gain = 156.293
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1267.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/HITCS/test/test.runs/impl_1/top_routed.dcp' has been generated.
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/HITCS/test/test.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file top_methodology_drc_routed.rpt -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/HITCS/test/test.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family artix7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family artix7. Ignoring the voltage setting.
63 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 23 20:17:03 2017...
