- ğŸ‘‹ Hi, Iâ€™m Hermann
- ğŸ‘€ Iâ€™m interested in hardware verification
- ğŸŒ± Iâ€™m currently learning soc/FPGA/ASIC design verification techiniques
- ğŸ’ï¸ Iâ€™m looking to collaborate on cool FPGA and computer network/architecture projects
- ğŸ“« You can reach me @ hermannchedjou@gmail.com

<!---
Hermannt-explore/Hermannt-explore is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
