Fitter report for TopDE
Wed Jun 19 14:48:59 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Jun 19 14:48:59 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 10,084 / 32,070 ( 31 % )                    ;
; Total registers                 ; 5996                                        ;
; Total pins                      ; 225 / 457 ( 49 % )                          ;
; Total virtual pins              ; 499                                         ;
; Total block memory bits         ; 2,871,729 / 4,065,280 ( 71 % )              ;
; Total RAM Blocks                ; 367 / 397 ( 92 % )                          ;
; Total DSP Blocks                ; 30 / 87 ( 34 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.9%      ;
;     Processor 3            ;   8.2%      ;
;     Processor 4            ;   7.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_Interface:CLOCK0|oCLK_50~CLKENA0                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[0]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[0]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[1]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[1]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[2]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[2]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[3]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[3]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[4]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[4]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[5]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[5]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[6]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[6]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[7]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[7]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_reg[8]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|dataout_wire[8]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[0]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[0]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[1]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[1]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[2]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[2]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[3]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[3]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[4]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[4]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[5]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[5]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[6]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[6]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[7]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[7]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[8]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[8]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[9]                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[9]                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[10]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[10]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[11]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[11]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[12]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[12]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[13]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[13]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[14]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[14]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[15]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[15]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[16]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[16]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[17]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[17]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[18]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[18]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[19]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[19]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[20]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[20]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[21]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[21]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[22]                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[22]                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][0]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][1]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][2]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][3]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][4]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][5]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][6]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][7]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][8]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][9]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][10]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][11]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][12]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][13]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][14]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][15]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][16]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][17]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][18]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][19]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][20]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][21]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][22]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][23]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][24]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_a0[0][25]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][0]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][1]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][2]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][3]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][4]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][5]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][6]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][7]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][8]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][9]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][10]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][11]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][12]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][13]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][14]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][15]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][16]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][17]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][18]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][19]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][20]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][21]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][22]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_c0[0][23]                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][24]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][25]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][26]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][27]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][28]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][29]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][30]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][31]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][32]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][33]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][34]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][35]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][36]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][37]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][38]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][39]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][40]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][41]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][42]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][43]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][44]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][45]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][46]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][47]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][48]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_s[0][49]                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][6]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][7]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][8]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][9]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][10]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_a0[0][11]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][6]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][7]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][8]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][9]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][10]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_c0[0][11]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][11]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][12]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][13]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][14]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][15]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][16]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][17]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][18]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][19]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][20]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][21]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][22]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid142_pT1_uid127_invPolyEval_cma_s[0][23]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][6]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][7]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][8]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][9]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][10]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][11]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][12]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_a0[0][13]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][6]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][7]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][8]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][9]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][10]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][11]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][12]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][13]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][14]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][15]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][16]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][17]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][18]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][19]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][20]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][21]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_c0[0][22]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][15]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][16]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][17]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][18]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][19]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][20]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][21]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][22]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][23]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][24]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][25]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][26]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][27]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][28]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][29]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][30]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][31]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][32]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][33]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][34]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][35]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid145_pT2_uid133_invPolyEval_cma_s[0][36]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][11]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][12]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][13]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][14]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][15]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][16]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][17]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][18]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][19]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][20]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][21]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][22]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_a0[0][23]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][11]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][12]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][13]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][14]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][15]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][16]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][17]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][18]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][19]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][20]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][21]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][22]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_c0[0][23]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][22]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][23]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][24]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][25]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][26]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][27]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][28]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][29]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][30]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][31]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][32]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][33]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][34]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][35]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][36]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][37]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][38]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][39]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][40]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][41]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][42]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][43]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][44]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][45]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][46]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|prodXY_uid94_prod_uid47_fpMulTest_cma_s[0][47]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                                                                                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_reg[0]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_wire[0]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_reg[1]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_wire[1]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_reg[2]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_wire[2]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_reg[3]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_wire[3]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_reg[4]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_wire[4]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_reg[5]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_wire[5]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_reg[6]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_wire[6]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_reg[7]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|dataout_wire[7]                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_a0[0][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_c0[0][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][12]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][13]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][14]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][15]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][16]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][17]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][18]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][19]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][20]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][21]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][22]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid87_pT1_uid75_invPolyEval_cma_s[0][23]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][12]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][13]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][14]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_a0[0][15]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][12]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][13]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][14]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][15]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][16]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][17]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][18]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][19]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][20]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][21]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_c0[0][22]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][17]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][18]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][19]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][20]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][21]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][22]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][23]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][24]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][25]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][26]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][27]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][28]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][29]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][30]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][31]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][32]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][33]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][34]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][35]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][36]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][37]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|prodXY_uid90_pT2_uid81_invPolyEval_cma_s[0][38]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                                                                                                                                                                                                                          ; RESULTA          ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[0]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[0]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[0]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[1]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[1]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[1]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[2]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[2]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[2]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[3]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[3]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[3]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[4]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[4]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[4]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[5]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[5]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[5]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[6]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[6]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[6]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[0]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[0]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[1]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[1]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[2]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[2]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[3]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[3]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[4]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[4]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[5]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[5]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[6]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[6]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[7]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[7]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[8]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[8]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[8]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[9]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[9]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[9]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[10]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[10]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[10]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[11]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[11]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[11]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[12]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[12]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[12]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[13]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[13]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[13]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[14]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[14]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[14]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_1                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_1                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_2                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_2                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_3                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_3                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_4                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_4                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_4                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_5                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_5                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_5                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_6                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_6                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_6                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_7                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_7                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_7                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_8                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_8                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_8                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_9                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[0]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[1]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[2]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[3]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[4]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[5]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[6]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[7]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[8]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[9]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[10]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[11]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[12]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|LUT_INDEX[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|LUT_INDEX[2]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST.0010                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST.0010~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X_DIV[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X_DIV[2]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|SEL_Cont[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|audio_converter:u5|SEL_Cont[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][17]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|delay_signals[0][22]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|delay_signals[0][3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:regInputs_uid127_fpAddSubTest_ieeeAdd_delay|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[2]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[3]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|delay_signals[0][0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[5]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|sPostRndFull_uid44_fpToFxPTest_o[5]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|shiftVal_uid35_fpToFxPTest_q[3]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2|delay_signals[0][23]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][20]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][20]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][20]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][22]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][22]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][22]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[27][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[27][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][25]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][8]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][22]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[11]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[13]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[16]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[17]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[18]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[19]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[20]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[24]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[26]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[28]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[31]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|PC[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][6]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][8]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][17]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][18]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][5]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][8]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][17]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][18]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][20]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][31]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][10]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][18]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][26]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][29]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][29]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][30]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][10]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][17]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][26]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][27]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][29]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][29]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][5]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][8]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][10]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][17]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][13]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][28]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][5]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][6]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][13]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][16]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][28]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][31]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][6]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][13]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][17]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][20]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][27]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][27]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][30]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][5]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][6]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][18]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][20]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][26]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][20]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][20]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; LFSR_interface:lfsr0|LFSR_word:lfsr|out[22]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LFSR_interface:lfsr0|LFSR_word:lfsr|out[22]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; LFSR_interface:lfsr0|LFSR_word:lfsr|out[26]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LFSR_interface:lfsr0|LFSR_word:lfsr|out[26]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|contador[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|contador[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; RS232_Interface:Serial0|wTxData[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RS232_Interface:Serial0|wTxData[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|count[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[13]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[13]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[14]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[14]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[16]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[16]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[28]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[28]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[31]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[31]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_2                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[2]~_Duplicate_1                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[3]~_Duplicate_1                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[3]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[4]~_Duplicate_1                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[4]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]~_Duplicate_1                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][19]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][19]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][22]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][22]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][29]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][29]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][19]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][19]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][9]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][9]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][18]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][18]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][19]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][19]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][23]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][23]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][29]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][29]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][9]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][9]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[5][5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[5][5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[6][5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[6][5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[16]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[16]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[18]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[23]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[23]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[27]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[27]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[28]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[28]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[66]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[66]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[68]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[68]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[77]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[77]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[80]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[80]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[90]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[90]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[94]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[94]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[96]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[96]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[115]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[115]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|xCounter[5]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_Interface:VGA0|VgaAdapter:VGA0|xCounter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|xCounter[6]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_Interface:VGA0|VgaAdapter:VGA0|xCounter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                               ;
+-------------+----------------+--------------+--------------------+---------------+----------------+
; Name        ; Ignored Entity ; Ignored From ; Ignored To         ; Ignored Value ; Ignored Source ;
+-------------+----------------+--------------+--------------------+---------------+----------------+
; Location    ;                ;              ; CLOCK3_50          ; PIN_Y26       ; QSF Assignment ;
; Location    ;                ;              ; CLOCK4_50          ; PIN_K14       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[0]       ; PIN_AK14      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[10]      ; PIN_AG12      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[11]      ; PIN_AH13      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[12]      ; PIN_AJ14      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[1]       ; PIN_AH14      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[2]       ; PIN_AG15      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[3]       ; PIN_AE14      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[4]       ; PIN_AB15      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[5]       ; PIN_AC14      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[6]       ; PIN_AD14      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[7]       ; PIN_AF15      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[8]       ; PIN_AH15      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_ADDR[9]       ; PIN_AG13      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_BA[0]         ; PIN_AF13      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_BA[1]         ; PIN_AJ12      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_CAS_N         ; PIN_AF11      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_CKE           ; PIN_AK13      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_CLK           ; PIN_AH12      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_CS_N          ; PIN_AG11      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[0]         ; PIN_AK6       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[10]        ; PIN_AJ9       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[11]        ; PIN_AH9       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[12]        ; PIN_AH8       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[13]        ; PIN_AH7       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[14]        ; PIN_AJ6       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[15]        ; PIN_AJ5       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[1]         ; PIN_AJ7       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[2]         ; PIN_AK7       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[3]         ; PIN_AK8       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[4]         ; PIN_AK9       ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[5]         ; PIN_AG10      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[6]         ; PIN_AK11      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[7]         ; PIN_AJ11      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[8]         ; PIN_AH10      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_DQ[9]         ; PIN_AJ10      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_LDQM          ; PIN_AB13      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_RAS_N         ; PIN_AE13      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_UDQM          ; PIN_AK12      ; QSF Assignment ;
; Location    ;                ;              ; DRAM_WE_N          ; PIN_AA13      ; QSF Assignment ;
; Location    ;                ;              ; FAN_CTRL           ; PIN_AA12      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[0]          ; PIN_AB17      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[10]         ; PIN_AG26      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[11]         ; PIN_AH24      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[12]         ; PIN_AH27      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[13]         ; PIN_AJ27      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[14]         ; PIN_AK29      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[15]         ; PIN_AK28      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[16]         ; PIN_AK27      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[17]         ; PIN_AJ26      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[18]         ; PIN_AK26      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[19]         ; PIN_AH25      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[1]          ; PIN_AA21      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[20]         ; PIN_AJ25      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[21]         ; PIN_AJ24      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[22]         ; PIN_AK24      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[23]         ; PIN_AG23      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[24]         ; PIN_AK23      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[25]         ; PIN_AH23      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[26]         ; PIN_AK22      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[27]         ; PIN_AJ22      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[28]         ; PIN_AH22      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[29]         ; PIN_AG22      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[2]          ; PIN_AB21      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[30]         ; PIN_AF24      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[31]         ; PIN_AF23      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[32]         ; PIN_AE22      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[33]         ; PIN_AD21      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[34]         ; PIN_AA20      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[35]         ; PIN_AC22      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[3]          ; PIN_AC23      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[4]          ; PIN_AD24      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[5]          ; PIN_AE23      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[6]          ; PIN_AE24      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[7]          ; PIN_AF25      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[8]          ; PIN_AF26      ; QSF Assignment ;
; Location    ;                ;              ; GPIO_1[9]          ; PIN_AG25      ; QSF Assignment ;
; Location    ;                ;              ; IRDA_RXD           ; PIN_AA30      ; QSF Assignment ;
; Location    ;                ;              ; IRDA_TXD           ; PIN_AB30      ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; BR_Escrita         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; BR_Leitura1        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; BR_Leitura2        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; Debug              ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; Entrada1_FPULA     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; Entrada_FRegister  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; Estado             ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; FRegDisp           ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; FRegister1         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; FRegister2         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; Instrucao          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; MemD_ByteEnable    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; MemD_DadoEscrita   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; MemD_DadoLeitura   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; MemD_Endereco      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; PC                 ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; RegDisp            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; RegDispSelect      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; Saida_FPULA        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; Saida_ULA          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; Uniao              ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; oRegEXMEM          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; oRegIDEX           ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; oRegIFID           ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; oRegMEMWB          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; oWB_RegWrite       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; oiIF_Instr         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; oiIF_PC            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; oiIF_PC4           ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CALUControl    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CALUControl[0] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CALUControl[1] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CALUControl[2] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CALUControl[3] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CALUControl[4] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CMem2Reg       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CMem2Reg[0]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_CMem2Reg[1]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Funct3         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Funct3[0]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Funct3[1]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Funct3[2]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[0]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[10]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[11]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[12]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[13]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[14]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[15]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[16]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[17]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[18]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[19]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[1]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[20]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[21]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[22]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[23]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[24]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[25]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[26]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[27]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[28]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[29]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[2]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[30]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[31]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[3]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[4]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[5]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[6]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[7]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[8]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Immediate[9]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[0]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[10]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[11]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[12]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[1]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[2]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[3]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[4]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[5]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[6]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[7]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[8]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_InstrType[9]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC             ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[0]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[10]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[11]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[12]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[13]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[14]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[15]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[16]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[17]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[18]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[19]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[1]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[20]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[21]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[22]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[23]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[24]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[25]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[26]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[27]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[28]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[29]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[2]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[30]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[31]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[3]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[4]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[5]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[6]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[7]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[8]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC4[9]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[0]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[10]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[11]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[12]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[13]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[14]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[15]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[16]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[17]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[18]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[19]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[1]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[20]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[21]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[22]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[23]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[24]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[25]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[26]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[27]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[28]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[29]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[2]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[30]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[31]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[3]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[4]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[5]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[6]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[7]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[8]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_PC[9]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rd             ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rd[0]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rd[1]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rd[2]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rd[3]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rd[4]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[0]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[10]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[11]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[12]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[13]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[14]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[15]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[16]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[17]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[18]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[19]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[1]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[20]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[21]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[22]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[23]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[24]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[25]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[26]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[27]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[28]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[29]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[2]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[30]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[31]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[3]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[4]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[5]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[6]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[7]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[8]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read1[9]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[0]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[10]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[11]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[12]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[13]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[14]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[15]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[16]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[17]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[18]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[19]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[1]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[20]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[21]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[22]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[23]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[24]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[25]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[26]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[27]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[28]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[29]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[2]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[30]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[31]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[3]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[4]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[5]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[6]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[7]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[8]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Read2[9]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs1            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs1[0]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs1[1]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs1[2]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs1[3]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs1[4]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs2            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs2[0]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs2[1]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs2[2]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs2[3]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Rs2[4]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Uniao          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Uniao[0]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Uniao[1]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Uniao[2]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Uniao[3]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wEX_Uniao[4]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[0]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[10]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[11]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[12]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[13]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[14]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[15]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[16]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[17]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[18]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[19]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[1]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[20]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[21]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[22]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[23]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[24]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[25]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[26]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[27]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[28]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[29]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[2]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[30]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[31]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[3]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[4]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[5]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[6]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[7]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[8]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_Instr[9]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC             ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[0]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[10]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[11]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[12]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[13]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[14]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[15]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[16]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[17]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[18]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[19]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[1]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[20]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[21]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[22]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[23]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[24]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[25]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[26]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[27]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[28]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[29]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[2]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[30]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[31]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[3]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[4]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[5]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[6]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[7]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[8]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC4[9]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[0]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[10]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[11]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[12]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[13]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[14]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[15]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[16]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[17]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[18]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[19]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[1]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[20]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[21]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[22]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[23]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[24]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[25]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[26]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[27]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[28]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[29]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[2]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[30]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[31]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[3]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[4]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[5]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[6]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[7]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[8]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wID_PC[9]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[0]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[10] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[11] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[12] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[13] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[14] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[15] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[16] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[17] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[18] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[19] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[1]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[20] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[21] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[22] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[23] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[24] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[25] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[26] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[27] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[28] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[29] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[2]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[30] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[31] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[3]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[4]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[5]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[6]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[7]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[8]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ALUresult[9]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_CMem2Reg      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_CMem2Reg[0]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_CMem2Reg[1]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[0]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[10]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[11]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[12]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[13]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[14]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[15]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[16]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[17]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[18]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[19]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[1]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[20]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[21]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[22]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[23]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[24]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[25]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[26]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[27]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[28]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[29]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[2]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[30]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[31]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[3]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[4]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[5]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[6]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[7]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[8]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_ForwardB[9]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Funct3        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Funct3[0]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Funct3[1]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Funct3[2]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[0]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[10] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[11] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[12] ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[1]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[2]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[3]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[4]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[5]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[6]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[7]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[8]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_InstrType[9]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4           ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[0]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[10]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[11]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[12]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[13]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[14]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[15]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[16]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[17]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[18]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[19]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[1]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[20]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[21]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[22]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[23]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[24]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[25]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[26]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[27]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[28]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[29]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[2]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[30]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[31]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[3]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[4]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[5]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[6]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[7]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[8]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC4[9]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[0]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[10]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[11]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[12]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[13]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[14]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[15]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[16]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[17]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[18]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[19]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[1]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[20]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[21]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[22]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[23]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[24]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[25]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[26]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[27]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[28]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[29]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[2]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[30]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[31]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[3]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[4]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[5]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[6]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[7]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[8]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_PC[9]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Rd            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Rd[0]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Rd[1]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Rd[2]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Rd[3]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Rd[4]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Uniao         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Uniao[0]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Uniao[1]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wMEM_Uniao[2]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[0]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[10]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[11]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[12]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[13]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[14]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[15]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[16]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[17]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[18]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[19]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[1]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[20]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[21]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[22]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[23]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[24]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[25]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[26]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[27]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[28]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[29]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[2]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[30]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[31]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[3]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[4]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[5]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[6]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[7]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[8]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_ALUresult[9]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_CMem2Reg[0]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_CMem2Reg[1]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[0]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[10]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[11]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[12]  ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[1]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[2]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[3]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[4]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[5]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[6]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[7]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[8]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_InstrType[9]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[0]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[10]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[11]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[12]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[13]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[14]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[15]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[16]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[17]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[18]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[19]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[1]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[20]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[21]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[22]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[23]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[24]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[25]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[26]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[27]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[28]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[29]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[2]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[30]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[31]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[3]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[4]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[5]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[6]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[7]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[8]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_MemLoad[9]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC             ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[0]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[10]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[11]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[12]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[13]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[14]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[15]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[16]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[17]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[18]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[19]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[1]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[20]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[21]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[22]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[23]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[24]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[25]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[26]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[27]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[28]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[29]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[2]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[30]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[31]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[3]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[4]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[5]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[6]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[7]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[8]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC4[9]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[0]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[10]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[11]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[12]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[13]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[14]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[15]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[16]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[17]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[18]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[19]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[1]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[20]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[21]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[22]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[23]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[24]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[25]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[26]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[27]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[28]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[29]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[2]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[30]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[31]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[3]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[4]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[5]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[6]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[7]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[8]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_PC[9]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Rd             ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Rd[0]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Rd[1]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Rd[2]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Rd[3]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Rd[4]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[0]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[10]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[11]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[12]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[13]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[14]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[15]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[16]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[17]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[18]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[19]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[1]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[20]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[21]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[22]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[23]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[24]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[25]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[26]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[27]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[28]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[29]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[2]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[30]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[31]   ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[3]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[4]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[5]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[6]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[7]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[8]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_RegWrite[9]    ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Uniao          ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Uniao[0]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Uniao[1]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wWB_Uniao[2]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[0]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[10]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[11]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[12]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[13]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[14]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[15]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[16]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[17]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[18]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[19]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[1]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[20]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[21]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[22]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[23]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[24]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[25]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[26]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[27]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[28]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[29]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[2]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[30]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[31]     ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[3]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[4]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[5]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[6]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[7]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[8]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_Instr[9]      ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC            ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4           ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[0]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[10]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[11]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[12]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[13]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[14]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[15]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[16]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[17]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[18]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[19]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[1]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[20]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[21]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[22]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[23]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[24]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[25]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[26]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[27]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[28]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[29]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[2]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[30]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[31]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[3]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[4]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[5]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[6]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[7]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[8]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC4[9]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[0]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[10]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[11]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[12]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[13]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[14]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[15]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[16]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[17]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[18]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[19]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[1]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[20]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[21]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[22]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[23]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[24]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[25]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[26]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[27]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[28]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[29]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[2]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[30]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[31]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[3]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[4]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[5]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[6]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[7]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[8]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TopDE          ;              ; wiIF_PC[9]         ; ON            ; QSF Assignment ;
+-------------+----------------+--------------+--------------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 21499 ) ; 0.00 % ( 0 / 21499 )       ; 0.00 % ( 0 / 21499 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 21499 ) ; 0.00 % ( 0 / 21499 )       ; 0.00 % ( 0 / 21499 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 21211 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 255 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 33 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/output_files/TopDE.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 10,084 / 32,070       ; 31 %  ;
; ALMs needed [=A-B+C]                                        ; 10,084                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10,675 / 32,070       ; 33 %  ;
;         [a] ALMs used for LUT logic and registers           ; 878                   ;       ;
;         [b] ALMs used for LUT logic                         ; 8,057                 ;       ;
;         [c] ALMs used for registers                         ; 1,700                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,236 / 32,070        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 645 / 32,070          ; 2 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 36                    ;       ;
;         [c] Due to LAB input limits                         ; 359                   ;       ;
;         [d] Due to virtual I/Os                             ; 250                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,637 / 3,207         ; 51 %  ;
;     -- Logic LABs                                           ; 1,633                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 14,164                ;       ;
;     -- 7 input functions                                    ; 111                   ;       ;
;     -- 6 input functions                                    ; 5,026                 ;       ;
;     -- 5 input functions                                    ; 2,993                 ;       ;
;     -- 4 input functions                                    ; 2,415                 ;       ;
;     -- <=3 input functions                                  ; 3,619                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,341                 ;       ;
; Memory ALUT usage                                           ; 40                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 40                    ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,996                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,156 / 64,140        ; 8 %   ;
;         -- Secondary logic registers                        ; 840 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,173                 ;       ;
;         -- Routing optimization registers                   ; 823                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 499                   ;       ;
; I/O pins                                                    ; 225 / 457             ; 49 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 367 / 397             ; 92 %  ;
; Total MLAB memory bits                                      ; 200                   ;       ;
; Total block memory bits                                     ; 2,871,729 / 4,065,280 ; 71 %  ;
; Total block memory implementation bits                      ; 3,758,080 / 4,065,280 ; 92 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 30 / 87               ; 34 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 20.5% / 19.6% / 23.4% ;       ;
; Peak interconnect usage (total/H/V)                         ; 61.0% / 59.3% / 66.7% ;       ;
; Maximum fan-out                                             ; 3602                  ;       ;
; Highest non-global fan-out                                  ; 3602                  ;       ;
; Total fan-out                                               ; 103720                ;       ;
; Average fan-out                                             ; 4.52                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                   ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9984 / 32070 ( 31 % )  ; 100 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 9984                   ; 100                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10564 / 32070 ( 33 % ) ; 113 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 850                    ; 29                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 8011                   ; 46                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1663                   ; 38                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                     ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1224 / 32070 ( 4 % )   ; 14 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 644 / 32070 ( 2 % )    ; 1 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 36                     ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 358                    ; 1                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 250                    ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                            ;
;                                                             ;                        ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 1624 / 3207 ( 51 % )   ; 18 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1620                   ; 18                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 4                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 14081                  ; 123                   ; 0                              ;
;     -- 7 input functions                                    ; 108                    ; 3                     ; 0                              ;
;     -- 6 input functions                                    ; 4998                   ; 28                    ; 0                              ;
;     -- 5 input functions                                    ; 2965                   ; 28                    ; 0                              ;
;     -- 4 input functions                                    ; 2396                   ; 19                    ; 0                              ;
;     -- <=3 input functions                                  ; 3574                   ; 45                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1286                   ; 55                    ; 0                              ;
; Memory ALUT usage                                           ; 40                     ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 40                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                                ;
;         -- Primary logic registers                          ; 5024 / 64140 ( 8 % )   ; 132 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 836 / 64140 ( 1 % )    ; 4 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                        ;                       ;                                ;
;         -- Design implementation registers                  ; 5041                   ; 132                   ; 0                              ;
;         -- Routing optimization registers                   ; 819                    ; 4                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
;                                                             ;                        ;                       ;                                ;
; Virtual pins                                                ; 499                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 221                    ; 0                     ; 4                              ;
; I/O registers                                               ; 0                      ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2871729                ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 3758080                ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 367 / 397 ( 92 % )     ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 30 / 87 ( 34 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )       ; 4 / 116 ( 3 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 3 / 6 ( 50 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )        ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 3 / 6 ( 50 % )                 ;
;                                                             ;                        ;                       ;                                ;
; Connections                                                 ;                        ;                       ;                                ;
;     -- Input Connections                                    ; 1051                   ; 210                   ; 4                              ;
;     -- Registered Input Connections                         ; 527                    ; 145                   ; 0                              ;
;     -- Output Connections                                   ; 81                     ; 329                   ; 855                            ;
;     -- Registered Output Connections                        ; 18                     ; 329                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                                ;
;     -- Total Connections                                    ; 113928                 ; 1453                  ; 966                            ;
;     -- Registered Connections                               ; 28320                  ; 1082                  ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; External Connections                                        ;                        ;                       ;                                ;
;     -- Top                                                  ; 90                     ; 361                   ; 681                            ;
;     -- sld_hub:auto_hub                                     ; 361                    ; 0                     ; 178                            ;
;     -- hard_block:auto_generated_inst                       ; 681                    ; 178                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                                ;
;     -- Input Ports                                          ; 91                     ; 105                   ; 10                             ;
;     -- Output Ports                                         ; 673                    ; 122                   ; 16                             ;
;     -- Bidir Ports                                          ; 45                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 79                    ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 9                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 67                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 72                    ; 2                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 78                    ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT   ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT ; K7    ; 8A       ; 8            ; 81           ; 0            ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 4                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 173                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 24                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 26                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27   ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0] ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1] ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2] ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3] ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4] ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5] ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6] ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7] ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_HS      ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_VS      ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN              ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK             ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT           ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK              ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK        ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]              ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]              ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]              ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]              ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]              ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]              ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]              ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]              ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]              ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]              ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]              ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]              ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]              ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]              ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]              ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]              ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]              ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]              ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]              ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]              ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]              ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]              ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]              ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]              ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]              ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]              ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]              ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]              ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]              ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]              ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]              ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]              ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]              ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]              ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]              ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]              ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]              ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]              ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]              ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]              ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]              ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]              ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Instrucao[0]         ; Y26   ; 5B       ; 89           ; 25           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[10]        ; AA30  ; 5B       ; 89           ; 21           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[11]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[12]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[13]        ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[14]        ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[15]        ; AG12  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[16]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[17]        ; AE23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[18]        ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[19]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[1]         ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[20]        ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[21]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[22]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[23]        ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[24]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[25]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[26]        ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[27]        ; AB21  ; 4A       ; 88           ; 0            ; 18           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[28]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[29]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[2]         ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[30]        ; AH8   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[3]         ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[4]         ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[5]         ; AG15  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[6]         ; AH7   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[7]         ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[8]         ; AK6   ; 3B       ; 24           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[9]         ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[0]              ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]              ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]              ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]              ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]              ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]              ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]              ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]              ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]              ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]              ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MemD_DadoLeitura[0]  ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[10] ; AF13  ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[11] ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[12] ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[13] ; AG10  ; 3B       ; 18           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[14] ; AB15  ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[15] ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[16] ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[17] ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[18] ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[19] ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[1]  ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[20] ; AF4   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[21] ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[22] ; AG1   ; 3A       ; 10           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[23] ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[24] ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[25] ; AF5   ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[26] ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[27] ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[28] ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[29] ; AG8   ; 3A       ; 8            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[2]  ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[30] ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[31] ; AG7   ; 3A       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[3]  ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[4]  ; AK7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[5]  ; AH2   ; 3A       ; 10           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[6]  ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[7]  ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[8]  ; AH9   ; 3B       ; 18           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[9]  ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_RESET_N           ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N          ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]             ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]             ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]             ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]             ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]             ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]             ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]             ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]             ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK              ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]             ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]             ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]             ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]             ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]             ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]             ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]             ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]             ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS               ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]             ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]             ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]             ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]             ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]             ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]             ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]             ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]             ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N           ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS               ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------+
; ADC_CS_N      ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; AUD_ADCLRCK   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; AUD_BCLK      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; AUD_DACLRCK   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO ;
; GPIO_0[0]     ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[10]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[11]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[12]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[13]    ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[14]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[15]    ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[16]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[17]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[18]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[19]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[1]     ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[20]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[21]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[22]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[23]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[24]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[25]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[26]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[27]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[28]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[29]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[2]     ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[30]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[31]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[32]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[33]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[34]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[35]    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[3]     ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[4]     ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[5]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[6]     ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[7]     ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[8]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO_0[9]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; PS2_CLK       ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; PS2_CLK2      ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; PS2_DAT       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
; PS2_DAT2      ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 28 / 32 ( 88 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 56 / 80 ( 70 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 49 / 80 ( 61 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; MemD_DadoLeitura[7]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; MemD_DadoLeitura[0]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; Instrucao[10]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; Y               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; MemD_DadoLeitura[14]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; Instrucao[27]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; Instrucao[4]                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; Y               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; MemD_DadoLeitura[11]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; Instrucao[22]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; MemD_DadoLeitura[12]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; MemD_DadoLeitura[21]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; Instrucao[11]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; Instrucao[17]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; MemD_DadoLeitura[20]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; MemD_DadoLeitura[25]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; MemD_DadoLeitura[24]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; MemD_DadoLeitura[28]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; MemD_DadoLeitura[26]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; MemD_DadoLeitura[10]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; Instrucao[16]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; Instrucao[31]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; Instrucao[28]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; Instrucao[13]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; Instrucao[18]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; MemD_DadoLeitura[22]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; MemD_DadoLeitura[23]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; MemD_DadoLeitura[16]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; MemD_DadoLeitura[31]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; MemD_DadoLeitura[29]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; MemD_DadoLeitura[13]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; MemD_DadoLeitura[6]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; Instrucao[15]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; Instrucao[21]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; Instrucao[5]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; Instrucao[14]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; MemD_DadoLeitura[5]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; MemD_DadoLeitura[9]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; Instrucao[6]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; Instrucao[30]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; MemD_DadoLeitura[8]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; Instrucao[24]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; Instrucao[23]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; Instrucao[20]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; Instrucao[12]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; Instrucao[19]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; Instrucao[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; MemD_DadoLeitura[1]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; MemD_DadoLeitura[18]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CS_N                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; MemD_DadoLeitura[3]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; MemD_DadoLeitura[30]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; MemD_DadoLeitura[19]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; Instrucao[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; MemD_DadoLeitura[17]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; MemD_DadoLeitura[27]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; Instrucao[26]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; Instrucao[7]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; Instrucao[9]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; MemD_DadoLeitura[15]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; Instrucao[8]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; MemD_DadoLeitura[4]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; Instrucao[25]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; Instrucao[29]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; MemD_DadoLeitura[2]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; Instrucao[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; Y               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; Y               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; Instrucao[0]                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------+
; I/O Assignment Warnings                                     ;
+----------------------+--------------------------------------+
; Pin Name             ; Reason                               ;
+----------------------+--------------------------------------+
; HEX0[0]              ; Missing drive strength and slew rate ;
; HEX0[1]              ; Missing drive strength and slew rate ;
; HEX0[2]              ; Missing drive strength and slew rate ;
; HEX0[3]              ; Missing drive strength and slew rate ;
; HEX0[4]              ; Missing drive strength and slew rate ;
; HEX0[5]              ; Missing drive strength and slew rate ;
; HEX0[6]              ; Missing drive strength and slew rate ;
; HEX1[0]              ; Missing drive strength and slew rate ;
; HEX1[1]              ; Missing drive strength and slew rate ;
; HEX1[2]              ; Missing drive strength and slew rate ;
; HEX1[3]              ; Missing drive strength and slew rate ;
; HEX1[4]              ; Missing drive strength and slew rate ;
; HEX1[5]              ; Missing drive strength and slew rate ;
; HEX1[6]              ; Missing drive strength and slew rate ;
; HEX2[0]              ; Missing drive strength and slew rate ;
; HEX2[1]              ; Missing drive strength and slew rate ;
; HEX2[2]              ; Missing drive strength and slew rate ;
; HEX2[3]              ; Missing drive strength and slew rate ;
; HEX2[4]              ; Missing drive strength and slew rate ;
; HEX2[5]              ; Missing drive strength and slew rate ;
; HEX2[6]              ; Missing drive strength and slew rate ;
; HEX3[0]              ; Missing drive strength and slew rate ;
; HEX3[1]              ; Missing drive strength and slew rate ;
; HEX3[2]              ; Missing drive strength and slew rate ;
; HEX3[3]              ; Missing drive strength and slew rate ;
; HEX3[4]              ; Missing drive strength and slew rate ;
; HEX3[5]              ; Missing drive strength and slew rate ;
; HEX3[6]              ; Missing drive strength and slew rate ;
; HEX4[0]              ; Missing drive strength and slew rate ;
; HEX4[1]              ; Missing drive strength and slew rate ;
; HEX4[2]              ; Missing drive strength and slew rate ;
; HEX4[3]              ; Missing drive strength and slew rate ;
; HEX4[4]              ; Missing drive strength and slew rate ;
; HEX4[5]              ; Missing drive strength and slew rate ;
; HEX4[6]              ; Missing drive strength and slew rate ;
; HEX5[0]              ; Missing drive strength and slew rate ;
; HEX5[1]              ; Missing drive strength and slew rate ;
; HEX5[2]              ; Missing drive strength and slew rate ;
; HEX5[3]              ; Missing drive strength and slew rate ;
; HEX5[4]              ; Missing drive strength and slew rate ;
; HEX5[5]              ; Missing drive strength and slew rate ;
; HEX5[6]              ; Missing drive strength and slew rate ;
; VGA_B[0]             ; Missing drive strength and slew rate ;
; VGA_B[1]             ; Missing drive strength and slew rate ;
; VGA_B[2]             ; Missing drive strength and slew rate ;
; VGA_B[3]             ; Missing drive strength and slew rate ;
; VGA_B[4]             ; Missing drive strength and slew rate ;
; VGA_B[5]             ; Missing drive strength and slew rate ;
; VGA_B[6]             ; Missing drive strength and slew rate ;
; VGA_B[7]             ; Missing drive strength and slew rate ;
; VGA_BLANK_N          ; Missing drive strength and slew rate ;
; VGA_CLK              ; Missing drive strength and slew rate ;
; VGA_G[0]             ; Missing drive strength and slew rate ;
; VGA_G[1]             ; Missing drive strength and slew rate ;
; VGA_G[2]             ; Missing drive strength and slew rate ;
; VGA_G[3]             ; Missing drive strength and slew rate ;
; VGA_G[4]             ; Missing drive strength and slew rate ;
; VGA_G[5]             ; Missing drive strength and slew rate ;
; VGA_G[6]             ; Missing drive strength and slew rate ;
; VGA_G[7]             ; Missing drive strength and slew rate ;
; VGA_HS               ; Missing drive strength and slew rate ;
; VGA_R[0]             ; Missing drive strength and slew rate ;
; VGA_R[1]             ; Missing drive strength and slew rate ;
; VGA_R[2]             ; Missing drive strength and slew rate ;
; VGA_R[3]             ; Missing drive strength and slew rate ;
; VGA_R[4]             ; Missing drive strength and slew rate ;
; VGA_R[5]             ; Missing drive strength and slew rate ;
; VGA_R[6]             ; Missing drive strength and slew rate ;
; VGA_R[7]             ; Missing drive strength and slew rate ;
; VGA_VS               ; Missing drive strength and slew rate ;
; MemD_DadoLeitura[0]  ; Incomplete set of assignments        ;
; AUD_DACDAT           ; Missing drive strength and slew rate ;
; LEDR[0]              ; Missing drive strength and slew rate ;
; MemD_DadoLeitura[1]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[2]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[3]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[4]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[5]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[6]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[7]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[8]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[9]  ; Incomplete set of assignments        ;
; MemD_DadoLeitura[10] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[11] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[12] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[13] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[14] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[15] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[16] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[17] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[18] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[19] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[20] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[21] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[22] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[23] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[24] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[25] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[26] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[27] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[28] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[29] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[30] ; Incomplete set of assignments        ;
; MemD_DadoLeitura[31] ; Incomplete set of assignments        ;
; AUD_XCK              ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK        ; Missing drive strength and slew rate ;
; LEDR[2]              ; Missing drive strength and slew rate ;
; Instrucao[0]         ; Incomplete set of assignments        ;
; Instrucao[1]         ; Incomplete set of assignments        ;
; Instrucao[2]         ; Incomplete set of assignments        ;
; Instrucao[3]         ; Incomplete set of assignments        ;
; Instrucao[4]         ; Incomplete set of assignments        ;
; Instrucao[5]         ; Incomplete set of assignments        ;
; Instrucao[6]         ; Incomplete set of assignments        ;
; Instrucao[7]         ; Incomplete set of assignments        ;
; Instrucao[8]         ; Incomplete set of assignments        ;
; Instrucao[9]         ; Incomplete set of assignments        ;
; Instrucao[10]        ; Incomplete set of assignments        ;
; Instrucao[11]        ; Incomplete set of assignments        ;
; Instrucao[12]        ; Incomplete set of assignments        ;
; Instrucao[13]        ; Incomplete set of assignments        ;
; Instrucao[14]        ; Incomplete set of assignments        ;
; Instrucao[15]        ; Incomplete set of assignments        ;
; Instrucao[16]        ; Incomplete set of assignments        ;
; Instrucao[17]        ; Incomplete set of assignments        ;
; Instrucao[18]        ; Incomplete set of assignments        ;
; Instrucao[19]        ; Incomplete set of assignments        ;
; Instrucao[20]        ; Incomplete set of assignments        ;
; Instrucao[21]        ; Incomplete set of assignments        ;
; Instrucao[22]        ; Incomplete set of assignments        ;
; Instrucao[23]        ; Incomplete set of assignments        ;
; Instrucao[24]        ; Incomplete set of assignments        ;
; Instrucao[25]        ; Incomplete set of assignments        ;
; Instrucao[26]        ; Incomplete set of assignments        ;
; Instrucao[27]        ; Incomplete set of assignments        ;
; Instrucao[28]        ; Incomplete set of assignments        ;
; Instrucao[29]        ; Incomplete set of assignments        ;
; Instrucao[30]        ; Incomplete set of assignments        ;
; Instrucao[31]        ; Incomplete set of assignments        ;
; LEDR[1]              ; Missing drive strength and slew rate ;
; LEDR[3]              ; Missing drive strength and slew rate ;
; LEDR[4]              ; Missing drive strength and slew rate ;
; LEDR[5]              ; Missing drive strength and slew rate ;
; LEDR[6]              ; Missing drive strength and slew rate ;
; LEDR[7]              ; Missing drive strength and slew rate ;
; LEDR[8]              ; Missing drive strength and slew rate ;
; LEDR[9]              ; Missing drive strength and slew rate ;
; TD_RESET_N           ; Missing drive strength and slew rate ;
; VGA_SYNC_N           ; Missing drive strength and slew rate ;
; ADC_DIN              ; Incomplete set of assignments        ;
; ADC_SCLK             ; Incomplete set of assignments        ;
; AUD_ADCLRCK          ; Missing drive strength and slew rate ;
; AUD_BCLK             ; Missing drive strength and slew rate ;
; AUD_DACLRCK          ; Missing drive strength and slew rate ;
; GPIO_0[26]           ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT        ; Missing drive strength and slew rate ;
; GPIO_0[27]           ; Missing drive strength and slew rate ;
; PS2_CLK              ; Missing drive strength and slew rate ;
; PS2_DAT              ; Missing drive strength and slew rate ;
; ADC_CS_N             ; Incomplete set of assignments        ;
; GPIO_0[0]            ; Missing drive strength and slew rate ;
; GPIO_0[1]            ; Missing drive strength and slew rate ;
; GPIO_0[2]            ; Missing drive strength and slew rate ;
; GPIO_0[3]            ; Missing drive strength and slew rate ;
; GPIO_0[4]            ; Missing drive strength and slew rate ;
; GPIO_0[5]            ; Missing drive strength and slew rate ;
; GPIO_0[6]            ; Missing drive strength and slew rate ;
; GPIO_0[7]            ; Missing drive strength and slew rate ;
; GPIO_0[8]            ; Missing drive strength and slew rate ;
; GPIO_0[9]            ; Missing drive strength and slew rate ;
; GPIO_0[10]           ; Missing drive strength and slew rate ;
; GPIO_0[11]           ; Missing drive strength and slew rate ;
; GPIO_0[12]           ; Missing drive strength and slew rate ;
; GPIO_0[13]           ; Missing drive strength and slew rate ;
; GPIO_0[14]           ; Missing drive strength and slew rate ;
; GPIO_0[15]           ; Missing drive strength and slew rate ;
; GPIO_0[16]           ; Missing drive strength and slew rate ;
; GPIO_0[17]           ; Missing drive strength and slew rate ;
; GPIO_0[18]           ; Missing drive strength and slew rate ;
; GPIO_0[19]           ; Missing drive strength and slew rate ;
; GPIO_0[20]           ; Missing drive strength and slew rate ;
; GPIO_0[21]           ; Missing drive strength and slew rate ;
; GPIO_0[22]           ; Missing drive strength and slew rate ;
; GPIO_0[23]           ; Missing drive strength and slew rate ;
; GPIO_0[24]           ; Missing drive strength and slew rate ;
; GPIO_0[25]           ; Missing drive strength and slew rate ;
; GPIO_0[28]           ; Missing drive strength and slew rate ;
; GPIO_0[29]           ; Missing drive strength and slew rate ;
; GPIO_0[30]           ; Missing drive strength and slew rate ;
; GPIO_0[31]           ; Missing drive strength and slew rate ;
; GPIO_0[32]           ; Missing drive strength and slew rate ;
; GPIO_0[33]           ; Missing drive strength and slew rate ;
; GPIO_0[34]           ; Missing drive strength and slew rate ;
; GPIO_0[35]           ; Missing drive strength and slew rate ;
; PS2_CLK2             ; Missing drive strength and slew rate ;
; PS2_DAT2             ; Missing drive strength and slew rate ;
; ADC_DOUT             ; Incomplete set of assignments        ;
; MemD_DadoLeitura[0]  ; Missing location assignment          ;
; MemD_DadoLeitura[1]  ; Missing location assignment          ;
; MemD_DadoLeitura[2]  ; Missing location assignment          ;
; MemD_DadoLeitura[3]  ; Missing location assignment          ;
; MemD_DadoLeitura[4]  ; Missing location assignment          ;
; MemD_DadoLeitura[5]  ; Missing location assignment          ;
; MemD_DadoLeitura[6]  ; Missing location assignment          ;
; MemD_DadoLeitura[7]  ; Missing location assignment          ;
; MemD_DadoLeitura[8]  ; Missing location assignment          ;
; MemD_DadoLeitura[9]  ; Missing location assignment          ;
; MemD_DadoLeitura[10] ; Missing location assignment          ;
; MemD_DadoLeitura[11] ; Missing location assignment          ;
; MemD_DadoLeitura[12] ; Missing location assignment          ;
; MemD_DadoLeitura[13] ; Missing location assignment          ;
; MemD_DadoLeitura[14] ; Missing location assignment          ;
; MemD_DadoLeitura[15] ; Missing location assignment          ;
; MemD_DadoLeitura[16] ; Missing location assignment          ;
; MemD_DadoLeitura[17] ; Missing location assignment          ;
; MemD_DadoLeitura[18] ; Missing location assignment          ;
; MemD_DadoLeitura[19] ; Missing location assignment          ;
; MemD_DadoLeitura[20] ; Missing location assignment          ;
; MemD_DadoLeitura[21] ; Missing location assignment          ;
; MemD_DadoLeitura[22] ; Missing location assignment          ;
; MemD_DadoLeitura[23] ; Missing location assignment          ;
; MemD_DadoLeitura[24] ; Missing location assignment          ;
; MemD_DadoLeitura[25] ; Missing location assignment          ;
; MemD_DadoLeitura[26] ; Missing location assignment          ;
; MemD_DadoLeitura[27] ; Missing location assignment          ;
; MemD_DadoLeitura[28] ; Missing location assignment          ;
; MemD_DadoLeitura[29] ; Missing location assignment          ;
; MemD_DadoLeitura[30] ; Missing location assignment          ;
; MemD_DadoLeitura[31] ; Missing location assignment          ;
; Instrucao[0]         ; Missing location assignment          ;
; Instrucao[1]         ; Missing location assignment          ;
; Instrucao[2]         ; Missing location assignment          ;
; Instrucao[3]         ; Missing location assignment          ;
; Instrucao[4]         ; Missing location assignment          ;
; Instrucao[5]         ; Missing location assignment          ;
; Instrucao[6]         ; Missing location assignment          ;
; Instrucao[7]         ; Missing location assignment          ;
; Instrucao[8]         ; Missing location assignment          ;
; Instrucao[9]         ; Missing location assignment          ;
; Instrucao[10]        ; Missing location assignment          ;
; Instrucao[11]        ; Missing location assignment          ;
; Instrucao[12]        ; Missing location assignment          ;
; Instrucao[13]        ; Missing location assignment          ;
; Instrucao[14]        ; Missing location assignment          ;
; Instrucao[15]        ; Missing location assignment          ;
; Instrucao[16]        ; Missing location assignment          ;
; Instrucao[17]        ; Missing location assignment          ;
; Instrucao[18]        ; Missing location assignment          ;
; Instrucao[19]        ; Missing location assignment          ;
; Instrucao[20]        ; Missing location assignment          ;
; Instrucao[21]        ; Missing location assignment          ;
; Instrucao[22]        ; Missing location assignment          ;
; Instrucao[23]        ; Missing location assignment          ;
; Instrucao[24]        ; Missing location assignment          ;
; Instrucao[25]        ; Missing location assignment          ;
; Instrucao[26]        ; Missing location assignment          ;
; Instrucao[27]        ; Missing location assignment          ;
; Instrucao[28]        ; Missing location assignment          ;
; Instrucao[29]        ; Missing location assignment          ;
; Instrucao[30]        ; Missing location assignment          ;
; Instrucao[31]        ; Missing location assignment          ;
+----------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
;                                                                                                                                                ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                    ;                                        ;
;     -- PLL Type                                                                                                                                ; Integer PLL                            ;
;     -- PLL Location                                                                                                                            ; FRACTIONALPLL_X89_Y1_N0                ;
;     -- PLL Feedback clock type                                                                                                                 ; none                                   ;
;     -- PLL Bandwidth                                                                                                                           ; Auto                                   ;
;         -- PLL Bandwidth Range                                                                                                                 ; 2100000 to 1400000 Hz                  ;
;     -- Reference Clock Frequency                                                                                                               ; 50.0 MHz                               ;
;     -- Reference Clock Sourced by                                                                                                              ; Dedicated Pin                          ;
;     -- PLL VCO Frequency                                                                                                                       ; 300.0 MHz                              ;
;     -- PLL Operation Mode                                                                                                                      ; Direct                                 ;
;     -- PLL Freq Min Lock                                                                                                                       ; 50.000000 MHz                          ;
;     -- PLL Freq Max Lock                                                                                                                       ; 133.333333 MHz                         ;
;     -- PLL Enable                                                                                                                              ; On                                     ;
;     -- PLL Fractional Division                                                                                                                 ; N/A                                    ;
;     -- M Counter                                                                                                                               ; 12                                     ;
;     -- N Counter                                                                                                                               ; 2                                      ;
;     -- PLL Refclk Select                                                                                                                       ;                                        ;
;             -- PLL Refclk Select Location                                                                                                      ; PLLREFCLKSELECT_X89_Y7_N0              ;
;             -- PLL Reference Clock Input 0 source                                                                                              ; clk_0                                  ;
;             -- PLL Reference Clock Input 1 source                                                                                              ; ref_clk1                               ;
;             -- ADJPLLIN source                                                                                                                 ; N/A                                    ;
;             -- CORECLKIN source                                                                                                                ; N/A                                    ;
;             -- IQTXRXCLKIN source                                                                                                              ; N/A                                    ;
;             -- PLLIQCLKIN source                                                                                                               ; N/A                                    ;
;             -- RXIQCLKIN source                                                                                                                ; N/A                                    ;
;             -- CLKIN(0) source                                                                                                                 ; CLOCK2_50~input                        ;
;             -- CLKIN(1) source                                                                                                                 ; N/A                                    ;
;             -- CLKIN(2) source                                                                                                                 ; N/A                                    ;
;             -- CLKIN(3) source                                                                                                                 ; N/A                                    ;
;     -- PLL Output Counter                                                                                                                      ;                                        ;
;         -- VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER     ;                                        ;
;             -- Output Clock Frequency                                                                                                          ; 25.0 MHz                               ;
;             -- Output Clock Location                                                                                                           ; PLLOUTPUTCOUNTER_X89_Y2_N1             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                          ; Off                                    ;
;             -- Duty Cycle                                                                                                                      ; 50.0000                                ;
;             -- Phase Shift                                                                                                                     ; 0.000000 degrees                       ;
;             -- C Counter                                                                                                                       ; 12                                     ;
;             -- C Counter PH Mux PRST                                                                                                           ; 0                                      ;
;             -- C Counter PRST                                                                                                                  ; 1                                      ;
;                                                                                                                                                ;                                        ;
; AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                        ;
;     -- PLL Type                                                                                                                                ; Integer PLL                            ;
;     -- PLL Location                                                                                                                            ; FRACTIONALPLL_X0_Y74_N0                ;
;     -- PLL Feedback clock type                                                                                                                 ; none                                   ;
;     -- PLL Bandwidth                                                                                                                           ; Auto                                   ;
;         -- PLL Bandwidth Range                                                                                                                 ; 2100000 to 1400000 Hz                  ;
;     -- Reference Clock Frequency                                                                                                               ; 50.0 MHz                               ;
;     -- Reference Clock Sourced by                                                                                                              ; Dedicated Pin                          ;
;     -- PLL VCO Frequency                                                                                                                       ; 300.0 MHz                              ;
;     -- PLL Operation Mode                                                                                                                      ; Direct                                 ;
;     -- PLL Freq Min Lock                                                                                                                       ; 50.000000 MHz                          ;
;     -- PLL Freq Max Lock                                                                                                                       ; 133.333333 MHz                         ;
;     -- PLL Enable                                                                                                                              ; On                                     ;
;     -- PLL Fractional Division                                                                                                                 ; N/A                                    ;
;     -- M Counter                                                                                                                               ; 12                                     ;
;     -- N Counter                                                                                                                               ; 2                                      ;
;     -- PLL Refclk Select                                                                                                                       ;                                        ;
;             -- PLL Refclk Select Location                                                                                                      ; PLLREFCLKSELECT_X0_Y80_N0              ;
;             -- PLL Reference Clock Input 0 source                                                                                              ; core_ref_clk                           ;
;             -- PLL Reference Clock Input 1 source                                                                                              ; ref_clk1                               ;
;             -- ADJPLLIN source                                                                                                                 ; N/A                                    ;
;             -- CORECLKIN source                                                                                                                ; CLOCK_Interface:CLOCK0|oCLK_50~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                              ; N/A                                    ;
;             -- PLLIQCLKIN source                                                                                                               ; N/A                                    ;
;             -- RXIQCLKIN source                                                                                                                ; N/A                                    ;
;             -- CLKIN(0) source                                                                                                                 ; N/A                                    ;
;             -- CLKIN(1) source                                                                                                                 ; N/A                                    ;
;             -- CLKIN(2) source                                                                                                                 ; N/A                                    ;
;             -- CLKIN(3) source                                                                                                                 ; N/A                                    ;
;     -- PLL Output Counter                                                                                                                      ;                                        ;
;         -- AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                        ;
;             -- Output Clock Frequency                                                                                                          ; 50.0 MHz                               ;
;             -- Output Clock Location                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y74_N1             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                          ; Off                                    ;
;             -- Duty Cycle                                                                                                                      ; 50.0000                                ;
;             -- Phase Shift                                                                                                                     ; 0.000000 degrees                       ;
;             -- C Counter                                                                                                                       ; 6                                      ;
;             -- C Counter PH Mux PRST                                                                                                           ; 0                                      ;
;             -- C Counter PRST                                                                                                                  ; 1                                      ;
;                                                                                                                                                ;                                        ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                        ;                                        ;
;     -- PLL Type                                                                                                                                ; Fractional PLL                         ;
;     -- PLL Location                                                                                                                            ; FRACTIONALPLL_X0_Y15_N0                ;
;     -- PLL Feedback clock type                                                                                                                 ; none                                   ;
;     -- PLL Bandwidth                                                                                                                           ; Auto                                   ;
;         -- PLL Bandwidth Range                                                                                                                 ; 2100000 to 1400000 Hz                  ;
;     -- Reference Clock Frequency                                                                                                               ; 50.0 MHz                               ;
;     -- Reference Clock Sourced by                                                                                                              ; Dedicated Pin                          ;
;     -- PLL VCO Frequency                                                                                                                       ; 400.0 MHz                              ;
;     -- PLL Operation Mode                                                                                                                      ; Direct                                 ;
;     -- PLL Freq Min Lock                                                                                                                       ; 50.000000 MHz                          ;
;     -- PLL Freq Max Lock                                                                                                                       ; 100.000000 MHz                         ;
;     -- PLL Enable                                                                                                                              ; On                                     ;
;     -- PLL Fractional Division                                                                                                                 ; 0 / 4294967296                         ;
;     -- M Counter                                                                                                                               ; 8                                      ;
;     -- N Counter                                                                                                                               ; 1                                      ;
;     -- PLL Refclk Select                                                                                                                       ;                                        ;
;             -- PLL Refclk Select Location                                                                                                      ; PLLREFCLKSELECT_X0_Y21_N0              ;
;             -- PLL Reference Clock Input 0 source                                                                                              ; clk_0                                  ;
;             -- PLL Reference Clock Input 1 source                                                                                              ; ref_clk1                               ;
;             -- ADJPLLIN source                                                                                                                 ; N/A                                    ;
;             -- CORECLKIN source                                                                                                                ; N/A                                    ;
;             -- IQTXRXCLKIN source                                                                                                              ; N/A                                    ;
;             -- PLLIQCLKIN source                                                                                                               ; N/A                                    ;
;             -- RXIQCLKIN source                                                                                                                ; N/A                                    ;
;             -- CLKIN(0) source                                                                                                                 ; CLOCK_50~input                         ;
;             -- CLKIN(1) source                                                                                                                 ; N/A                                    ;
;             -- CLKIN(2) source                                                                                                                 ; N/A                                    ;
;             -- CLKIN(3) source                                                                                                                 ; N/A                                    ;
;     -- PLL Output Counter                                                                                                                      ;                                        ;
;         -- CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER         ;                                        ;
;             -- Output Clock Frequency                                                                                                          ; 100.0 MHz                              ;
;             -- Output Clock Location                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y21_N1             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                          ; Off                                    ;
;             -- Duty Cycle                                                                                                                      ; 50.0000                                ;
;             -- Phase Shift                                                                                                                     ; 0.000000 degrees                       ;
;             -- C Counter                                                                                                                       ; 4                                      ;
;             -- C Counter PH Mux PRST                                                                                                           ; 0                                      ;
;             -- C Counter PRST                                                                                                                  ; 1                                      ;
;                                                                                                                                                ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 10084.0 (262.8)      ; 10674.5 (13.3)                   ; 1234.5 (0.0)                                      ; 644.0 (249.5)                    ; 40.0 (0.0)           ; 14164 (27)          ; 5996 (0)                  ; 0 (0)         ; 2871729           ; 367   ; 30         ; 225  ; 499          ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work         ;
;    |ADC_Interface:ADCI0|                                                                                                                ; 216.5 (70.8)         ; 298.5 (93.5)                     ; 82.0 (22.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 287 (90)            ; 360 (96)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0                                                                                                                                                                                                                                                                                                                        ; ADC_Interface                     ; work         ;
;       |joystick:joystick0|                                                                                                              ; 145.7 (0.0)          ; 205.0 (0.0)                      ; 59.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (0)             ; 264 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|joystick:joystick0                                                                                                                                                                                                                                                                                                     ; joystick                          ; joystick     ;
;          |joystick_adc_mega_0:adc_mega_0|                                                                                               ; 145.7 (12.7)         ; 205.0 (38.8)                     ; 59.3 (26.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (2)             ; 264 (97)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                                      ; joystick_adc_mega_0               ; joystick     ;
;             |altera_up_avalon_adv_adc:ADC_CTRL|                                                                                         ; 133.0 (133.0)        ; 166.2 (166.2)                    ; 33.2 (33.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 195 (195)           ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                                    ; altera_up_avalon_adv_adc          ; joystick     ;
;    |AudioCODEC_Interface:Audio0|                                                                                                        ; 267.8 (142.3)        ; 325.2 (179.7)                    ; 60.6 (40.6)                                       ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 401 (204)           ; 260 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0                                                                                                                                                                                                                                                                                                                ; AudioCODEC_Interface              ; work         ;
;       |I2C_AV_Config:u3|                                                                                                                ; 65.0 (36.6)          ; 68.0 (37.5)                      ; 3.0 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (52)             ; 81 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                               ; I2C_AV_Config                     ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 28.4 (28.4)          ; 30.5 (30.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                             ; I2C_Controller                    ; work         ;
;       |PLL_Audio:pll1|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1                                                                                                                                                                                                                                                                                                 ; PLL_Audio                         ; PLL_Audio    ;
;          |PLL_Audio_0002:pll_audio_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst                                                                                                                                                                                                                                                                   ; PLL_Audio_0002                    ; PLL_Audio    ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                           ; altera_pll                        ; work         ;
;       |Reset_Delay:r0|                                                                                                                  ; 14.0 (14.0)          ; 15.5 (15.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0                                                                                                                                                                                                                                                                                                 ; Reset_Delay                       ; work         ;
;       |audio_clock:u4|                                                                                                                  ; 8.5 (8.5)            ; 13.7 (13.7)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4                                                                                                                                                                                                                                                                                                 ; audio_clock                       ; work         ;
;       |audio_converter:u5|                                                                                                              ; 38.0 (38.0)          ; 48.3 (48.3)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5                                                                                                                                                                                                                                                                                             ; audio_converter                   ; work         ;
;    |Break_Interface:break0|                                                                                                             ; 53.7 (13.6)          ; 61.8 (16.2)                      ; 10.5 (4.3)                                        ; 2.4 (1.7)                        ; 0.0 (0.0)            ; 39 (18)             ; 78 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0                                                                                                                                                                                                                                                                                                                     ; Break_Interface                   ; work         ;
;       |breaker:brk0|                                                                                                                    ; 40.1 (0.0)           ; 45.7 (0.0)                       ; 6.2 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                                                                                        ; breaker                           ; work         ;
;          |breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|                                                                  ; 40.1 (0.0)           ; 45.7 (0.0)                       ; 6.2 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component                                                                                                                                                                                                                                            ; breaker_lpm_constant_kva          ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 40.1 (31.9)          ; 45.7 (36.8)                      ; 6.2 (5.6)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 21 (8)              ; 77 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 8.2 (8.2)            ; 8.8 (8.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 60.1 (37.2)          ; 65.2 (41.7)                      ; 5.5 (4.7)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 105 (64)            ; 75 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                     ; CLOCK_Interface                   ; work         ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                       ; PLL_Main                          ; PLL_Main     ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                           ; PLL_Main_0002                     ; PLL_Main     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                   ; altera_pll                        ; work         ;
;       |mono:Timer10|                                                                                                                    ; 22.9 (22.9)          ; 23.5 (23.5)                      ; 0.8 (0.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 41 (41)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                        ; mono                              ; work         ;
;    |CPU:CPU0|                                                                                                                           ; 7044.1 (0.0)         ; 7496.5 (0.0)                     ; 787.7 (0.0)                                       ; 335.3 (0.0)                      ; 40.0 (0.0)           ; 10177 (0)           ; 3841 (0)                  ; 0 (0)         ; 47616             ; 7     ; 18         ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work         ;
;       |Control_UNI:CONTROL0|                                                                                                            ; 56.3 (56.3)          ; 57.8 (57.8)                      ; 1.8 (1.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 87 (87)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Control_UNI:CONTROL0                                                                                                                                                                                                                                                                                                              ; Control_UNI                       ; work         ;
;       |Datapath_UNI:DATAPATH0|                                                                                                          ; 6987.9 (224.3)       ; 7438.7 (273.5)                   ; 785.9 (55.9)                                      ; 335.1 (6.7)                      ; 40.0 (0.0)           ; 10090 (379)         ; 3841 (44)                 ; 0 (0)         ; 47616             ; 7     ; 18         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0                                                                                                                                                                                                                                                                                                            ; Datapath_UNI                      ; work         ;
;          |ALU:ALU0|                                                                                                                     ; 3123.6 (534.9)       ; 2927.8 (555.7)                   ; 52.8 (35.7)                                       ; 248.6 (14.9)                     ; 0.0 (0.0)            ; 5435 (752)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 12         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0                                                                                                                                                                                                                                                                                                   ; ALU                               ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 675.9 (0.0)          ; 614.0 (0.0)                      ; 4.5 (0.0)                                         ; 66.4 (0.0)                       ; 0.0 (0.0)            ; 1212 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div0                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;                |lpm_divide_rqo:auto_generated|                                                                                          ; 675.9 (0.0)          ; 614.0 (0.0)                      ; 4.5 (0.0)                                         ; 66.4 (0.0)                       ; 0.0 (0.0)            ; 1212 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_rqo                    ; work         ;
;                   |abs_divider_4dg:divider|                                                                                             ; 675.9 (16.6)         ; 614.0 (16.5)                     ; 4.5 (0.0)                                         ; 66.4 (0.1)                       ; 0.0 (0.0)            ; 1212 (33)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                             ; abs_divider_4dg                   ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 627.4 (627.4)        ; 565.5 (565.5)                    ; 4.5 (4.5)                                         ; 66.4 (66.4)                      ; 0.0 (0.0)            ; 1115 (1115)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                       ; alt_u_div_o2f                     ; work         ;
;                      |lpm_abs_4p9:my_abs_den|                                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                      ; lpm_abs_4p9                       ; work         ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                      ; lpm_abs_4p9                       ; work         ;
;             |lpm_divide:Div1|                                                                                                           ; 599.6 (0.0)          ; 552.0 (0.0)                      ; 4.5 (0.0)                                         ; 52.1 (0.0)                       ; 0.0 (0.0)            ; 1091 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div1                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;                |lpm_divide_3dm:auto_generated|                                                                                          ; 599.6 (0.0)          ; 552.0 (0.0)                      ; 4.5 (0.0)                                         ; 52.1 (0.0)                       ; 0.0 (0.0)            ; 1091 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_3dm                    ; work         ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 599.6 (0.0)          ; 552.0 (0.0)                      ; 4.5 (0.0)                                         ; 52.1 (0.0)                       ; 0.0 (0.0)            ; 1091 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                         ; sign_div_unsign_9nh               ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 599.6 (599.6)        ; 552.0 (552.0)                    ; 4.5 (4.5)                                         ; 52.1 (52.1)                      ; 0.0 (0.0)            ; 1091 (1091)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                   ; alt_u_div_o2f                     ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 696.4 (0.0)          ; 638.0 (0.0)                      ; 2.5 (0.0)                                         ; 60.9 (0.0)                       ; 0.0 (0.0)            ; 1266 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;                |lpm_divide_uio:auto_generated|                                                                                          ; 696.4 (0.0)          ; 638.0 (0.0)                      ; 2.5 (0.0)                                         ; 60.9 (0.0)                       ; 0.0 (0.0)            ; 1266 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_uio                    ; work         ;
;                   |abs_divider_4dg:divider|                                                                                             ; 696.4 (19.4)         ; 638.0 (19.5)                     ; 2.5 (0.5)                                         ; 60.9 (0.4)                       ; 0.0 (0.0)            ; 1266 (40)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                             ; abs_divider_4dg                   ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 644.9 (644.9)        ; 586.5 (586.5)                    ; 2.0 (2.0)                                         ; 60.4 (60.4)                      ; 0.0 (0.0)            ; 1162 (1162)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                       ; alt_u_div_o2f                     ; work         ;
;                      |lpm_abs_4p9:my_abs_den|                                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                      ; lpm_abs_4p9                       ; work         ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                      ; lpm_abs_4p9                       ; work         ;
;             |lpm_divide:Mod1|                                                                                                           ; 616.9 (0.0)          ; 568.2 (0.0)                      ; 5.7 (0.0)                                         ; 54.4 (0.0)                       ; 0.0 (0.0)            ; 1114 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;                |lpm_divide_65m:auto_generated|                                                                                          ; 616.9 (0.0)          ; 568.2 (0.0)                      ; 5.7 (0.0)                                         ; 54.4 (0.0)                       ; 0.0 (0.0)            ; 1114 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_65m                    ; work         ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 616.9 (0.0)          ; 568.2 (0.0)                      ; 5.7 (0.0)                                         ; 54.4 (0.0)                       ; 0.0 (0.0)            ; 1114 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                         ; sign_div_unsign_9nh               ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 616.9 (616.9)        ; 568.2 (568.2)                    ; 5.7 (5.7)                                         ; 54.4 (54.4)                      ; 0.0 (0.0)            ; 1114 (1114)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                   ; alt_u_div_o2f                     ; work         ;
;          |BranchControl:BC0|                                                                                                            ; 22.8 (22.8)          ; 22.5 (22.5)                      ; 1.7 (1.7)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|BranchControl:BC0                                                                                                                                                                                                                                                                                          ; BranchControl                     ; work         ;
;          |FPALU:FPALU0|                                                                                                                 ; 1241.5 (163.7)       ; 1384.0 (174.7)                   ; 155.0 (18.2)                                      ; 12.5 (7.2)                       ; 40.0 (0.0)           ; 1876 (225)          ; 1085 (1)                  ; 0 (0)         ; 47616             ; 7     ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0                                                                                                                                                                                                                                                                                               ; FPALU                             ; work         ;
;             |add_sub:add1|                                                                                                              ; 297.3 (0.0)          ; 318.7 (0.0)                      ; 21.4 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 472 (0)             ; 284 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1                                                                                                                                                                                                                                                                                  ; add_sub                           ; add_sub      ;
;                |add_sub_0002:add_sub_inst|                                                                                              ; 297.3 (242.2)        ; 318.7 (248.6)                    ; 21.4 (6.5)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 472 (471)           ; 284 (70)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst                                                                                                                                                                                                                                                        ; add_sub_0002                      ; add_sub      ;
;                   |dspba_delay:effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:effSubInvSticky_uid83_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                           ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:excN_aSig_uid37_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                                 ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:excN_bSig_uid51_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                                 ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:expXIsMax_uid47_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                                 ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay|                                                      ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                         ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay|                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracXIsZero_uid34_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                               ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay|                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:fracXIsZero_uid48_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                               ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay|                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:invCmpEQ_stickyBits_cZwF_uid81_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                  ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:rInfOvf_uid130_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                                  ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1|                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist0_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_b_1                                                                                                                                                         ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1|                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1                                                                                                                                                                                               ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3|                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist11_sigB_uid60_fpAddSubTest_ieeeAdd_b_3                                                                                                                                                                                               ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1|                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist12_sigA_uid59_fpAddSubTest_ieeeAdd_b_1                                                                                                                                                                                               ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3|                                                            ; -0.3 (-0.3)          ; 0.8 (0.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3                                                                                                                                                                                               ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2|                                                   ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist14_InvExpXIsZero_uid53_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                      ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist15_excN_bSig_uid51_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                          ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2|                                                       ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist16_excI_bSig_uid50_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                          ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3|                                                     ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist17_fracXIsZero_uid48_fpAddSubTest_ieeeAdd_q_3                                                                                                                                                                                        ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3|                                                       ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist18_expXIsMax_uid47_fpAddSubTest_ieeeAdd_q_3                                                                                                                                                                                          ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist19_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                                    ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1|                      ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1                                                                                                                                                         ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3|                                                 ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist20_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_3                                                                                                                                                                                    ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist21_excZ_bSig_uid26_uid46_fpAddSubTest_ieeeAdd_q_4                                                                                                                                                                                    ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2|                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist22_excN_aSig_uid37_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                          ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2|                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist23_excI_aSig_uid36_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                          ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist24_excZ_aSig_uid25_uid32_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                                    ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2|                                                       ; 14.7 (14.7)          ; 19.9 (19.9)                      ; 5.2 (5.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2                                                                                                                                                                                          ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3|                                                        ; 5.3 (5.3)            ; 9.5 (9.5)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3                                                                                                                                                                                           ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1|                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist3_vCount_uid161_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                            ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist4_signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_q_2                                                                                                                                                                                     ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1|                                                      ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist5_expRPreExc_uid126_fpAddSubTest_ieeeAdd_b_1                                                                                                                                                                                         ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1|                                                     ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1                                                                                                                                                                                        ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist7_aMinusA_uid96_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                                             ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1|                                                          ; 6.8 (6.8)            ; 7.9 (7.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1                                                                                                                                                                                             ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4                                                                                                                                                                                              ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:regInputs_uid127_fpAddSubTest_ieeeAdd_delay|                                                             ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:regInputs_uid127_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                                ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:signRInfRZRReg_uid146_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                           ; dspba_delay                       ; add_sub      ;
;                   |dspba_delay:vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay|                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|dspba_delay:vCount_uid169_lzCountVal_uid94_fpAddSubTest_ieeeAdd_delay                                                                                                                                                                                  ; dspba_delay                       ; add_sub      ;
;             |comp_s:comp_s1|                                                                                                            ; 33.6 (0.0)           ; 33.0 (0.0)                       ; 1.3 (0.0)                                         ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1                                                                                                                                                                                                                                                                                ; comp_s                            ; work         ;
;                |comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|                                                            ; 33.6 (15.1)          ; 33.0 (14.7)                      ; 1.3 (0.0)                                         ; 1.9 (0.4)                        ; 0.0 (0.0)            ; 59 (26)             ; 27 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component                                                                                                                                                                                                                    ; comp_s_altfp_compare_q6c          ; work         ;
;                   |lpm_compare:cmpr1|                                                                                                   ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1                                                                                                                                                                                                  ; lpm_compare                       ; work         ;
;                      |cmpr_l4j:auto_generated|                                                                                          ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr1|cmpr_l4j:auto_generated                                                                                                                                                                          ; cmpr_l4j                          ; work         ;
;                   |lpm_compare:cmpr2|                                                                                                   ; 4.5 (0.0)            ; 5.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr2                                                                                                                                                                                                  ; lpm_compare                       ; work         ;
;                      |cmpr_l4j:auto_generated|                                                                                          ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr2|cmpr_l4j:auto_generated                                                                                                                                                                          ; cmpr_l4j                          ; work         ;
;                   |lpm_compare:cmpr3|                                                                                                   ; 5.4 (0.0)            ; 5.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr3                                                                                                                                                                                                  ; lpm_compare                       ; work         ;
;                      |cmpr_l4j:auto_generated|                                                                                          ; 5.4 (5.4)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 9 (9)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr3|cmpr_l4j:auto_generated                                                                                                                                                                          ; cmpr_l4j                          ; work         ;
;                   |lpm_compare:cmpr4|                                                                                                   ; 4.4 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4                                                                                                                                                                                                  ; lpm_compare                       ; work         ;
;                      |cmpr_k4j:auto_generated|                                                                                          ; 4.4 (4.4)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|comp_s:comp_s1|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component|lpm_compare:cmpr4|cmpr_k4j:auto_generated                                                                                                                                                                          ; cmpr_k4j                          ; work         ;
;             |cvt_s_w:cvt_s_w1|                                                                                                          ; 117.5 (0.0)          ; 125.6 (0.0)                      ; 8.6 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1                                                                                                                                                                                                                                                                              ; cvt_s_w                           ; cvt_s_w      ;
;                |cvt_s_w_0002:cvt_s_w_inst|                                                                                              ; 117.5 (90.7)         ; 125.6 (98.5)                     ; 8.6 (8.1)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 198 (198)           ; 137 (40)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst                                                                                                                                                                                                                                                    ; cvt_s_w_0002                      ; cvt_s_w      ;
;                   |dspba_delay:inIsZero_uid12_fxpToFPTest_delay|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:inIsZero_uid12_fxpToFPTest_delay                                                                                                                                                                                                       ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1|                                                 ; 8.2 (8.2)            ; 7.9 (7.9)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1                                                                                                                                                                                ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist1_vCount_uid56_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                                                                ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                                                                ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2|                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist3_vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_q_2                                                                                                                                                                                ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1|                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1                                                                                                                                                                                                     ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1|                                                                     ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1                                                                                                                                                                                                    ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:redist6_y_uid9_fxpToFPTest_b_1|                                                                          ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1                                                                                                                                                                                                         ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4|                                                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4                                                                                                                                                                                                     ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:sticky_uid20_fxpToFPTest_delay|                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:sticky_uid20_fxpToFPTest_delay                                                                                                                                                                                                         ; dspba_delay                       ; cvt_s_w      ;
;                   |dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay                                                                                                                                                                                      ; dspba_delay                       ; cvt_s_w      ;
;             |cvt_s_wu:cvt_s_wu1|                                                                                                        ; 95.5 (0.0)           ; 97.0 (0.0)                       ; 3.1 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 115 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1                                                                                                                                                                                                                                                                            ; cvt_s_wu                          ; cvt_s_wu     ;
;                |cvt_s_wu_0002:cvt_s_wu_inst|                                                                                            ; 95.5 (79.0)          ; 97.0 (80.1)                      ; 3.1 (2.6)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 115 (113)           ; 106 (64)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst                                                                                                                                                                                                                                                ; cvt_s_wu_0002                     ; cvt_s_wu     ;
;                   |dspba_delay:inIsZero_uid8_fxpToFPTest_delay|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:inIsZero_uid8_fxpToFPTest_delay                                                                                                                                                                                                    ; dspba_delay                       ; cvt_s_wu     ;
;                   |dspba_delay:redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist0_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1                                                                                                                                                                             ; dspba_delay                       ; cvt_s_wu     ;
;                   |dspba_delay:redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist1_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_1                                                                                                                                                                             ; dspba_delay                       ; cvt_s_wu     ;
;                   |dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1                                                                                                                                                                             ; dspba_delay                       ; cvt_s_wu     ;
;                   |dspba_delay:redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2|                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist3_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_2                                                                                                                                                                             ; dspba_delay                       ; cvt_s_wu     ;
;                   |dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2|                                                  ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2                                                                                                                                                                             ; dspba_delay                       ; cvt_s_wu     ;
;                   |dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1|                                                                ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1                                                                                                                                                                                           ; dspba_delay                       ; cvt_s_wu     ;
;                   |dspba_delay:rnd_uid18_fxpToFPTest_delay|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:rnd_uid18_fxpToFPTest_delay                                                                                                                                                                                                        ; dspba_delay                       ; cvt_s_wu     ;
;             |cvt_w_s:cvt_w_s1|                                                                                                          ; 134.5 (0.0)          ; 138.8 (0.0)                      ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 213 (0)             ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1                                                                                                                                                                                                                                                                              ; cvt_w_s                           ; cvt_w_s      ;
;                |cvt_w_s_0002:cvt_w_s_inst|                                                                                              ; 134.5 (125.0)        ; 138.8 (126.1)                    ; 4.2 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 213 (211)           ; 74 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst                                                                                                                                                                                                                                                    ; cvt_w_s_0002                      ; cvt_w_s      ;
;                   |dspba_delay:excZ_x_uid11_fpToFxPTest_delay|                                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay                                                                                                                                                                                                         ; dspba_delay                       ; cvt_w_s      ;
;                   |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                                                                                                      ; dspba_delay                       ; cvt_w_s      ;
;                   |dspba_delay:redist0_udf_uid29_fpToFxPTest_n_2|                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist0_udf_uid29_fpToFxPTest_n_2                                                                                                                                                                                                      ; dspba_delay                       ; cvt_w_s      ;
;                   |dspba_delay:redist1_ovfExpRange_uid27_fpToFxPTest_n_2|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist1_ovfExpRange_uid27_fpToFxPTest_n_2                                                                                                                                                                                              ; dspba_delay                       ; cvt_w_s      ;
;                   |dspba_delay:redist3_signX_uid25_fpToFxPTest_b_2|                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist3_signX_uid25_fpToFxPTest_b_2                                                                                                                                                                                                    ; dspba_delay                       ; cvt_w_s      ;
;                   |dspba_delay:redist4_expXIsMax_uid12_fpToFxPTest_q_2|                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist4_expXIsMax_uid12_fpToFxPTest_q_2                                                                                                                                                                                                ; dspba_delay                       ; cvt_w_s      ;
;                   |dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1|                                                                    ; 6.8 (6.8)            ; 10.1 (10.1)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1                                                                                                                                                                                                   ; dspba_delay                       ; cvt_w_s      ;
;             |cvt_wu_s:cvt_wu_s1|                                                                                                        ; 110.3 (0.0)          ; 111.6 (0.0)                      ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (0)             ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1                                                                                                                                                                                                                                                                            ; cvt_wu_s                          ; cvt_wu_s     ;
;                |cvt_wu_s_0002:cvt_wu_s_inst|                                                                                            ; 110.3 (109.4)        ; 111.6 (110.8)                    ; 1.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (172)           ; 37 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst                                                                                                                                                                                                                                                ; cvt_wu_s_0002                     ; cvt_wu_s     ;
;                   |dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1|    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1                                                                                                                               ; dspba_delay                       ; cvt_wu_s     ;
;                   |dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1|                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1                                                                                                                                                                                                ; dspba_delay                       ; cvt_wu_s     ;
;             |div_s:div1|                                                                                                                ; 139.4 (0.0)          ; 208.8 (0.0)                      ; 69.4 (0.0)                                        ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 177 (0)             ; 273 (0)                   ; 0 (0)         ; 31744             ; 4     ; 3          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1                                                                                                                                                                                                                                                                                    ; div_s                             ; div_s        ;
;                |div_s_0002:div_s_inst|                                                                                                  ; 139.4 (78.9)         ; 208.8 (86.8)                     ; 69.4 (7.9)                                        ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 177 (175)           ; 273 (30)                  ; 0 (0)         ; 31744             ; 4     ; 3          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst                                                                                                                                                                                                                                                              ; div_s_0002                        ; div_s        ;
;                   |altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 2     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem                                                                                                                                                                                                         ; altera_syncram                    ; work         ;
;                      |altera_syncram_j054:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 2     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated                                                                                                                                                                      ; altera_syncram_j054               ; work         ;
;                         |altsyncram_vuc4:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 2     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1                                                                                                                                          ; altsyncram_vuc4                   ; work         ;
;                   |altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem                                                                                                                                                                                                         ; altera_syncram                    ; work         ;
;                      |altera_syncram_k054:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated                                                                                                                                                                      ; altera_syncram_k054               ; work         ;
;                         |altsyncram_0vc4:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated|altsyncram_0vc4:altsyncram1                                                                                                                                          ; altsyncram_0vc4                   ; work         ;
;                   |altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem                                                                                                                                                                                                         ; altera_syncram                    ; work         ;
;                      |altera_syncram_o054:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated                                                                                                                                                                      ; altera_syncram_o054               ; work         ;
;                         |altsyncram_4vc4:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1                                                                                                                                          ; altsyncram_4vc4                   ; work         ;
;                   |altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem                                                                                                                                                                                                         ; altera_syncram                    ; work         ;
;                      |altera_syncram_l054:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated                                                                                                                                                                      ; altera_syncram_l054               ; work         ;
;                         |altsyncram_1vc4:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1                                                                                                                                          ; altsyncram_1vc4                   ; work         ;
;                   |altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|                                                          ; 19.8 (0.0)           ; 21.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem                                                                                                                                                                                                   ; altera_syncram                    ; work         ;
;                      |altera_syncram_p914:auto_generated|                                                                               ; 19.8 (0.0)           ; 21.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated                                                                                                                                                                ; altera_syncram_p914               ; work         ;
;                         |altsyncram_qmb4:altsyncram1|                                                                                   ; 19.8 (19.8)          ; 21.5 (21.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1                                                                                                                                    ; altsyncram_qmb4                   ; work         ;
;                   |altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|                                                          ; 10.0 (0.0)           ; 11.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem                                                                                                                                                                                                   ; altera_syncram                    ; work         ;
;                      |altera_syncram_1714:auto_generated|                                                                               ; 10.0 (0.0)           ; 11.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated                                                                                                                                                                ; altera_syncram_1714               ; work         ;
;                         |altsyncram_2kb4:altsyncram1|                                                                                   ; 10.0 (10.0)          ; 11.5 (11.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1                                                                                                                                    ; altsyncram_2kb4                   ; work         ;
;                   |dspba_delay:excZ_y_uid37_fpDivTest_delay|                                                                            ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_y_uid37_fpDivTest_delay                                                                                                                                                                                                                     ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:fracXIsZero_uid25_fpDivTest_delay|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid25_fpDivTest_delay                                                                                                                                                                                                                ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:fracXIsZero_uid39_fpDivTest_delay|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay                                                                                                                                                                                                                ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:fracYPostZ_uid56_fpDivTest_delay|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYPostZ_uid56_fpDivTest_delay                                                                                                                                                                                                                 ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1|                                                                  ; 2.1 (2.1)            ; 3.6 (3.6)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1                                                                                                                                                                                                           ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9|                                                                ; -0.1 (-0.1)          ; 1.9 (1.9)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9                                                                                                                                                                                                         ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9|                                                                  ; 0.8 (0.8)            ; 3.3 (3.3)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_expXIsMax_uid38_fpDivTest_q_9                                                                                                                                                                                                           ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist12_excZ_y_uid37_fpDivTest_q_9|                                                                     ; 0.8 (0.8)            ; 3.3 (3.3)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_excZ_y_uid37_fpDivTest_q_9                                                                                                                                                                                                              ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3|                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3                                                                                                                                                                                                         ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist14_expXIsMax_uid24_fpDivTest_q_9|                                                                  ; 0.8 (0.8)            ; 2.8 (2.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist14_expXIsMax_uid24_fpDivTest_q_9                                                                                                                                                                                                           ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist15_excZ_x_uid23_fpDivTest_q_9|                                                                     ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_excZ_x_uid23_fpDivTest_q_9                                                                                                                                                                                                              ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6|                                                                  ; -0.8 (-0.8)          ; 1.0 (1.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6                                                                                                                                                                                                           ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1|                                                                 ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1                                                                                                                                                                                                          ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2|                                                                     ; 10.0 (10.0)          ; 12.6 (12.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2                                                                                                                                                                                                              ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist3_fracYPostZ_uid56_fpDivTest_q_2|                                                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist3_fracYPostZ_uid56_fpDivTest_q_2                                                                                                                                                                                                           ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist4_yPE_uid52_fpDivTest_b_2|                                                                         ; 2.6 (2.6)            ; 12.5 (12.5)                      ; 9.9 (9.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2                                                                                                                                                                                                                  ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist5_yPE_uid52_fpDivTest_b_4|                                                                         ; -0.2 (-0.2)          ; 14.0 (14.0)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist5_yPE_uid52_fpDivTest_b_4                                                                                                                                                                                                                  ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2|                                                                       ; 2.1 (2.1)            ; 8.3 (8.3)                        ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2                                                                                                                                                                                                                ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist7_yAddr_uid51_fpDivTest_b_4|                                                                       ; 0.0 (0.0)            ; 9.0 (9.0)                        ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist7_yAddr_uid51_fpDivTest_b_4                                                                                                                                                                                                                ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg|                                                            ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg                                                                                                                                                                                                     ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:redist9_signR_uid46_fpDivTest_q_9|                                                                       ; -0.2 (-0.2)          ; 3.3 (3.3)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist9_signR_uid46_fpDivTest_q_9                                                                                                                                                                                                                ; dspba_delay                       ; div_s        ;
;                   |dspba_delay:signR_uid46_fpDivTest_delay|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:signR_uid46_fpDivTest_delay                                                                                                                                                                                                                      ; dspba_delay                       ; div_s        ;
;             |fmin_s:fmin_s1|                                                                                                            ; 37.7 (0.0)           ; 37.2 (0.0)                       ; 0.4 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1                                                                                                                                                                                                                                                                                ; fmin_s                            ; fmin_s       ;
;                |fmin_s_0002:fmin_s_inst|                                                                                                ; 37.7 (37.7)          ; 37.2 (37.2)                      ; 0.4 (0.4)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|fmin_s:fmin_s1|fmin_s_0002:fmin_s_inst                                                                                                                                                                                                                                                        ; fmin_s_0002                       ; fmin_s       ;
;             |mul_s:mul1|                                                                                                                ; 41.8 (0.0)           ; 43.2 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1                                                                                                                                                                                                                                                                                    ; mul_s                             ; mul_s        ;
;                |mul_s_0002:mul_s_inst|                                                                                                  ; 41.8 (31.0)          ; 43.2 (31.3)                      ; 1.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 54 (11)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst                                                                                                                                                                                                                                                              ; mul_s_0002                        ; mul_s        ;
;                   |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                                                                                                                                                ; dspba_delay                       ; mul_s        ;
;                   |dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1|                                                                  ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1                                                                                                                                                                                                           ; dspba_delay                       ; mul_s        ;
;                   |dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1|                                                                 ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1                                                                                                                                                                                                          ; dspba_delay                       ; mul_s        ;
;                   |dspba_delay:redist3_expSum_uid44_fpMulTest_q_2|                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2                                                                                                                                                                                                               ; dspba_delay                       ; mul_s        ;
;                   |dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3|                                                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3                                                                                                                                                                                                          ; dspba_delay                       ; mul_s        ;
;             |sqrt_s:sqrt1|                                                                                                              ; 70.3 (0.0)           ; 95.6 (0.0)                       ; 25.6 (0.0)                                        ; 0.3 (0.0)                        ; 10.0 (0.0)           ; 89 (0)              ; 92 (0)                    ; 0 (0)         ; 15872             ; 3     ; 2          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1                                                                                                                                                                                                                                                                                  ; sqrt_s                            ; sqrt_s       ;
;                |sqrt_s_0002:sqrt_s_inst|                                                                                                ; 70.3 (45.8)          ; 95.6 (47.7)                      ; 25.6 (2.1)                                        ; 0.3 (0.3)                        ; 10.0 (0.0)           ; 89 (88)             ; 92 (9)                    ; 0 (0)         ; 15872             ; 3     ; 2          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst                                                                                                                                                                                                                                                          ; sqrt_s_0002                       ; sqrt_s       ;
;                   |altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7424              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem                                                                                                                                                                                                     ; altera_syncram                    ; work         ;
;                      |altera_syncram_p754:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7424              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated                                                                                                                                                                  ; altera_syncram_p754               ; work         ;
;                         |altsyncram_56d4:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7424              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1                                                                                                                                      ; altsyncram_56d4                   ; work         ;
;                   |altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5376              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem                                                                                                                                                                                                     ; altera_syncram                    ; work         ;
;                      |altera_syncram_k754:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5376              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated                                                                                                                                                                  ; altera_syncram_k754               ; work         ;
;                         |altsyncram_06d4:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5376              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1                                                                                                                                      ; altsyncram_06d4                   ; work         ;
;                   |altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem                                                                                                                                                                                                     ; altera_syncram                    ; work         ;
;                      |altera_syncram_o754:auto_generated|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated                                                                                                                                                                  ; altera_syncram_o754               ; work         ;
;                         |altsyncram_46d4:altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1                                                                                                                                      ; altsyncram_46d4                   ; work         ;
;                   |altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|                                                            ; 11.0 (0.0)           ; 11.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem                                                                                                                                                                                                 ; altera_syncram                    ; work         ;
;                      |altera_syncram_v614:auto_generated|                                                                               ; 11.0 (0.0)           ; 11.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated                                                                                                                                                              ; altera_syncram_v614               ; work         ;
;                         |altsyncram_0kb4:altsyncram1|                                                                                   ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1                                                                                                                                  ; altsyncram_0kb4                   ; work         ;
;                   |dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2|                                                                     ; 1.9 (1.9)            ; 7.7 (7.7)                        ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2                                                                                                                                                                                                          ; dspba_delay                       ; sqrt_s       ;
;                   |dspba_delay:redist1_yForPe_uid36_fpSqrtTest_b_4|                                                                     ; 2.4 (2.4)            ; 15.5 (15.5)                      ; 13.1 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist1_yForPe_uid36_fpSqrtTest_b_4                                                                                                                                                                                                          ; dspba_delay                       ; sqrt_s       ;
;                   |dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2|                                                                      ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2                                                                                                                                                                                                           ; dspba_delay                       ; sqrt_s       ;
;                   |dspba_delay:redist3_yAddr_uid35_fpSqrtTest_b_4|                                                                      ; 4.7 (4.7)            ; 6.2 (6.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist3_yAddr_uid35_fpSqrtTest_b_4                                                                                                                                                                                                           ; dspba_delay                       ; sqrt_s       ;
;                   |dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6|                                                               ; 1.2 (1.2)            ; 3.0 (3.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist4_expOddSelect_uid30_fpSqrtTest_q_6                                                                                                                                                                                                    ; dspba_delay                       ; sqrt_s       ;
;                   |dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6|                                                                ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6                                                                                                                                                                                                     ; dspba_delay                       ; sqrt_s       ;
;                   |dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6|                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6                                                                                                                                                                                                            ; dspba_delay                       ; sqrt_s       ;
;          |FRegisters:REGISTERS1|                                                                                                        ; 1132.2 (1132.2)      ; 1328.8 (1328.8)                  ; 237.2 (237.2)                                     ; 40.6 (40.6)                      ; 0.0 (0.0)            ; 1096 (1096)         ; 1336 (1336)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1                                                                                                                                                                                                                                                                                      ; FRegisters                        ; work         ;
;          |ImmGen:IMMGEN0|                                                                                                               ; 19.4 (19.4)          ; 19.3 (19.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|ImmGen:IMMGEN0                                                                                                                                                                                                                                                                                             ; ImmGen                            ; work         ;
;          |MemLoad:MEMLOAD0|                                                                                                             ; 74.0 (74.0)          ; 80.7 (80.7)                      ; 6.8 (6.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 101 (101)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|MemLoad:MEMLOAD0                                                                                                                                                                                                                                                                                           ; MemLoad                           ; work         ;
;          |MemStore:MEMSTORE0|                                                                                                           ; 18.7 (18.7)          ; 23.7 (23.7)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|MemStore:MEMSTORE0                                                                                                                                                                                                                                                                                         ; MemStore                          ; work         ;
;          |Registers:REGISTERS0|                                                                                                         ; 1131.2 (1131.2)      ; 1378.3 (1378.3)                  ; 271.7 (271.7)                                     ; 24.5 (24.5)                      ; 0.0 (0.0)            ; 1109 (1109)         ; 1376 (1376)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0                                                                                                                                                                                                                                                                                       ; Registers                         ; work         ;
;    |CodeMemory_Interface:MEMCODE|                                                                                                       ; 102.3 (20.3)         ; 116.3 (25.2)                     ; 14.3 (5.2)                                        ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 156 (36)            ; 73 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE                                                                                                                                                                                                                                                                                                               ; CodeMemory_Interface              ; work         ;
;       |UserCodeBlock:MB0|                                                                                                               ; 82.0 (0.0)           ; 91.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 73 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                             ; UserCodeBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 82.0 (0.0)           ; 91.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 73 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_sft1:auto_generated|                                                                                            ; 82.0 (0.0)           ; 91.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 73 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated                                                                                                                                                                                                                              ; altsyncram_sft1                   ; work         ;
;                |altsyncram_oqj2:altsyncram1|                                                                                            ; 18.3 (0.3)           ; 19.7 (0.8)                       ; 1.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1                                                                                                                                                                                                  ; altsyncram_oqj2                   ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5                                                                                                                                                                               ; decode_5la                        ; work         ;
;                   |decode_5la:rden_decode_a|                                                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a                                                                                                                                                                         ; decode_5la                        ; work         ;
;                   |mux_2hb:mux6|                                                                                                        ; 15.5 (15.5)          ; 15.8 (15.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6                                                                                                                                                                                     ; mux_2hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 63.7 (50.7)          ; 71.5 (57.5)                      ; 7.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (64)             ; 71 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 13.0 (13.0)          ; 14.0 (14.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |DataMemory_Interface:MEMDATA|                                                                                                       ; 142.5 (24.7)         ; 147.3 (27.5)                     ; 15.0 (3.8)                                        ; 10.2 (1.0)                       ; 0.0 (0.0)            ; 183 (41)            ; 78 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA                                                                                                                                                                                                                                                                                                               ; DataMemory_Interface              ; work         ;
;       |UserDataBlock:MB0|                                                                                                               ; 117.9 (0.0)          ; 119.8 (0.0)                      ; 11.2 (0.0)                                        ; 9.2 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 78 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                                                                                             ; UserDataBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 117.9 (0.0)          ; 119.8 (0.0)                      ; 11.2 (0.0)                                        ; 9.2 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 78 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_cas1:auto_generated|                                                                                            ; 117.9 (0.0)          ; 119.8 (0.0)                      ; 11.2 (0.0)                                        ; 9.2 (0.0)                        ; 0.0 (0.0)            ; 142 (0)             ; 78 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated                                                                                                                                                                                                                              ; altsyncram_cas1                   ; work         ;
;                |altsyncram_npj2:altsyncram1|                                                                                            ; 45.9 (1.8)           ; 47.8 (3.5)                       ; 4.5 (2.0)                                         ; 2.6 (0.3)                        ; 0.0 (0.0)            ; 53 (2)              ; 4 (4)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1                                                                                                                                                                                                  ; altsyncram_npj2                   ; work         ;
;                   |decode_11a:rden_decode_b|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b                                                                                                                                                                         ; decode_11a                        ; work         ;
;                   |decode_8la:decode4|                                                                                                  ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4                                                                                                                                                                               ; decode_8la                        ; work         ;
;                   |decode_8la:decode5|                                                                                                  ; 3.0 (3.0)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5                                                                                                                                                                               ; decode_8la                        ; work         ;
;                   |decode_8la:rden_decode_a|                                                                                            ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a                                                                                                                                                                         ; decode_8la                        ; work         ;
;                   |mux_5hb:mux6|                                                                                                        ; 33.6 (33.6)          ; 32.0 (32.0)                      ; 0.7 (0.7)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6                                                                                                                                                                                     ; mux_5hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 72.0 (59.7)          ; 72.0 (59.0)                      ; 6.7 (5.8)                                         ; 6.6 (6.5)                        ; 0.0 (0.0)            ; 89 (68)             ; 74 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 12.3 (12.3)          ; 13.0 (13.0)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |Display7_Interface:Display70|                                                                                                       ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70                                                                                                                                                                                                                                                                                                               ; Display7_Interface                ; work         ;
;       |Decoder7:Dec0|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec0                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec1|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec1                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec2|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec2                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec3|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec3                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec4|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec4                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec5|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec5                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;    |LFSR_interface:lfsr0|                                                                                                               ; 18.8 (9.6)           ; 26.2 (15.0)                      ; 7.5 (5.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (29)             ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0                                                                                                                                                                                                                                                                                                                       ; LFSR_interface                    ; work         ;
;       |LFSR_word:lfsr|                                                                                                                  ; 9.2 (9.2)            ; 11.2 (11.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr                                                                                                                                                                                                                                                                                                        ; LFSR_word                         ; work         ;
;    |RS232_Interface:Serial0|                                                                                                            ; 73.7 (14.3)          ; 80.0 (15.2)                      ; 6.3 (0.8)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 124 (20)            ; 116 (18)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0                                                                                                                                                                                                                                                                                                                    ; RS232_Interface                   ; work         ;
;       |rs232rx:rs232receiver|                                                                                                           ; 41.6 (12.7)          ; 46.7 (15.3)                      ; 5.2 (2.7)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 72 (16)             ; 69 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver                                                                                                                                                                                                                                                                                              ; rs232rx                           ; work         ;
;          |BaudTickGen:tickgen|                                                                                                          ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen                                                                                                                                                                                                                                                                          ; BaudTickGen                       ; work         ;
;          |pulso:px|                                                                                                                     ; 21.6 (21.6)          ; 23.8 (23.8)                      ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 41 (41)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px                                                                                                                                                                                                                                                                                     ; pulso                             ; work         ;
;       |rs232tx:rs232transmitter|                                                                                                        ; 17.8 (9.2)           ; 18.2 (9.7)                       ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (15)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232tx:rs232transmitter                                                                                                                                                                                                                                                                                           ; rs232tx                           ; work         ;
;          |BaudTickGen:tickgen|                                                                                                          ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|RS232_Interface:Serial0|rs232tx:rs232transmitter|BaudTickGen:tickgen                                                                                                                                                                                                                                                                       ; BaudTickGen                       ; work         ;
;    |STOPWATCH_Interface:stopwatch0|                                                                                                     ; 31.8 (19.6)          ; 32.7 (20.2)                      ; 1.0 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 57 (36)             ; 57 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0                                                                                                                                                                                                                                                                                                             ; STOPWATCH_Interface               ; work         ;
;       |Stopwatch_divider_clk:divider|                                                                                                   ; 12.2 (12.2)          ; 12.5 (12.5)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider                                                                                                                                                                                                                                                                               ; Stopwatch_divider_clk             ; work         ;
;    |Sintetizador_Interface:Sintetizador0|                                                                                               ; 556.0 (73.8)         ; 593.8 (81.2)                     ; 58.3 (9.3)                                        ; 20.5 (2.0)                       ; 0.0 (0.0)            ; 899 (96)            ; 545 (0)                   ; 0 (0)         ; 18353             ; 7     ; 12         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0                                                                                                                                                                                                                                                                                                       ; Sintetizador_Interface            ; work         ;
;       |Sintetizador:S1|                                                                                                                 ; 208.8 (0.0)          ; 236.2 (7.2)                      ; 32.7 (7.2)                                        ; 5.3 (0.0)                        ; 0.0 (0.0)            ; 383 (0)             ; 132 (16)                  ; 0 (0)         ; 18353             ; 7     ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1                                                                                                                                                                                                                                                                                       ; Sintetizador                      ; work         ;
;          |PolyphonicSynthesizer:synth|                                                                                                  ; 208.8 (10.4)         ; 229.0 (12.3)                     ; 25.5 (2.2)                                        ; 5.3 (0.3)                        ; 0.0 (0.0)            ; 383 (0)             ; 116 (44)                  ; 0 (0)         ; 18353             ; 7     ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth                                                                                                                                                                                                                                                           ; PolyphonicSynthesizer             ; work         ;
;             |ChannelBank:channelBank|                                                                                                   ; 3.2 (3.2)            ; 5.3 (5.3)                        ; 2.2 (2.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank                                                                                                                                                                                                                                   ; ChannelBank                       ; work         ;
;             |Mixer:mixer|                                                                                                               ; 8.8 (8.8)            ; 16.5 (16.5)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer                                                                                                                                                                                                                                               ; Mixer                             ; work         ;
;             |NoteController:noteController|                                                                                             ; 8.5 (8.5)            ; 9.3 (9.3)                        ; 1.3 (1.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController                                                                                                                                                                                                                             ; NoteController                    ; work         ;
;             |NoteInfoDatabase:noteInfoDatabase|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase                                                                                                                                                                                                                         ; NoteInfoDatabase                  ; work         ;
;                |NoteTable:noteTable|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                                                                                                                                                                                     ; NoteTable                         ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_ehf1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated                                                                                                                                      ; altsyncram_ehf1                   ; work         ;
;             |SampleSynthesizer:sampleSynthesizer|                                                                                       ; 177.8 (14.1)         ; 185.5 (14.7)                     ; 12.2 (1.7)                                        ; 4.5 (1.1)                        ; 0.0 (0.0)            ; 346 (33)            ; 25 (0)                    ; 0 (0)         ; 16305             ; 6     ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer                                                                                                                                                                                                                       ; SampleSynthesizer                 ; work         ;
;                |DigitalFilter:digitalFilter|                                                                                            ; 86.0 (86.0)          ; 90.8 (90.8)                      ; 7.7 (7.7)                                         ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 166 (166)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter                                                                                                                                                                                           ; DigitalFilter                     ; work         ;
;                |Envelope:envelope|                                                                                                      ; 40.7 (36.5)          ; 42.0 (36.5)                      ; 1.8 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 73 (65)             ; 18 (12)                   ; 0 (0)         ; 672               ; 3     ; 3          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope                                                                                                                                                                                                     ; Envelope                          ; work         ;
;                   |altshift_taps:oDATA.instant_rtl_0|                                                                                   ; 4.2 (0.0)            ; 5.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 672               ; 3     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0                                                                                                                                                                   ; altshift_taps                     ; work         ;
;                      |shift_taps_7vu:auto_generated|                                                                                    ; 4.2 (2.4)            ; 5.5 (2.5)                        ; 1.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 672               ; 3     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated                                                                                                                                     ; shift_taps_7vu                    ; work         ;
;                         |altsyncram_9s91:altsyncram4|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 672               ; 3     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4                                                                                                         ; altsyncram_9s91                   ; work         ;
;                         |cntr_uhf:cntr1|                                                                                                ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|cntr_uhf:cntr1                                                                                                                      ; cntr_uhf                          ; work         ;
;                |Oscillator:oscillator|                                                                                                  ; 16.8 (16.8)          ; 16.8 (16.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator                                                                                                                                                                                                 ; Oscillator                        ; work         ;
;                |SineCalculator:sineCalculator|                                                                                          ; 13.3 (13.3)          ; 13.3 (13.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 1 (1)                     ; 0 (0)         ; 15360             ; 2     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator                                                                                                                                                                                         ; SineCalculator                    ; work         ;
;                   |SineTable:sineTable|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15360             ; 2     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable                                                                                                                                                                     ; SineTable                         ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15360             ; 2     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component                                                                                                                                     ; altsyncram                        ; work         ;
;                         |altsyncram_agf1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15360             ; 2     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated                                                                                                      ; altsyncram_agf1                   ; work         ;
;                |altshift_taps:oDATA.sample_rtl_0|                                                                                       ; 6.8 (0.0)            ; 7.8 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 6 (0)                     ; 0 (0)         ; 273               ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                   |shift_taps_6vu:auto_generated|                                                                                       ; 6.8 (2.7)            ; 7.8 (3.0)                        ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 6 (3)                     ; 0 (0)         ; 273               ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated                                                                                                                                                        ; shift_taps_6vu                    ; work         ;
;                      |altsyncram_7s91:altsyncram5|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 273               ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5                                                                                                                            ; altsyncram_7s91                   ; work         ;
;                      |cntr_thf:cntr1|                                                                                                   ; 4.2 (4.2)            ; 4.8 (4.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|cntr_thf:cntr1                                                                                                                                         ; cntr_thf                          ; work         ;
;       |SyscallSynthControl:SSC1|                                                                                                        ; 273.4 (273.4)        ; 276.5 (276.5)                    ; 16.3 (16.3)                                       ; 13.2 (13.2)                      ; 0.0 (0.0)            ; 420 (420)           ; 413 (413)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1                                                                                                                                                                                                                                                                              ; SyscallSynthControl               ; work         ;
;    |TecladoPS2_Interface:TecladoPS20|                                                                                                   ; 255.4 (112.0)        ; 300.8 (129.6)                    ; 46.1 (17.7)                                       ; 0.7 (0.2)                        ; 0.0 (0.0)            ; 364 (174)           ; 273 (84)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20                                                                                                                                                                                                                                                                                                           ; TecladoPS2_Interface              ; work         ;
;       |keyboard:kbd|                                                                                                                    ; 8.8 (8.8)            ; 21.8 (21.8)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd                                                                                                                                                                                                                                                                                              ; keyboard                          ; work         ;
;       |keyscan:keys1|                                                                                                                   ; 130.5 (130.5)        ; 144.9 (144.9)                    ; 14.9 (14.9)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 168 (168)           ; 149 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyscan:keys1                                                                                                                                                                                                                                                                                             ; keyscan                           ; work         ;
;       |oneshot:pulser|                                                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|oneshot:pulser                                                                                                                                                                                                                                                                                            ; oneshot                           ; work         ;
;       |scan2ascii:s2a|                                                                                                                  ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a                                                                                                                                                                                                                                                                                            ; scan2ascii                        ; work         ;
;          |altsyncram:Mux10_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_u761:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated                                                                                                                                                                                                                                      ; altsyncram_u761                   ; work         ;
;          |altsyncram:Mux11_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_v761:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated                                                                                                                                                                                                                                      ; altsyncram_v761                   ; work         ;
;          |altsyncram:Mux12_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_0861:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_0861                   ; work         ;
;          |altsyncram:Mux13_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_1861:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_1861                   ; work         ;
;          |altsyncram:Mux14_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_2861:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_2861                   ; work         ;
;          |altsyncram:Mux15_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_3861:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_3861                   ; work         ;
;          |altsyncram:Mux8_rtl_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_s761:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated                                                                                                                                                                                                                                       ; altsyncram_s761                   ; work         ;
;          |altsyncram:Mux9_rtl_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_t761:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated                                                                                                                                                                                                                                       ; altsyncram_t761                   ; work         ;
;    |VGA_Interface:VGA0|                                                                                                                 ; 877.2 (182.2)        ; 984.3 (202.7)                    ; 127.3 (23.0)                                      ; 20.2 (2.5)                       ; 0.0 (0.0)            ; 1150 (271)          ; 70 (32)                   ; 0 (0)         ; 1228800           ; 160   ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0                                                                                                                                                                                                                                                                                                                         ; VGA_Interface                     ; work         ;
;       |VgaAdapter:VGA0|                                                                                                                 ; 695.1 (107.2)        ; 781.7 (110.0)                    ; 104.3 (12.4)                                      ; 17.7 (9.7)                       ; 0.0 (0.0)            ; 879 (136)           ; 38 (30)                   ; 0 (0)         ; 1228800           ; 160   ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0                                                                                                                                                                                                                                                                                                         ; VgaAdapter                        ; work         ;
;          |MemoryVGA1:memVGA1|                                                                                                           ; 5.9 (0.0)            ; 7.8 (0.0)                        ; 2.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1                                                                                                                                                                                                                                                                                      ; MemoryVGA1                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 5.9 (0.0)            ; 7.8 (0.0)                        ; 2.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                |altsyncram_91p2:auto_generated|                                                                                         ; 5.9 (2.4)            ; 7.8 (3.3)                        ; 2.1 (1.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (8)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated                                                                                                                                                                                                                       ; altsyncram_91p2                   ; work         ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_a                                                                                                                                                                                              ; decode_01a                        ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_b                                                                                                                                                                                              ; decode_01a                        ; work         ;
;                   |decode_7la:decode3|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_7la:decode3                                                                                                                                                                                                    ; decode_7la                        ; work         ;
;          |MemoryVGA:memVGA0|                                                                                                            ; 3.0 (0.0)            ; 4.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                                                                                       ; MemoryVGA                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 3.0 (0.0)            ; 4.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;                |altsyncram_81p2:auto_generated|                                                                                         ; 3.0 (0.0)            ; 4.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated                                                                                                                                                                                                                        ; altsyncram_81p2                   ; work         ;
;                   |decode_7la:decode3|                                                                                                  ; 3.0 (3.0)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode3                                                                                                                                                                                                     ; decode_7la                        ; work         ;
;          |RegDisplay:RegDisp0|                                                                                                          ; 578.9 (563.6)        ; 659.8 (644.3)                    ; 88.8 (88.5)                                       ; 7.9 (7.7)                        ; 0.0 (0.0)            ; 729 (712)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0                                                                                                                                                                                                                                                                                     ; RegDisplay                        ; work         ;
;             |HexFont:HexF0|                                                                                                             ; 15.4 (15.4)          ; 15.5 (15.5)                      ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0                                                                                                                                                                                                                                                                       ; HexFont                           ; work         ;
;          |VgaPll:xx|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                                                                                               ; VgaPll                            ; VgaPll       ;
;             |VgaPll_0002:vgapll_inst|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst                                                                                                                                                                                                                                                                       ; VgaPll_0002                       ; VgaPll       ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                               ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 99.9 (0.5)           ; 111.5 (0.5)                      ; 12.5 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 123 (1)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 99.4 (0.0)           ; 111.0 (0.0)                      ; 12.5 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 99.4 (0.0)           ; 111.0 (0.0)                      ; 12.5 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 99.4 (2.0)           ; 111.0 (4.0)                      ; 12.5 (2.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 122 (1)             ; 136 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97.4 (0.0)           ; 107.0 (0.0)                      ; 10.5 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97.4 (76.1)          ; 107.0 (84.1)                     ; 10.5 (8.8)                                        ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 121 (84)            ; 129 (99)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.7 (9.7)            ; 10.5 (10.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.6 (11.6)          ; 12.4 (12.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                 ;
+----------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name                 ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; HEX0[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS               ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS               ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[24] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[25] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[26] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[27] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[28] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[29] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[30] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[31] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[0]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[1]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[2]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[3]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[4]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[5]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[6]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[7]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[8]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[9]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[10]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[11]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[12]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[13]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[14]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[15]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[16]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[17]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[18]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[19]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[20]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[21]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[22]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[23]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[24]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[25]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[26]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[27]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[28]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[29]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[30]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[31]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27             ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_HS                ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_VS                ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_SYNC_N           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCLK             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK          ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK             ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK          ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT        ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]           ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK              ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT              ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N             ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2             ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2             ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[9]                ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]                ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50            ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]               ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]               ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]               ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50             ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT           ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]               ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]                ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]                ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]                ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DOUT             ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                     ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; TD_CLK27                                                                                                                                ;                   ;         ;
; TD_DATA[0]                                                                                                                              ;                   ;         ;
; TD_DATA[1]                                                                                                                              ;                   ;         ;
; TD_DATA[2]                                                                                                                              ;                   ;         ;
; TD_DATA[3]                                                                                                                              ;                   ;         ;
; TD_DATA[4]                                                                                                                              ;                   ;         ;
; TD_DATA[5]                                                                                                                              ;                   ;         ;
; TD_DATA[6]                                                                                                                              ;                   ;         ;
; TD_DATA[7]                                                                                                                              ;                   ;         ;
; TD_HS                                                                                                                                   ;                   ;         ;
; TD_VS                                                                                                                                   ;                   ;         ;
; AUD_ADCLRCK                                                                                                                             ;                   ;         ;
; AUD_BCLK                                                                                                                                ;                   ;         ;
; AUD_DACLRCK                                                                                                                             ;                   ;         ;
; GPIO_0[26]                                                                                                                              ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                           ;                   ;         ;
;      - AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|ACK1~1                                                            ; 0                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|ACK2~0                                                            ; 0                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|ACK3~2                                                            ; 0                 ; 0       ;
; GPIO_0[27]                                                                                                                              ;                   ;         ;
;      - RS232_Interface:Serial0|rs232rx:rs232receiver|RxD_sync[0]~0                                                                      ; 0                 ; 0       ;
; PS2_CLK                                                                                                                                 ;                   ;         ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[7]                                                                          ; 0                 ; 0       ;
; PS2_DAT                                                                                                                                 ;                   ;         ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|read_char~0                                                                        ; 0                 ; 0       ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set~0                                                                        ; 0                 ; 0       ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[8]~feeder                                                                  ; 0                 ; 0       ;
; ADC_CS_N                                                                                                                                ;                   ;         ;
; GPIO_0[0]                                                                                                                               ;                   ;         ;
; GPIO_0[1]                                                                                                                               ;                   ;         ;
; GPIO_0[2]                                                                                                                               ;                   ;         ;
; GPIO_0[3]                                                                                                                               ;                   ;         ;
; GPIO_0[4]                                                                                                                               ;                   ;         ;
; GPIO_0[5]                                                                                                                               ;                   ;         ;
; GPIO_0[6]                                                                                                                               ;                   ;         ;
; GPIO_0[7]                                                                                                                               ;                   ;         ;
; GPIO_0[8]                                                                                                                               ;                   ;         ;
; GPIO_0[9]                                                                                                                               ;                   ;         ;
; GPIO_0[10]                                                                                                                              ;                   ;         ;
; GPIO_0[11]                                                                                                                              ;                   ;         ;
; GPIO_0[12]                                                                                                                              ;                   ;         ;
; GPIO_0[13]                                                                                                                              ;                   ;         ;
; GPIO_0[14]                                                                                                                              ;                   ;         ;
; GPIO_0[15]                                                                                                                              ;                   ;         ;
; GPIO_0[16]                                                                                                                              ;                   ;         ;
; GPIO_0[17]                                                                                                                              ;                   ;         ;
; GPIO_0[18]                                                                                                                              ;                   ;         ;
; GPIO_0[19]                                                                                                                              ;                   ;         ;
; GPIO_0[20]                                                                                                                              ;                   ;         ;
; GPIO_0[21]                                                                                                                              ;                   ;         ;
; GPIO_0[22]                                                                                                                              ;                   ;         ;
; GPIO_0[23]                                                                                                                              ;                   ;         ;
; GPIO_0[24]                                                                                                                              ;                   ;         ;
; GPIO_0[25]                                                                                                                              ;                   ;         ;
; GPIO_0[28]                                                                                                                              ;                   ;         ;
; GPIO_0[29]                                                                                                                              ;                   ;         ;
; GPIO_0[30]                                                                                                                              ;                   ;         ;
; GPIO_0[31]                                                                                                                              ;                   ;         ;
; GPIO_0[32]                                                                                                                              ;                   ;         ;
; GPIO_0[33]                                                                                                                              ;                   ;         ;
; GPIO_0[34]                                                                                                                              ;                   ;         ;
; GPIO_0[35]                                                                                                                              ;                   ;         ;
; PS2_CLK2                                                                                                                                ;                   ;         ;
; PS2_DAT2                                                                                                                                ;                   ;         ;
; SW[9]                                                                                                                                   ;                   ;         ;
;      - wOutput[0]~0                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[1]~1                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[2]~2                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[3]~3                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[4]~4                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[5]~5                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[6]~6                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[7]~7                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[8]~8                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[9]~9                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[10]~10                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[11]~11                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[12]~12                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[13]~13                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[14]~14                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[15]~15                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[16]~16                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[17]~17                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[18]~18                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[19]~19                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[20]~20                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[21]~21                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[22]~22                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[23]~23                                                                                                                   ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[2]~1                                                               ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[19]~5                                                              ; 1                 ; 0       ;
; SW[8]                                                                                                                                   ;                   ;         ;
;      - wOutput[0]~0                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[1]~1                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[2]~2                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[3]~3                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[4]~4                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[5]~5                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[6]~6                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[7]~7                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[8]~8                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[9]~9                                                                                                                     ; 1                 ; 0       ;
;      - wOutput[10]~10                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[11]~11                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[12]~12                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[13]~13                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[14]~14                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[15]~15                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[16]~16                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[17]~17                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[18]~18                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[19]~19                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[20]~20                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[21]~21                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[22]~22                                                                                                                   ; 1                 ; 0       ;
;      - wOutput[23]~23                                                                                                                   ; 1                 ; 0       ;
; SW[7]                                                                                                                                   ;                   ;         ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~4                                                         ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~9                                                         ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~14                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~19                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~25                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~30                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~35                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~40                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~62                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~67                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~72                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~77                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~82                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~105                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~126                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~127                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~128                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~129                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~130                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~132                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~133                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~134                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~135                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~137                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~138                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~139                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~140                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~142                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~143                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~144                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~145                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~168                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~190                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~195                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~200                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~205                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~210                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~232                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~253                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~255                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~256                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~257                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~258                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~260                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~261                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~262                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~263                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~265                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~266                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~267                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~268                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~270                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~271                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~272                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~273                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~280                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~285                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~290                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~295                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~317                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~318                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~319                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~320                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~321                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~323                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~324                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~325                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~326                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~328                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~329                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~330                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~331                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~337                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~360                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~381                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~382                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~383                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~384                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~385                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~387                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~388                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~389                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~390                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~392                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~393                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~394                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~395                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~397                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~398                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~399                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~400                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~423                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~429                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~434                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~439                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~444                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~466                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~467                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~468                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~469                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~470                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~472                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~473                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~474                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~475                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~477                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~478                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~479                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~480                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~482                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~483                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~484                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~485                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~492                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~497                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~502                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~507                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~511                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~512                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~513                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~514                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~516                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~517                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~518                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~519                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~521                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~522                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~523                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~524                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~526                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~527                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~528                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~529                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~552                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~573                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~574                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~575                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~576                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~577                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~579                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~580                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~581                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~582                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~584                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~585                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~586                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~587                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~589                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~590                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~591                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~592                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~616                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~617                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~618                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~619                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~620                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~622                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~623                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~624                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~625                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~627                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~628                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~629                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~630                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~632                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~633                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~634                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~635                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~642                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~647                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~652                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~657                                                       ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~679                                                       ; 0                 ; 0       ;
; SW[6]                                                                                                                                   ;                   ;         ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|Mux4~0                                                                                        ; 0                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|Mux4~1                                                                                        ; 0                 ; 0       ;
; CLOCK2_50                                                                                                                               ;                   ;         ;
; KEY[2]                                                                                                                                  ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|CLKSelectAuto                                                                                             ; 0                 ; 0       ;
;      - Break_Interface:break0|always1~0                                                                                                 ; 0                 ; 0       ;
; KEY[1]                                                                                                                                  ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|CLKSelectFast                                                                                             ; 0                 ; 0       ;
; KEY[0]                                                                                                                                  ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Reset                                                                                                     ; 1                 ; 0       ;
; CLOCK_50                                                                                                                                ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|oCLK_50                                                                                                   ; 0                 ; 0       ;
; AUD_ADCDAT                                                                                                                              ;                   ;         ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[8]~0                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[8]~1                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[0]~2                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[0]~2                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[9]~3                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[9]~4                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[1]~5                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[1]~4                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[10]~6                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[10]~7                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[2]~8                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[2]~7                                                                      ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[11]~9                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[11]~10                                                                    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[3]~11                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[3]~10                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[12]~12                                                                    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[12]~13                                                                    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[4]~14                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[4]~14                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[13]~16                                                                    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[13]~15                                                                    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[5]~16                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[5]~18                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[14]~19                                                                    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[14]~17                                                                    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[6]~18                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[6]~20                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[7]~19                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[7]~22                                                                     ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[15]~23                                                                    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[15]~20                                                                    ; 1                 ; 0       ;
; KEY[3]                                                                                                                                  ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|CLKManual                                                                                                 ; 0                 ; 0       ;
; SW[0]                                                                                                                                   ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Equal1~0                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                                                                                    ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal1~4                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~1                                                                                                    ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~0                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~5                                                                                                  ; 1                 ; 0       ;
; SW[1]                                                                                                                                   ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Equal1~0                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                                                                                    ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal1~4                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~1                                                                                                    ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~0                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~5                                                                                                  ; 0                 ; 0       ;
; SW[2]                                                                                                                                   ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Equal1~0                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                                                                                    ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal1~4                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~1                                                                                                    ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~0                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                                                                                  ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~5                                                                                                  ; 1                 ; 0       ;
; SW[3]                                                                                                                                   ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Equal1~0                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                                                                                    ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~1                                                                                                    ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~0                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                                                                                  ; 0                 ; 0       ;
; SW[4]                                                                                                                                   ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                                                                                    ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal1~6                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                                                                                  ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                                                                                  ; 0                 ; 0       ;
; SW[5]                                                                                                                                   ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|mono:Timer10|stop~0                                                                                       ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|mono:Timer10|contador[9]~0                                                                                ; 1                 ; 0       ;
; ADC_DOUT                                                                                                                                ;                   ;         ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]~3            ; 0                 ; 0       ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[0]~4            ; 0                 ; 0       ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[0]~4            ; 0                 ; 0       ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[0]~3            ; 0                 ; 0       ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[0]~3            ; 0                 ; 0       ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[0]~3            ; 0                 ; 0       ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[0]~3            ; 0                 ; 0       ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[0]~feeder ; 0                 ; 0       ;
;      - ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]~feeder       ; 0                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|CH3[2]~0                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y18_N54        ; 97      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|ad_or_ltc_error_count[2]~3                                                                                                                                                                                                                         ; LABCELL_X19_Y19_N18        ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]~5                                                                                                                                                                                                                                       ; LABCELL_X17_Y20_N24        ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|always2~0                                                                                                                                                                                                                                          ; LABCELL_X18_Y20_N42        ; 13      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]~0                                                                                                                                                                                                                                       ; LABCELL_X19_Y17_N36        ; 9       ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[4]~6                                                                                                                                                                                                                                 ; LABCELL_X22_Y19_N39        ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[5]~0                                                                                                                                                                                                                                ; LABCELL_X22_Y18_N0         ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]~2                                                                                                                                                                                                                                      ; LABCELL_X23_Y19_N24        ; 12      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]~1                                                                                                                                                                                                                                  ; LABCELL_X19_Y17_N39        ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|Ctrl2[0]                                                                                                                                                                                                                                                                                                                       ; FF_X31_Y42_N17             ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|Ctrl2[1]                                                                                                                                                                                                                                                                                                                       ; FF_X31_Y42_N35             ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|Ctrl2[4]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y40_N39        ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y41_N9         ; 18      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|LessThan0~3                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y33_N54        ; 17      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                 ; FF_X16_Y40_N26             ; 66      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[22]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y40_N57        ; 18      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y74_N1 ; 16      ; Clock                                    ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; AudioCODEC_Interface:Audio0|Reset_Delay:r0|Equal0~4                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y46_N3         ; 21      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|Reset_Delay:r0|oRESET                                                                                                                                                                                                                                                                                                          ; FF_X30_Y46_N14             ; 46      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X                                                                                                                                                                                                                                                                                                         ; FF_X36_Y43_N8              ; 509     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LessThan0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y45_N12        ; 1       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LessThan1~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y43_N12        ; 11      ; Clock enable, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK                                                                                                                                                                                                                                                                                                        ; FF_X30_Y45_N20             ; 41      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|waudio_outL[0]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y43_N0         ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|waudio_outR[0]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y43_N3         ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|always1~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y26_N39        ; 1       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[7]~0                                                                                                                                                                                                          ; LABCELL_X9_Y3_N39          ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|process_0~0                                                                                                                                                                                                                      ; LABCELL_X4_Y5_N9           ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|process_1~0                                                                                                                                                                                                                      ; MLABCELL_X3_Y3_N6          ; 1       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sdr~0                                                                                                                                                                                                                            ; LABCELL_X4_Y5_N48          ; 32      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2                                                                                                                                                                 ; LABCELL_X9_Y3_N30          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]~1                                                                                                                                                            ; LABCELL_X9_Y3_N36          ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                   ; 2       ; Clock                                    ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CLOCK_Interface:CLOCK0|CLK                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y26_N54        ; 2960    ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|Equal1~7                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y6_N36         ; 26      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|Equal2~6                                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y2_N0          ; 9       ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 37      ; Clock                                    ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; CLOCK_Interface:CLOCK0|Reset                                                                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y26_N18        ; 3299    ; Async. clear, Latch enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|always3~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y24_N27       ; 1       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|mono:Timer10|contador[9]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y47_N21        ; 32      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|oCLK_50                                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y28_N6         ; 5       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|oCLK_50                                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y28_N6         ; 2137    ; Clock                                    ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Add0~1                                                                                                                                                                                                                                                                 ; LABCELL_X62_Y31_N33        ; 72      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|Equal0~3                                                                                                                                                                                                                                                               ; MLABCELL_X65_Y29_N21       ; 24      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|add_sub:add1|add_sub_0002:add_sub_inst|vStagei_uid184_lzCountVal_uid94_fpAddSubTest_ieeeAdd_q[1]~0                                                                                                                                                                                                            ; LABCELL_X73_Y27_N36        ; 26      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|Equal1~1                                                                                                                                                                                                                                                           ; LABCELL_X61_Y36_N36        ; 28      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|Equal2~4                                                                                                                                                                                                                                                           ; LABCELL_X61_Y36_N6         ; 27      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay|delay_signals[0][0]                                                                                                                                                                                  ; FF_X63_Y35_N38             ; 42      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid60_lzcShifterZ1_uid10_fxpToFPTest_q[0]~19                                                                                                                                                                                                               ; LABCELL_X61_Y36_N30        ; 10      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst|vStagei_uid74_lzcShifterZ1_uid10_fxpToFPTest_q[31]~1                                                                                                                                                                                                               ; MLABCELL_X72_Y36_N36       ; 26      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|Equal0~2                                                                                                                                                                                                                                                       ; LABCELL_X63_Y34_N48        ; 17      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|Equal1~0                                                                                                                                                                                                                                                       ; LABCELL_X63_Y34_N18        ; 17      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|Equal4~0                                                                                                                                                                                                                                                       ; LABCELL_X64_Y34_N3         ; 31      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|vStagei_uid49_lzcShifterZ1_uid6_fxpToFPTest_q[4]~0                                                                                                                                                                                                             ; LABCELL_X63_Y34_N30        ; 16      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|vStagei_uid70_lzcShifterZ1_uid6_fxpToFPTest_q[31]                                                                                                                                                                                                              ; FF_X60_Y34_N32             ; 32      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist17_fracX_uid10_fpDivTest_b_6_sticky_ena_q[0]                                                                                                                                                                                                                           ; FF_X66_Y28_N44             ; 24      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|redist8_expXmY_uid47_fpDivTest_q_8_sticky_ena_q[0]                                                                                                                                                                                                                           ; FF_X71_Y27_N23             ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|reset                                                                                                                                                                                                                                                                                                         ; FF_X24_Y40_N32             ; 1128    ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|redist7_expX_uid6_fpSqrtTest_b_6_sticky_ena_q[0]                                                                                                                                                                                                                         ; FF_X59_Y36_N53             ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[0][0]~8                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y31_N6        ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[10][31]~11                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y21_N24        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[11][31]~27                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y23_N21        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[12][31]~2                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y31_N24       ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[13][31]~20                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y23_N57        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[14][31]~6                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y21_N18        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[15][31]~21                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y23_N51        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[16][31]~12                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y24_N36        ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[17][31]~28                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y24_N18        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[18][31]~14                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y21_N33        ; 50      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[19][31]~30                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y24_N3         ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[1][31]~24                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y23_N33        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[20][31]~1                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y24_N57        ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[21][31]~18                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y24_N24        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[22][31]~5                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y21_N27        ; 46      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[23][31]~19                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y31_N54       ; 46      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[24][31]~13                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y24_N15        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[25][31]~29                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y24_N21        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[26][31]~15                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y21_N48        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[27][31]~31                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y31_N12       ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[28][31]~3                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y24_N30        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[29][31]~22                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y24_N27        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[2][31]~10                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y21_N57        ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[30][31]~7                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y21_N30        ; 45      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[31][31]~23                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y31_N36       ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[3][31]~26                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y23_N18        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[4][31]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y31_N27       ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[5][31]~16                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y23_N54        ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[6][31]~4                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y21_N54        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[7][31]~17                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y23_N48        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[8][31]~9                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y31_N9        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FRegisters:REGISTERS1|registers[9][31]~25                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y23_N27        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Mux63~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y31_N54        ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[0][0]~20                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y31_N18       ; 46      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[10][31]~18                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y21_N21        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[11][31]~19                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y23_N39        ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[12][31]~24                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y31_N42       ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[13][31]~25                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y23_N42        ; 48      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[14][31]~26                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y21_N36        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[15][31]~27                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y23_N15        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[16][31]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y24_N42        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[17][31]~4                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y21_N45        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[18][31]~8                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y21_N12        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[19][31]~12                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y31_N15       ; 45      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[1][31]~21                                                                                                                                                                                                                                                                                   ; LABCELL_X53_Y23_N30        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[20][31]~1                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y24_N12        ; 48      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[21][31]~5                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y31_N39       ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[22][31]~9                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y21_N6         ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[23][31]~13                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y31_N57       ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[24][31]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y24_N6         ; 47      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[25][31]~6                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y31_N21       ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[26][31]~10                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y21_N15        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[27][31]~14                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y31_N3        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[28][31]~3                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y24_N45        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[29][31]~7                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y24_N9         ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[2][31]~22                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y21_N3         ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[30][31]~11                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y21_N9         ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[31][31]~15                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y31_N30       ; 45      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[3][31]~23                                                                                                                                                                                                                                                                                   ; LABCELL_X53_Y23_N12        ; 47      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[4][31]~28                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y31_N45       ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[5][31]~29                                                                                                                                                                                                                                                                                   ; LABCELL_X53_Y23_N24        ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[6][31]~30                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y21_N39        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[7][31]~31                                                                                                                                                                                                                                                                                   ; LABCELL_X53_Y23_N36        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[8][31]~16                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y31_N51       ; 48      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|Registers:REGISTERS0|registers[9][31]~17                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y23_N39        ; 47      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5|eq_node[0]~1                                                                                                                                                                                  ; MLABCELL_X8_Y2_N12         ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5|eq_node[1]~0                                                                                                                                                                                  ; MLABCELL_X8_Y2_N18         ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a|eq_node[0]                                                                                                                                                                              ; LABCELL_X42_Y26_N0         ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a|eq_node[1]                                                                                                                                                                              ; MLABCELL_X21_Y30_N57       ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                        ; MLABCELL_X8_Y2_N57         ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                        ; MLABCELL_X8_Y2_N21         ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                                        ; MLABCELL_X8_Y2_N30         ; 15      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]~0                                                                                                                                                                                             ; MLABCELL_X8_Y4_N24         ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                               ; FF_X10_Y2_N41              ; 69      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]~0                                                                                                                                                                                             ; LABCELL_X9_Y4_N39          ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2                                                                                                                                                    ; MLABCELL_X3_Y5_N42         ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1                                                                                                                                               ; LABCELL_X2_Y5_N39          ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|is_usermem~3                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y26_N48        ; 104     ; Clock enable, Output enable, Read enable ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b|w_anode1944w[2]                                                                                                                                                                         ; LABCELL_X1_Y9_N51          ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b|w_anode1958w[2]~0                                                                                                                                                                       ; LABCELL_X1_Y8_N51          ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b|w_anode1958w[2]~1                                                                                                                                                                       ; LABCELL_X1_Y9_N54          ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b|w_anode1958w[2]~2                                                                                                                                                                       ; LABCELL_X1_Y9_N42          ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4|w_anode1906w[2]~0                                                                                                                                                                             ; LABCELL_X19_Y41_N42        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4|w_anode1919w[2]~1                                                                                                                                                                             ; LABCELL_X19_Y39_N6         ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4|w_anode1927w[2]~0                                                                                                                                                                             ; LABCELL_X19_Y41_N45        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4|w_anode1935w[2]~0                                                                                                                                                                             ; LABCELL_X19_Y41_N3         ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5|w_anode1906w[2]                                                                                                                                                                               ; LABCELL_X1_Y9_N30          ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5|w_anode1919w[2]                                                                                                                                                                               ; LABCELL_X1_Y9_N18          ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5|w_anode1927w[2]                                                                                                                                                                               ; LABCELL_X1_Y9_N39          ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5|w_anode1935w[2]                                                                                                                                                                               ; LABCELL_X1_Y9_N0           ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1906w[2]                                                                                                                                                                         ; LABCELL_X19_Y41_N27        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1919w[2]                                                                                                                                                                         ; LABCELL_X19_Y41_N24        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1927w[2]                                                                                                                                                                         ; LABCELL_X19_Y41_N9         ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1927w[2]~0                                                                                                                                                                       ; MLABCELL_X21_Y43_N45       ; 66      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1935w[2]                                                                                                                                                                         ; LABCELL_X19_Y41_N6         ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                        ; LABCELL_X2_Y2_N42          ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                        ; LABCELL_X1_Y9_N24          ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                                        ; MLABCELL_X3_Y6_N33         ; 32      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                        ; LABCELL_X7_Y10_N24         ; 16      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]~0                                                                                                                                                                                             ; MLABCELL_X3_Y6_N42         ; 15      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1                                                                                                                                                                                             ; MLABCELL_X3_Y6_N30         ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5                                                                                                                                                    ; LABCELL_X2_Y3_N21          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1                                                                                                                                               ; MLABCELL_X3_Y3_N3          ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|wReadData[0]~10                                                                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y27_N15       ; 2       ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|wReadData[31]~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y41_N0         ; 154     ; Clock enable, Read enable                ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                     ; PIN_AA15                   ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                     ; PIN_W15                    ; 2       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                     ; PIN_Y16                    ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; RS232_Interface:Serial0|TxStart~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y26_N45        ; 1       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|BaudTickGen:tickgen|Acc[17]                                                                                                                                                                                                                                                                                  ; FF_X17_Y15_N41             ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|always4~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y19_N12        ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|contador[9]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y19_N54        ; 33      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso                                                                                                                                                                                                                                                                                               ; FF_X16_Y27_N44             ; 11      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; RS232_Interface:Serial0|rs232tx:rs232transmitter|Equal0~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y27_N21        ; 27      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; RS232_Interface:Serial0|rs232tx:rs232transmitter|TxD_shift[0]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y27_N18        ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; RS232_Interface:Serial0|wTxData[0]~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y26_N42        ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|Equal0~3                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y31_N12        ; 19      ; Clock enable, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq                                                                                                                                                                                                                                                                                      ; FF_X16_Y30_N41             ; 38      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; STOPWATCH_Interface:stopwatch0|reset_flag                                                                                                                                                                                                                                                                                                                  ; FF_X21_Y36_N38             ; 37      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|channel[3]                                                                                                                                                                                                                                        ; FF_X36_Y70_N26             ; 148     ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]                                                                                                                                                                                                                                          ; FF_X37_Y70_N56             ; 126     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y70_N39       ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|always0~0                                                                                                                                                                                                                                   ; MLABCELL_X39_Y70_N33       ; 21      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7]                                                                                                                                                                                                   ; FF_X37_Y71_N2              ; 10      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|always0~1                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y42_N0         ; 17      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][28]~7                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y42_N57        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][31]~6                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y42_N33       ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][23]~0                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y42_N6         ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][28]~1                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y42_N24        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][25]~2                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y41_N45       ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][22]~3                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y41_N24       ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][31]~5                                                                                                                                                                                                                                                                             ; LABCELL_X36_Y42_N6         ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][24]~4                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y42_N18        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[1]~64                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y43_N6         ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[0]                                                                                                                                                                                                                                                                                  ; FF_X39_Y42_N44             ; 55      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[1]                                                                                                                                                                                                                                                                                  ; FF_X39_Y42_N50             ; 47      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[2]                                                                                                                                                                                                                                                                                  ; FF_X34_Y43_N53             ; 46      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[3]                                                                                                                                                                                                                                                                                  ; FF_X39_Y41_N11             ; 51      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[4]                                                                                                                                                                                                                                                                                  ; FF_X39_Y41_N5              ; 51      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[5]                                                                                                                                                                                                                                                                                  ; FF_X39_Y43_N38             ; 50      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[6]                                                                                                                                                                                                                                                                                  ; FF_X36_Y42_N47             ; 51      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[7]                                                                                                                                                                                                                                                                                  ; FF_X37_Y42_N56             ; 46      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied~1                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y42_N36       ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied~8                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y42_N30       ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][0]~5                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y41_N9         ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][0]~6                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y41_N45        ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][0]~4                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y43_N33        ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][0]~3                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y43_N30        ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][0]~2                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y41_N12       ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][0]~1                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y43_N57        ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|wReadData[1]~6                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y27_N12       ; 113     ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~33                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y44_N12        ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock                                                                                                                                                                                                                                                                                                        ; FF_X16_Y30_N56             ; 10      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered                                                                                                                                                                                                                                                                                        ; FF_X15_Y23_N14             ; 28      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|read_char                                                                                                                                                                                                                                                                                                    ; FF_X15_Y23_N2              ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set                                                                                                                                                                                                                                                                                                    ; FF_X15_Y23_N5              ; 2       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[7]~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y23_N51       ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready                                                                                                                                                                                                                                                                                                   ; FF_X12_Y24_N38             ; 100     ; Clock, Clock enable                      ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[7]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X15_Y23_N21       ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|oneshot:pulser|pulse_out                                                                                                                                                                                                                                                                                                  ; FF_X16_Y28_N49             ; 1       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|Frame[7]~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y36_N39       ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|Equal0~2                                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y48_N51        ; 24      ; Clock enable, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_a|w_anode1489w[2]                                                                                                                                                                                              ; LABCELL_X40_Y52_N39        ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_a|w_anode1503w[2]                                                                                                                                                                                              ; LABCELL_X40_Y52_N36        ; 64      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_a|w_anode1512w[2]                                                                                                                                                                                              ; LABCELL_X40_Y52_N21        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_b|w_anode1503w[2]~0                                                                                                                                                                                            ; LABCELL_X22_Y45_N0         ; 65      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_01a:rden_decode_b|w_anode1512w[2]~0                                                                                                                                                                                            ; MLABCELL_X21_Y43_N57       ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_7la:decode3|w_anode1451w[2]~0                                                                                                                                                                                                  ; LABCELL_X18_Y42_N12        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_7la:decode3|w_anode1464w[2]~0                                                                                                                                                                                                  ; LABCELL_X18_Y42_N54        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|decode_7la:decode3|w_anode1472w[2]~0                                                                                                                                                                                                  ; LABCELL_X18_Y42_N15        ; 16      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode3|w_anode1451w[2]~1                                                                                                                                                                                                   ; LABCELL_X18_Y42_N21        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode3|w_anode1464w[2]~1                                                                                                                                                                                                   ; LABCELL_X18_Y43_N48        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|decode_7la:decode3|w_anode1472w[2]~1                                                                                                                                                                                                   ; LABCELL_X18_Y43_N51        ; 16      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y2_N1 ; 195     ; Clock                                    ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|always2~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y48_N57        ; 12      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 553     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 31      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X3_Y4_N20               ; 73      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X4_Y2_N3           ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X1_Y4_N47               ; 34      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0                             ; LABCELL_X4_Y4_N27          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X4_Y2_N57          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; FF_X2_Y4_N53               ; 19      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1                           ; MLABCELL_X3_Y4_N39         ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; FF_X2_Y4_N44               ; 12      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; FF_X1_Y3_N26               ; 18      ; Async. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3                           ; MLABCELL_X3_Y4_N30         ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                             ; FF_X1_Y3_N32               ; 42      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6                           ; MLABCELL_X3_Y4_N33         ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7                             ; MLABCELL_X3_Y4_N45         ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; LABCELL_X4_Y2_N42          ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X4_Y4_N54          ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X4_Y4_N15          ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0                    ; MLABCELL_X3_Y4_N0          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1                    ; MLABCELL_X3_Y4_N3          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3                    ; MLABCELL_X3_Y4_N54         ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2      ; LABCELL_X4_Y2_N18          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X4_Y2_N21          ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y5_N11               ; 17      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X3_Y2_N53               ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N56               ; 59      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y5_N18          ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X1_Y5_N2                ; 73      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X4_Y2_N54          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                        ; FF_X6_Y2_N44               ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                            ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y74_N1 ; 16      ; Global Clock         ; GCLK14           ; --                        ;
; CLOCK_50                                                                                                        ; PIN_AF14                   ; 2       ; Global Clock         ; GCLK5            ; --                        ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[1]         ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 37      ; Global Clock         ; GCLK3            ; --                        ;
; CLOCK_Interface:CLOCK0|oCLK_50                                                                                  ; LABCELL_X16_Y28_N6         ; 2137    ; Global Clock         ; GCLK2            ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0]     ; PLLOUTPUTCOUNTER_X89_Y2_N1 ; 195     ; Global Clock         ; GCLK8            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------+
; Non-Global High Fan-Out Signals                              ;
+----------------------------------------------------+---------+
; Name                                               ; Fan-Out ;
+----------------------------------------------------+---------+
; ~GND                                               ; 3602    ;
; CLOCK_Interface:CLOCK0|Reset                       ; 3299    ;
; CLOCK_Interface:CLOCK0|CLK                         ; 2960    ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|reset ; 1134    ;
; altera_internal_jtag~TCKUTAP                       ; 553     ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X ; 509     ;
+----------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                             ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem|altera_syncram_j054:auto_generated|altsyncram_vuc4:altsyncram1|ALTSYNCRAM                                     ; M10K block ; ROM              ; Single Clock ; 512          ; 20           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 10240   ; 512                         ; 20                          ; --                          ; --                          ; 10240               ; 2           ; 0     ; div_s_0002_memoryC0_uid112_invTables_lutmem.hex  ; M10K_X58_Y24_N0, M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_k054:auto_generated|altsyncram_0vc4:altsyncram1|ALTSYNCRAM                                     ; M10K block ; ROM              ; Single Clock ; 512          ; 11           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 5632    ; 512                         ; 10                          ; --                          ; --                          ; 5120                ; 2           ; 0     ; div_s_0002_memoryC0_uid113_invTables_lutmem.hex  ; M10K_X58_Y24_N0, M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem|altera_syncram_o054:auto_generated|altsyncram_4vc4:altsyncram1|ALTSYNCRAM                                     ; M10K block ; ROM              ; Single Clock ; 512          ; 20           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 10240   ; 512                         ; 20                          ; --                          ; --                          ; 10240               ; 1           ; 0     ; div_s_0002_memoryC1_uid116_invTables_lutmem.hex  ; M10K_X58_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem|altera_syncram_l054:auto_generated|altsyncram_1vc4:altsyncram1|ALTSYNCRAM                                     ; M10K block ; ROM              ; Single Clock ; 512          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 6144    ; 512                         ; 12                          ; --                          ; --                          ; 6144                ; 1           ; 0     ; div_s_0002_memoryC2_uid120_invTables_lutmem.hex  ; M10K_X58_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|ALTDPRAM_INSTANCE                        ; MLAB       ; Simple Dual Port ; Single Clock ; 5            ; 23           ; 5            ; 23           ; yes                    ; no                      ; no                     ; yes                     ; 115     ; 5                           ; 23                          ; 5                           ; 23                          ; 115                 ; 0           ; 2     ; None                                             ; LAB_X65_Y28_N0, LAB_X72_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                  ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1|ALTDPRAM_INSTANCE                        ; MLAB       ; Simple Dual Port ; Single Clock ; 5            ; 9            ; 5            ; 9            ; yes                    ; no                      ; no                     ; yes                     ; 45      ; 5                           ; 9                           ; 5                           ; 9                           ; 45                  ; 0           ; 1     ; None                                             ; LAB_X78_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                  ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem|altera_syncram_p754:auto_generated|altsyncram_56d4:altsyncram1|ALTSYNCRAM                                 ; M10K block ; ROM              ; Single Clock ; 256          ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 7424    ; 256                         ; 29                          ; --                          ; --                          ; 7424                ; 1           ; 0     ; sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex ; M10K_X69_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem|altera_syncram_k754:auto_generated|altsyncram_06d4:altsyncram1|ALTSYNCRAM                                 ; M10K block ; ROM              ; Single Clock ; 256          ; 21           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 5376    ; 256                         ; 21                          ; --                          ; --                          ; 5376                ; 1           ; 0     ; sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex ; M10K_X76_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem|altera_syncram_o754:auto_generated|altsyncram_46d4:altsyncram1|ALTSYNCRAM                                 ; M10K block ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072    ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1           ; 0     ; sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex ; M10K_X69_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|ALTDPRAM_INSTANCE                      ; MLAB       ; Simple Dual Port ; Single Clock ; 5            ; 8            ; 5            ; 8            ; yes                    ; no                      ; no                     ; yes                     ; 40      ; 5                           ; 8                           ; 5                           ; 8                           ; 40                  ; 0           ; 1     ; None                                             ; LAB_X59_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                  ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO       ; True Dual Port   ; Dual Clocks  ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288  ; 16384                       ; 32                          ; 16384                       ; 32                          ; 524288              ; 64          ; 0     ; de1_text.mif                                     ; M10K_X38_Y21_N0, M10K_X41_Y19_N0, M10K_X49_Y27_N0, M10K_X49_Y24_N0, M10K_X49_Y25_N0, M10K_X58_Y27_N0, M10K_X38_Y18_N0, M10K_X38_Y20_N0, M10K_X41_Y18_N0, M10K_X41_Y17_N0, M10K_X41_Y26_N0, M10K_X41_Y25_N0, M10K_X41_Y28_N0, M10K_X38_Y27_N0, M10K_X38_Y25_N0, M10K_X38_Y24_N0, M10K_X38_Y28_N0, M10K_X38_Y26_N0, M10K_X38_Y30_N0, M10K_X38_Y29_N0, M10K_X41_Y24_N0, M10K_X41_Y23_N0, M10K_X41_Y31_N0, M10K_X41_Y30_N0, M10K_X41_Y29_N0, M10K_X41_Y27_N0, M10K_X49_Y28_N0, M10K_X49_Y26_N0, M10K_X41_Y32_N0, M10K_X41_Y33_N0, M10K_X41_Y21_N0, M10K_X41_Y20_N0, M10K_X41_Y22_N0, M10K_X38_Y22_N0, M10K_X38_Y23_N0, M10K_X38_Y31_N0, M10K_X26_Y5_N0, M10K_X38_Y6_N0, M10K_X26_Y4_N0, M10K_X26_Y2_N0, M10K_X41_Y4_N0, M10K_X41_Y6_N0, M10K_X38_Y14_N0, M10K_X38_Y15_N0, M10K_X41_Y12_N0, M10K_X38_Y12_N0, M10K_X41_Y13_N0, M10K_X41_Y16_N0, M10K_X58_Y28_N0, M10K_X41_Y14_N0, M10K_X38_Y16_N0, M10K_X38_Y13_N0, M10K_X41_Y15_N0, M10K_X58_Y26_N0, M10K_X38_Y10_N0, M10K_X38_Y11_N0, M10K_X38_Y4_N0, M10K_X38_Y5_N0, M10K_X41_Y10_N0, M10K_X41_Y11_N0, M10K_X38_Y9_N0, M10K_X38_Y8_N0, M10K_X41_Y7_N0, M10K_X41_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode            ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO       ; True Dual Port   ; Dual Clocks  ; 32768        ; 32           ; 32768        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1048576 ; 32768                       ; 32                          ; 32768                       ; 32                          ; 1048576             ; 128         ; 0     ; de1_data.mif                                     ; M10K_X14_Y38_N0, M10K_X14_Y41_N0, M10K_X14_Y37_N0, M10K_X38_Y37_N0, M10K_X14_Y54_N0, M10K_X41_Y40_N0, M10K_X26_Y52_N0, M10K_X26_Y41_N0, M10K_X14_Y30_N0, M10K_X14_Y26_N0, M10K_X5_Y32_N0, M10K_X14_Y25_N0, M10K_X26_Y15_N0, M10K_X14_Y8_N0, M10K_X26_Y9_N0, M10K_X5_Y10_N0, M10K_X5_Y40_N0, M10K_X5_Y41_N0, M10K_X5_Y49_N0, M10K_X5_Y48_N0, M10K_X38_Y19_N0, M10K_X26_Y25_N0, M10K_X26_Y24_N0, M10K_X26_Y17_N0, M10K_X14_Y45_N0, M10K_X5_Y38_N0, M10K_X14_Y36_N0, M10K_X14_Y44_N0, M10K_X49_Y22_N0, M10K_X26_Y16_N0, M10K_X5_Y11_N0, M10K_X14_Y11_N0, M10K_X14_Y42_N0, M10K_X14_Y53_N0, M10K_X14_Y34_N0, M10K_X14_Y51_N0, M10K_X26_Y26_N0, M10K_X14_Y27_N0, M10K_X49_Y29_N0, M10K_X38_Y34_N0, M10K_X5_Y53_N0, M10K_X5_Y52_N0, M10K_X5_Y50_N0, M10K_X5_Y39_N0, M10K_X26_Y10_N0, M10K_X26_Y12_N0, M10K_X14_Y12_N0, M10K_X14_Y9_N0, M10K_X26_Y35_N0, M10K_X26_Y37_N0, M10K_X26_Y36_N0, M10K_X26_Y34_N0, M10K_X14_Y33_N0, M10K_X14_Y31_N0, M10K_X5_Y33_N0, M10K_X14_Y35_N0, M10K_X26_Y33_N0, M10K_X26_Y32_N0, M10K_X26_Y44_N0, M10K_X14_Y32_N0, M10K_X14_Y15_N0, M10K_X14_Y13_N0, M10K_X49_Y23_N0, M10K_X26_Y14_N0, M10K_X5_Y34_N0, M10K_X5_Y35_N0, M10K_X5_Y36_N0, M10K_X5_Y37_N0, M10K_X41_Y41_N0, M10K_X38_Y38_N0, M10K_X26_Y38_N0, M10K_X41_Y38_N0, M10K_X14_Y19_N0, M10K_X14_Y16_N0, M10K_X14_Y24_N0, M10K_X14_Y17_N0, M10K_X5_Y12_N0, M10K_X26_Y11_N0, M10K_X26_Y13_N0, M10K_X14_Y10_N0, M10K_X14_Y55_N0, M10K_X14_Y46_N0, M10K_X5_Y47_N0, M10K_X14_Y50_N0, M10K_X5_Y54_N0, M10K_X5_Y42_N0, M10K_X5_Y44_N0, M10K_X14_Y49_N0, M10K_X14_Y22_N0, M10K_X14_Y23_N0, M10K_X26_Y23_N0, M10K_X38_Y17_N0, M10K_X26_Y20_N0, M10K_X26_Y18_N0, M10K_X26_Y19_N0, M10K_X14_Y18_N0, M10K_X49_Y38_N0, M10K_X38_Y36_N0, M10K_X41_Y39_N0, M10K_X38_Y35_N0, M10K_X14_Y28_N0, M10K_X26_Y29_N0, M10K_X26_Y28_N0, M10K_X14_Y29_N0, M10K_X26_Y30_N0, M10K_X26_Y31_N0, M10K_X38_Y32_N0, M10K_X38_Y33_N0, M10K_X26_Y21_N0, M10K_X26_Y22_N0, M10K_X26_Y27_N0, M10K_X14_Y21_N0, M10K_X14_Y20_N0, M10K_X14_Y14_N0, M10K_X5_Y14_N0, M10K_X5_Y13_N0, M10K_X5_Y55_N0, M10K_X14_Y52_N0, M10K_X14_Y40_N0, M10K_X5_Y51_N0, M10K_X26_Y45_N0, M10K_X41_Y37_N0, M10K_X49_Y41_N0, M10K_X5_Y45_N0, M10K_X14_Y39_N0, M10K_X5_Y46_N0, M10K_X5_Y43_N0, M10K_X14_Y48_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated|ALTSYNCRAM                                 ; AUTO       ; ROM              ; Single Clock ; 128          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048    ; 128                         ; 16                          ; --                          ; --                          ; 2048                ; 1           ; 0     ; ./Sintetizador/notes.mif                         ; M10K_X41_Y70_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4|ALTSYNCRAM    ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 84           ; 8            ; 84           ; yes                    ; no                      ; yes                    ; yes                     ; 672     ; 8                           ; 84                          ; 8                           ; 84                          ; 672                 ; 3           ; 0     ; None                                             ; M10K_X38_Y72_N0, M10K_X41_Y71_N0, M10K_X38_Y74_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                              ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ALTSYNCRAM ; AUTO       ; ROM              ; Single Clock ; 1024         ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384   ; 1024                        ; 15                          ; --                          ; --                          ; 15360               ; 2           ; 0     ; ./Sintetizador/sine.mif                          ; M10K_X38_Y73_N0, M10K_X41_Y73_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5|ALTSYNCRAM                       ; AUTO       ; Simple Dual Port ; Single Clock ; 7            ; 39           ; 7            ; 39           ; yes                    ; no                      ; yes                    ; yes                     ; 273     ; 7                           ; 39                          ; 7                           ; 39                          ; 273                 ; 1           ; 0     ; None                                             ; M10K_X41_Y69_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                              ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE2.rtl.mif                            ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth           ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE3.rtl.mif                            ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth           ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE4.rtl.mif                            ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth           ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE5.rtl.mif                            ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth           ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE6.rtl.mif                            ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth           ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE7.rtl.mif                            ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth           ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO       ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE0.rtl.mif                            ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth           ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO       ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE1.rtl.mif                            ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth           ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA1:memVGA1|altsyncram:altsyncram_component|altsyncram_91p2:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO       ; True Dual Port   ; Dual Clocks  ; 19200        ; 32           ; 19200        ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 614400  ; 19200                       ; 32                          ; 19200                       ; 32                          ; 614400              ; 80          ; 0     ; ./VGA/frame1.mif                                 ; M10K_X14_Y47_N0, M10K_X49_Y34_N0, M10K_X41_Y51_N0, M10K_X38_Y48_N0, M10K_X41_Y68_N0, M10K_X14_Y67_N0, M10K_X38_Y46_N0, M10K_X38_Y59_N0, M10K_X26_Y69_N0, M10K_X26_Y49_N0, M10K_X49_Y55_N0, M10K_X26_Y62_N0, M10K_X14_Y59_N0, M10K_X41_Y64_N0, M10K_X49_Y32_N0, M10K_X14_Y63_N0, M10K_X26_Y66_N0, M10K_X58_Y35_N0, M10K_X49_Y39_N0, M10K_X41_Y54_N0, M10K_X26_Y46_N0, M10K_X26_Y75_N0, M10K_X14_Y69_N0, M10K_X41_Y45_N0, M10K_X5_Y73_N0, M10K_X49_Y64_N0, M10K_X26_Y53_N0, M10K_X38_Y53_N0, M10K_X41_Y59_N0, M10K_X26_Y43_N0, M10K_X49_Y35_N0, M10K_X38_Y49_N0, M10K_X14_Y65_N0, M10K_X41_Y44_N0, M10K_X38_Y60_N0, M10K_X49_Y61_N0, M10K_X41_Y57_N0, M10K_X41_Y58_N0, M10K_X14_Y60_N0, M10K_X41_Y66_N0, M10K_X49_Y40_N0, M10K_X41_Y35_N0, M10K_X14_Y72_N0, M10K_X14_Y68_N0, M10K_X49_Y56_N0, M10K_X14_Y71_N0, M10K_X26_Y60_N0, M10K_X41_Y49_N0, M10K_X26_Y40_N0, M10K_X14_Y73_N0, M10K_X41_Y50_N0, M10K_X41_Y46_N0, M10K_X49_Y30_N0, M10K_X49_Y58_N0, M10K_X49_Y42_N0, M10K_X49_Y62_N0, M10K_X58_Y36_N0, M10K_X26_Y47_N0, M10K_X49_Y49_N0, M10K_X26_Y63_N0, M10K_X26_Y55_N0, M10K_X41_Y55_N0, M10K_X38_Y63_N0, M10K_X26_Y70_N0, M10K_X26_Y71_N0, M10K_X38_Y64_N0, M10K_X58_Y30_N0, M10K_X41_Y53_N0, M10K_X26_Y51_N0, M10K_X49_Y52_N0, M10K_X41_Y42_N0, M10K_X26_Y54_N0, M10K_X38_Y70_N0, M10K_X38_Y71_N0, M10K_X38_Y42_N0, M10K_X49_Y51_N0, M10K_X38_Y57_N0, M10K_X26_Y42_N0, M10K_X49_Y50_N0, M10K_X26_Y58_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode            ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_81p2:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO       ; True Dual Port   ; Dual Clocks  ; 19200        ; 32           ; 19200        ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 614400  ; 19200                       ; 32                          ; 19200                       ; 32                          ; 614400              ; 80          ; 0     ; ./VGA/frame0.mif                                 ; M10K_X41_Y52_N0, M10K_X41_Y65_N0, M10K_X58_Y33_N0, M10K_X38_Y54_N0, M10K_X41_Y47_N0, M10K_X49_Y65_N0, M10K_X38_Y66_N0, M10K_X41_Y63_N0, M10K_X38_Y44_N0, M10K_X26_Y57_N0, M10K_X38_Y45_N0, M10K_X38_Y39_N0, M10K_X14_Y57_N0, M10K_X14_Y64_N0, M10K_X26_Y73_N0, M10K_X38_Y65_N0, M10K_X41_Y34_N0, M10K_X49_Y59_N0, M10K_X38_Y50_N0, M10K_X26_Y48_N0, M10K_X14_Y62_N0, M10K_X41_Y67_N0, M10K_X58_Y34_N0, M10K_X58_Y29_N0, M10K_X14_Y75_N0, M10K_X41_Y61_N0, M10K_X14_Y58_N0, M10K_X49_Y36_N0, M10K_X38_Y40_N0, M10K_X26_Y56_N0, M10K_X26_Y50_N0, M10K_X41_Y43_N0, M10K_X14_Y70_N0, M10K_X26_Y67_N0, M10K_X49_Y57_N0, M10K_X49_Y33_N0, M10K_X41_Y60_N0, M10K_X58_Y32_N0, M10K_X49_Y47_N0, M10K_X26_Y65_N0, M10K_X41_Y36_N0, M10K_X58_Y31_N0, M10K_X26_Y72_N0, M10K_X49_Y44_N0, M10K_X38_Y67_N0, M10K_X14_Y74_N0, M10K_X26_Y61_N0, M10K_X26_Y64_N0, M10K_X41_Y56_N0, M10K_X14_Y66_N0, M10K_X14_Y43_N0, M10K_X38_Y68_N0, M10K_X49_Y63_N0, M10K_X14_Y56_N0, M10K_X26_Y59_N0, M10K_X38_Y61_N0, M10K_X49_Y43_N0, M10K_X49_Y46_N0, M10K_X38_Y62_N0, M10K_X38_Y43_N0, M10K_X38_Y52_N0, M10K_X38_Y69_N0, M10K_X41_Y62_N0, M10K_X49_Y48_N0, M10K_X14_Y61_N0, M10K_X49_Y31_N0, M10K_X26_Y68_N0, M10K_X38_Y51_N0, M10K_X49_Y53_N0, M10K_X26_Y74_N0, M10K_X38_Y58_N0, M10K_X38_Y55_N0, M10K_X49_Y45_N0, M10K_X49_Y60_N0, M10K_X49_Y54_N0, M10K_X41_Y48_N0, M10K_X38_Y41_N0, M10K_X38_Y56_N0, M10K_X38_Y47_N0, M10K_X26_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Fitter DSP Block Usage Summary                         ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 9x9                          ; 2           ;
; Two Independent 18x18                    ; 14          ;
; Independent 18x18 plus 36                ; 2           ;
; Sum of two 18x18                         ; 3           ;
; Independent 27x27                        ; 9           ;
; Total number of DSP blocks               ; 30          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 2           ;
; Fixed Point Unsigned Multiplier          ; 25          ;
; Fixed Point Mixed Sign Multiplier        ; 6           ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                              ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult0~mult_llmac                                                                                                         ; Two Independent 18x18     ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult1~136                                                                                                                ; Sum of two 18x18          ; DSP_X32_Y39_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult1~477                                                                                                                ; Two Independent 18x18     ; DSP_X32_Y41_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult0~507                                                                                                                ; Sum of two 18x18          ; DSP_X20_Y45_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult2~140                                                                                                                ; Independent 27x27         ; DSP_X20_Y39_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult1~822                                                                                                                ; Two Independent 18x18     ; DSP_X32_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult0~852                                                                                                                ; Two Independent 18x18     ; DSP_X20_Y47_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult2~mult_h_mult_hlmac                                                                                                  ; Independent 27x27         ; DSP_X20_Y41_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult2~892                                                                                                                ; Sum of two 18x18          ; DSP_X20_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult2~1233                                                                                                               ; Two Independent 18x18     ; DSP_X32_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult2~1582                                                                                                               ; Two Independent 18x18     ; DSP_X20_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult1~8                                                                         ; Independent 27x27         ; DSP_X86_Y33_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|ALU:ALU0|Mult2~1923                                                                                                               ; Independent 27x27         ; DSP_X20_Y43_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                             ; Two Independent 18x18     ; DSP_X32_Y43_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|mul_s:mul1|mul_s_0002:mul_s_inst|Mult0~8                                                                             ; Independent 27x27         ; DSP_X54_Y30_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult2~8                                                                             ; Independent 27x27         ; DSP_X54_Y28_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst|Mult0~8                                                                         ; Two Independent 18x18     ; DSP_X86_Y35_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult1~8                                                                             ; Independent 27x27         ; DSP_X54_Y20_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                      ; Independent 27x27         ; DSP_X32_Y69_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                    ; Independent 9x9           ; DSP_X20_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X20_Y71_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult0~mult_llmac ; Two Independent 18x18     ; DSP_X32_Y71_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                    ; Two Independent 18x18     ; DSP_X32_Y65_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                    ; Two Independent 18x18     ; DSP_X32_Y67_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult4~mac        ; Independent 9x9           ; DSP_X20_Y75_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:DATAPATH0|FPALU:FPALU0|div_s:div1|div_s_0002:div_s_inst|Mult0~8                                                                             ; Two Independent 18x18     ; DSP_X54_Y22_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult1~mac        ; Two Independent 18x18     ; DSP_X32_Y75_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult2~mult_hlmac ; Independent 18x18 plus 36 ; DSP_X20_Y73_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult3~8          ; Independent 27x27         ; DSP_X32_Y77_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult2~mult_llmac ; Two Independent 18x18     ; DSP_X32_Y73_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 53,446 / 289,320 ( 18 % ) ;
; C12 interconnects                           ; 2,603 / 13,420 ( 19 % )   ;
; C2 interconnects                            ; 21,682 / 119,108 ( 18 % ) ;
; C4 interconnects                            ; 15,453 / 56,300 ( 27 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 2,729 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 5,532 / 84,580 ( 7 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,364 / 12,676 ( 19 % )   ;
; R14/C12 interconnect drivers                ; 4,211 / 20,720 ( 20 % )   ;
; R3 interconnects                            ; 26,250 / 130,992 ( 20 % ) ;
; R6 interconnects                            ; 44,212 / 266,960 ( 17 % ) ;
; Spine clocks                                ; 23 / 360 ( 6 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules            ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass           ; 165          ; 0            ; 165          ; 0            ; 0            ; 229       ; 165          ; 0            ; 229       ; 229       ; 0            ; 196          ; 0            ; 0            ; 0            ; 0            ; 196          ; 0            ; 0            ; 0            ; 40           ; 196          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable   ; 64           ; 229          ; 64           ; 229          ; 229          ; 0         ; 64           ; 229          ; 0         ; 0         ; 229          ; 33           ; 229          ; 229          ; 229          ; 229          ; 33           ; 229          ; 229          ; 229          ; 189          ; 33           ; 229          ; 229          ; 229          ; 229          ; 229          ; 229          ;
; Total Fail           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HEX0[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[24] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[25] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[26] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[27] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[28] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[29] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[30] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[31] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_VS                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DIN              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CS_N             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 3664.2            ;
; CLOCK_50            ; CLOCK_50             ; 3309.6            ;
; CLOCK_50,I/O        ; CLOCK_50             ; 1586.7            ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                  ; Destination Register                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.999             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.995             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.994             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.993             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.988             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~1                   ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[5]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]          ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]          ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]          ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~0                   ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[4]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[11]       ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[12]       ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[13]       ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|ad_or_ltc_error_count[3] ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]          ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; KEY[0]                                                                                                                           ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; CLOCK_Interface:CLOCK0|rreset[1]                                                                                                 ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; CLOCK_Interface:CLOCK0|rreset[0]                                                                                                 ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]               ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; 8.974             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[5]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[5]  ; 8.961             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[5]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[5]  ; 8.961             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[9]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[9]  ; 8.947             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[8]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[9]  ; 8.947             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[9]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[9]  ; 8.927             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; 8.921             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[11]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[11] ; 8.921             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[10]       ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; 8.921             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[11]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[11] ; 8.909             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[11]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[11] ; 8.909             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[8]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[8]  ; 8.904             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[8]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[8]  ; 8.904             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[7]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[8]  ; 8.904             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; 8.849             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[3]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[3]  ; 8.849             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[2]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; 8.849             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[3]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[3]  ; 8.836             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[3]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[3]  ; 8.836             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[0]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[0]  ; 8.808             ;
; ADC_DOUT                                                                                                                         ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[0]  ; 8.808             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[5]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[5]  ; 8.807             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[5]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[5]  ; 8.807             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[5]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[5]  ; 8.807             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; 8.772             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[9]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[9]  ; 8.772             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[9]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[9]  ; 8.772             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[9]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[9]  ; 8.772             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[11]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[11] ; 8.755             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[11]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[11] ; 8.755             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[11]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[11] ; 8.755             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[0]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[0]  ; 8.754             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[10]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[10] ; 8.754             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[9]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[10] ; 8.754             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[1]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[1]  ; 8.752             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[0]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[1]  ; 8.752             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[1]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[1]  ; 8.739             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[1]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[1]  ; 8.739             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[8]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[8]  ; 8.737             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[8]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[8]  ; 8.737             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[0]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[0]  ; 8.689             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[7]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[7]  ; 8.689             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[6]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[7]  ; 8.689             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[3]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[3]  ; 8.681             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[3]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[3]  ; 8.681             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[3]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[3]  ; 8.681             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; 8.680             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[6]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[6]  ; 8.680             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[5]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; 8.680             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[6]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[6]  ; 8.667             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[6]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[6]  ; 8.667             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[6]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[6]  ; 8.667             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[8]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[8]  ; 8.647             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[0]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[0]  ; 8.646             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[0]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[0]  ; 8.646             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[0]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[0]  ; 8.646             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[2]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[2]  ; 8.633             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[2]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[2]  ; 8.633             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[1]        ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[2]  ; 8.633             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; 8.631             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[8]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[8]  ; 8.631             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[2]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[2]  ; 8.620             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[2]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[2]  ; 8.620             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; 8.591             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[10]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[10] ; 8.586             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[10]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[10] ; 8.586             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[10]             ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[10] ; 8.586             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; 8.585             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[1]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[1]  ; 8.585             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[1]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[1]  ; 8.585             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[7]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[7]  ; 8.549             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[7]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[7]  ; 8.543             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; 8.543             ;
; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]              ; ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; 8.541             ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "TopDE"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 64 pins of 225 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 223 fanout uses global clock CLKCTRL_G8
    Info (11162): CLOCK_Interface:CLOCK0|oCLK_50~CLKENA0 with 2644 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G14
    Info (11162): CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 37 fanout uses global clock CLKCTRL_G3
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'TopDE.out.sdc'
Warning (332060): Node: CLOCK_Interface:CLOCK0|CLKAutoFast was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU:CPU0|Datapath_UNI:DATAPATH0|PC[14] is being clocked by CLOCK_Interface:CLOCK0|CLKAutoFast
Warning (332060): Node: KEY[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCK_Interface:CLOCK0|CLKSelectAuto is being clocked by KEY[2]
Warning (332060): Node: STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register STOPWATCH_Interface:stopwatch0|time_count[28] is being clocked by STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq
Warning (332060): Node: TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TecladoPS2_Interface:TecladoPS20|PS2history[7][7] is being clocked by TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready
Warning (332060): Node: TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[7] is being clocked by TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered
Warning (332060): Node: TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock
Warning (332060): Node: TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set
Warning (332060): Node: AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AudioCODEC_Interface:Audio0|waudio_inL[11] is being clocked by AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X
Warning (332060): Node: AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[8] is being clocked by AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK
Warning (332060): Node: RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RS232_Interface:Serial0|RxData[2] is being clocked by RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso
Warning (332060): Node: KEY[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCK_Interface:CLOCK0|CLKSelectFast is being clocked by KEY[1]
Warning (332060): Node: KEY[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCK_Interface:CLOCK0|CLKManual is being clocked by KEY[3]
Warning (332060): Node: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer|mixed[0] is being clocked by Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]
Warning (332060): Node: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] is being clocked by AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ADC_Interface:ADCI0|joystick:joystick0|joystick_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~1 is being clocked by KEY[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):  150.000     CLOCK_50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 405 registers into blocks of type DSP block
    Extra Info (176218): Packed 40 registers into blocks of type MLAB cell
    Extra Info (176220): Created 48 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:33
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:11
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:23
Info (170193): Fitter routing operations beginning
Info (170089): 7e+03 ns of routing delay (approximately 4.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 18% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:13:37
Info (11888): Total time spent on timing analysis during the Fitter is 344.42 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:48
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 44 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently enabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 18
    Info (169065): Pin AUD_BCLK has a permanently enabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 19
    Info (169065): Pin AUD_DACLRCK has a permanently enabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 21
    Info (169065): Pin GPIO_0[26] has a permanently enabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 129
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 131
    Info (169065): Pin ADC_CS_N has a permanently enabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 11
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 51
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 130
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 132
Info (144001): Generated suppressed messages file C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/output_files/TopDE.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 7520 megabytes
    Info: Processing ended: Wed Jun 19 14:49:13 2019
    Info: Elapsed time: 00:21:30
    Info: Total CPU time (on all processors): 00:37:57


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/cyber/Documents/Donkey-Kong/labor3/RISCV-v2.0/Core/output_files/TopDE.fit.smsg.


