Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Fri Nov 06 16:59:36 2015
| Host         : JJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GameTop_timing_summary_routed.rpt -rpx GameTop_timing_summary_routed.rpx
| Design       : GameTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: div/slowClk_reg/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: game/game_clk1/slowClk_reg/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: kb_one/clk_7_seg/slowClk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_one/kb1/div1/slowClk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.127        0.000                      0                  359        0.099        0.000                      0                  359        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.127        0.000                      0                  331        0.099        0.000                      0                  331        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.882        0.000                      0                   28        0.578        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.683ns (38.379%)  route 2.702ns (61.621%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.553     5.074    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/game_clk1/counter_reg[5]/Q
                         net (fo=3, routed)           0.996     6.526    game/game_clk1/counter_reg[5]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  game/game_clk1/counter[0]_i_35__0/O
                         net (fo=1, routed)           0.000     6.650    game/game_clk1/counter[0]_i_35__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.030 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.030    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.264    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.421 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.901    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.233 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.227     9.459    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.435    14.776    game/game_clk1/CLK
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[10]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    game/game_clk1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.683ns (38.379%)  route 2.702ns (61.621%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.553     5.074    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/game_clk1/counter_reg[5]/Q
                         net (fo=3, routed)           0.996     6.526    game/game_clk1/counter_reg[5]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  game/game_clk1/counter[0]_i_35__0/O
                         net (fo=1, routed)           0.000     6.650    game/game_clk1/counter[0]_i_35__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.030 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.030    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.264    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.421 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.901    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.233 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.227     9.459    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.435    14.776    game/game_clk1/CLK
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[11]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    game/game_clk1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.683ns (38.379%)  route 2.702ns (61.621%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.553     5.074    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/game_clk1/counter_reg[5]/Q
                         net (fo=3, routed)           0.996     6.526    game/game_clk1/counter_reg[5]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  game/game_clk1/counter[0]_i_35__0/O
                         net (fo=1, routed)           0.000     6.650    game/game_clk1/counter[0]_i_35__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.030 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.030    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.264    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.421 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.901    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.233 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.227     9.459    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.435    14.776    game/game_clk1/CLK
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[8]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    game/game_clk1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.683ns (38.379%)  route 2.702ns (61.621%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.553     5.074    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/game_clk1/counter_reg[5]/Q
                         net (fo=3, routed)           0.996     6.526    game/game_clk1/counter_reg[5]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  game/game_clk1/counter[0]_i_35__0/O
                         net (fo=1, routed)           0.000     6.650    game/game_clk1/counter[0]_i_35__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.030 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.030    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.264    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.421 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.901    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.233 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.227     9.459    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.435    14.776    game/game_clk1/CLK
    SLICE_X39Y31         FDRE                                         r  game/game_clk1/counter_reg[9]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X39Y31         FDRE (Setup_fdre_C_R)       -0.429    14.587    game/game_clk1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.683ns (38.377%)  route 2.702ns (61.623%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.553     5.074    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/game_clk1/counter_reg[5]/Q
                         net (fo=3, routed)           0.996     6.526    game/game_clk1/counter_reg[5]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  game/game_clk1/counter[0]_i_35__0/O
                         net (fo=1, routed)           0.000     6.650    game/game_clk1/counter[0]_i_35__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.030 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.030    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.264    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.421 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.901    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.233 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.227     9.460    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437    14.778    game/game_clk1/CLK
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[12]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.589    game/game_clk1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.683ns (38.377%)  route 2.702ns (61.623%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.553     5.074    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/game_clk1/counter_reg[5]/Q
                         net (fo=3, routed)           0.996     6.526    game/game_clk1/counter_reg[5]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  game/game_clk1/counter[0]_i_35__0/O
                         net (fo=1, routed)           0.000     6.650    game/game_clk1/counter[0]_i_35__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.030 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.030    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.264    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.421 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.901    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.233 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.227     9.460    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437    14.778    game/game_clk1/CLK
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[13]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.589    game/game_clk1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.683ns (38.377%)  route 2.702ns (61.623%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.553     5.074    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/game_clk1/counter_reg[5]/Q
                         net (fo=3, routed)           0.996     6.526    game/game_clk1/counter_reg[5]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  game/game_clk1/counter[0]_i_35__0/O
                         net (fo=1, routed)           0.000     6.650    game/game_clk1/counter[0]_i_35__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.030 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.030    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.264    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.421 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.901    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.233 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.227     9.460    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437    14.778    game/game_clk1/CLK
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[14]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.589    game/game_clk1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.683ns (38.377%)  route 2.702ns (61.623%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.553     5.074    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/game_clk1/counter_reg[5]/Q
                         net (fo=3, routed)           0.996     6.526    game/game_clk1/counter_reg[5]
    SLICE_X38Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.650 r  game/game_clk1/counter[0]_i_35__0/O
                         net (fo=1, routed)           0.000     6.650    game/game_clk1/counter[0]_i_35__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.030 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.030    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.147    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.264    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.421 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.901    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.233 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.227     9.460    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.437    14.778    game/game_clk1/CLK
    SLICE_X39Y32         FDRE                                         r  game/game_clk1/counter_reg[15]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y32         FDRE (Setup_fdre_C_R)       -0.429    14.589    game/game_clk1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.836ns (43.469%)  route 2.388ns (56.531%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.552     5.073    game/game_clk1/CLK
    SLICE_X39Y29         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.353    game/game_clk1/counter_reg[3]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  game/game_clk1/counter[0]_i_36__0/O
                         net (fo=1, routed)           0.000     6.477    game/game_clk1/counter[0]_i_36__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.010    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.127    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.244    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.880    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.212 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.085     9.297    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.434    14.775    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[4]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429    14.586    game/game_clk1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.836ns (43.469%)  route 2.388ns (56.531%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.552     5.073    game/game_clk1/CLK
    SLICE_X39Y29         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.823     6.353    game/game_clk1/counter_reg[3]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.477 r  game/game_clk1/counter[0]_i_36__0/O
                         net (fo=1, routed)           0.000     6.477    game/game_clk1/counter[0]_i_36__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.010 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.010    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.127    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.244    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.401 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.480     7.880    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.212 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.085     9.297    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.434    14.775    game/game_clk1/CLK
    SLICE_X39Y30         FDRE                                         r  game/game_clk1/counter_reg[5]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429    14.586    game/game_clk1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X34Y49         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  div/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.737    div/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    div/counter_reg[20]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.957    div/CLK
    SLICE_X34Y50         FDRE                                         r  div/counter_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X34Y49         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  div/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.737    div/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  div/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    div/counter_reg[20]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  div/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.957    div/CLK
    SLICE_X34Y50         FDRE                                         r  div/counter_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X34Y49         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  div/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.737    div/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  div/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    div/counter_reg[20]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  div/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.957    div/CLK
    SLICE_X34Y50         FDRE                                         r  div/counter_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X34Y49         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  div/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.737    div/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  div/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    div/counter_reg[20]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.957    div/CLK
    SLICE_X34Y50         FDRE                                         r  div/counter_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X34Y49         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  div/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.737    div/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  div/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    div/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  div/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    div/counter_reg[24]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.957    div/CLK
    SLICE_X34Y51         FDRE                                         r  div/counter_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X34Y49         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  div/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.737    div/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  div/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    div/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  div/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    div/counter_reg[24]_i_1_n_5
    SLICE_X34Y51         FDRE                                         r  div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.957    div/CLK
    SLICE_X34Y51         FDRE                                         r  div/counter_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X34Y49         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  div/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.737    div/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  div/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    div/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  div/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    div/counter_reg[24]_i_1_n_6
    SLICE_X34Y51         FDRE                                         r  div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.957    div/CLK
    SLICE_X34Y51         FDRE                                         r  div/counter_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.563     1.446    div/CLK
    SLICE_X34Y49         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  div/counter_reg[18]/Q
                         net (fo=3, routed)           0.127     1.737    div/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  div/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    div/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.024 r  div/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    div/counter_reg[24]_i_1_n_4
    SLICE_X34Y51         FDRE                                         r  div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.957    div/CLK
    SLICE_X34Y51         FDRE                                         r  div/counter_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 kb_one/BCD_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/prev_key_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.744%)  route 0.154ns (52.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.558     1.441    kb_one/CLK
    SLICE_X44Y32         FDRE                                         r  kb_one/BCD_8bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  kb_one/BCD_8bit_reg[0]/Q
                         net (fo=9, routed)           0.154     1.736    game/BCD_8bit_reg[7][0]
    SLICE_X42Y32         FDRE                                         r  game/prev_key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.825     1.952    game/CLK
    SLICE_X42Y32         FDRE                                         r  game/prev_key_in_reg[0]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.059     1.533    game/prev_key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.181     1.799    kb_one/newkey
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.864     1.991    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.059     1.548    kb_one/single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   div/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   div/counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   div/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   div/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   div/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   div/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   div/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   div/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33   game/direction_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33   game/direction_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   game/game_clk1/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   game/game_clk1/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   game/game_clk1/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   game/game_clk1/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   game/game_clk1/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   game/game_clk1/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   game/game_clk1/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   game/game_clk1/counter_reg[27]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.642ns (23.775%)  route 2.058ns (76.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.537     7.857    kb_one/ld
    SLICE_X2Y2           FDPE                                         f  kb_one/LED_count_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDPE                                         r  kb_one/LED_count_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDPE (Recov_fdpe_C_PRE)     -0.361    14.739    kb_one/LED_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.642ns (23.775%)  route 2.058ns (76.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.537     7.857    kb_one/ld
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.642ns (23.775%)  route 2.058ns (76.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.537     7.857    kb_one/ld
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.642ns (23.775%)  route 2.058ns (76.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.537     7.857    kb_one/ld
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.642ns (25.127%)  route 1.913ns (74.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.392     7.711    kb_one/ld
    SLICE_X2Y1           FDCE                                         f  kb_one/LED_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y1           FDCE                                         r  kb_one/LED_count_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.642ns (25.127%)  route 1.913ns (74.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.392     7.711    kb_one/ld
    SLICE_X2Y1           FDCE                                         f  kb_one/LED_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y1           FDCE                                         r  kb_one/LED_count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.642ns (25.127%)  route 1.913ns (74.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.392     7.711    kb_one/ld
    SLICE_X2Y1           FDCE                                         f  kb_one/LED_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y1           FDCE                                         r  kb_one/LED_count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.642ns (25.127%)  route 1.913ns (74.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.392     7.711    kb_one/ld
    SLICE_X2Y1           FDCE                                         f  kb_one/LED_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y1           FDCE                                         r  kb_one/LED_count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.642ns (26.520%)  route 1.779ns (73.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.258     7.577    kb_one/ld
    SLICE_X2Y3           FDPE                                         f  kb_one/LED_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y3           FDPE                                         r  kb_one/LED_count_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDPE (Recov_fdpe_C_PRE)     -0.361    14.738    kb_one/LED_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.642ns (26.520%)  route 1.779ns (73.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.635     5.156    kb_one/CLK
    SLICE_X2Y11          FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.195    kb_one/single_pulse
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.319 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.258     7.577    kb_one/ld
    SLICE_X2Y3           FDPE                                         f  kb_one/LED_count_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y3           FDPE                                         r  kb_one/LED_count_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDPE (Recov_fdpe_C_PRE)     -0.361    14.738    kb_one/LED_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.229%)  route 0.342ns (64.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.243     2.004    kb_one/ld
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[24]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.229%)  route 0.342ns (64.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.243     2.004    kb_one/ld
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[25]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.229%)  route 0.342ns (64.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.243     2.004    kb_one/ld
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[26]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.229%)  route 0.342ns (64.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.243     2.004    kb_one/ld
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[27]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.433%)  route 0.406ns (68.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.306     2.068    kb_one/ld
    SLICE_X2Y6           FDCE                                         f  kb_one/LED_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDCE                                         r  kb_one/LED_count_reg[21]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.433%)  route 0.406ns (68.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.306     2.068    kb_one/ld
    SLICE_X2Y6           FDCE                                         f  kb_one/LED_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDCE                                         r  kb_one/LED_count_reg[22]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[20]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.433%)  route 0.406ns (68.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.306     2.068    kb_one/ld
    SLICE_X2Y6           FDPE                                         f  kb_one/LED_count_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDPE                                         r  kb_one/LED_count_reg[20]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDPE (Remov_fdpe_C_PRE)     -0.071     1.423    kb_one/LED_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[23]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.433%)  route 0.406ns (68.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.306     2.068    kb_one/ld
    SLICE_X2Y6           FDPE                                         f  kb_one/LED_count_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDPE                                         r  kb_one/LED_count_reg[23]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDPE (Remov_fdpe_C_PRE)     -0.071     1.423    kb_one/LED_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.376%)  route 0.469ns (71.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.370     2.132    kb_one/ld
    SLICE_X2Y5           FDCE                                         f  kb_one/LED_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y5           FDCE                                         r  kb_one/LED_count_reg[16]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.376%)  route 0.469ns (71.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.593     1.476    kb_one/CLK
    SLICE_X3Y11          FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.716    kb_one/newkey
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.761 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.370     2.132    kb_one/ld
    SLICE_X2Y5           FDCE                                         f  kb_one/LED_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y5           FDCE                                         r  kb_one/LED_count_reg[17]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.704    





