# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_1_func_synth.vhd" \
"../../../../../progetto_rl.srcs/sim_1/new/tb_1.vhd" \

# Do not sort compile order
nosort
