!!!Hello World!!!
xmlParse :: node iteration...
i=0,,idx= 4,,op=LOADB
i=1,,idx= 5,,op=CMERGE
i=2,,idx= 0,,op=SELECT
i=3,,idx= 1,,op=ADD
i=4,,idx= 2,,op=CMP
i=5,,idx= 20008,,op=MOVC
i=6,,idx= 10,,op=MOVC
i=7,,idx= 6,,op=CMERGE
i=8,,idx= 20007,,op=STOREB
i=9,,idx= 9,,op=STOREB
NODELIST SIZE = 10
Parsing Connections...
idx=4|Inputs=|Outputs=5,nextiter = 09,nextiter = 0|RecParents=
idx=5|Inputs=4,|Outputs=0,nextiter = 0|RecParents=
idx=0|Inputs=5,6,|Outputs=1,nextiter = 0|RecParents=
idx=1|Inputs=0,|Outputs=2,nextiter = 06,nextiter = 0|RecParents=
idx=2|Inputs=1,|Outputs=6,nextiter = 020007,nextiter = 0|RecParents=
idx=20008|Inputs=|Outputs=20007,nextiter = 0|RecParents=
idx=10|Inputs=|Outputs=9,nextiter = 0|RecParents=
idx=6|Inputs=2,1,|Outputs=0,nextiter = 1|RecParents=
idx=20007|Inputs=20008,2,|Outputs=|RecParents=
idx=9|Inputs=4,10,|Outputs=|RecParents=
Printing DFG...
idx=4,OP=LOADB|Parents=|Children=5,9,
idx=5,OP=CMERGE|Parents=4,|Children=0,
idx=0,OP=SELECT|Parents=5,6,|Children=1,
idx=1,OP=ADD|Parents=0,|Children=2,6,
idx=2,OP=CMP|Parents=1,|Children=6,20007,
idx=20008,OP=MOVC|Parents=|Children=20007,
idx=10,OP=MOVC|Parents=|Children=9,
idx=6,OP=CMERGE|Parents=2,1,|Children=0,
idx=20007,OP=STOREB|Parents=20008,2,|Children=
idx=9,OP=STOREB|Parents=4,10,|Children=
Printing DFG Done!
cgra_json_name = stdnoc_2x2tiles_2x2PEs.json
filename_extention = .json
Before JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Before JSON Enddd :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
After JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
After JSON End :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
TOP_ARCH :: begin %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
{
    "ARCH": {
        "CGRA": {
            "CONNECTIONS": {
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ]
            },
            "ISOCKETS": null,
            "SOCKETS": null,
            "SUBMODS": {
                "PE_MEM": [
                    {
                        "X": 0,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 0,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y1|"
                    }
                ],
                "PE_R1": [
                    {
                        "X": 1,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 1,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_R1_X1|_Y0|"
                    }
                ],
                "PE_R2": [
                    {
                        "X": 1,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 1,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_R2_X1|_Y1|"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "DP": {
            "CONNECTIONS": {
                "THIS.T_INT": [
                    "THIS.T"
                ]
            },
            "INPUTS": [
                "I1",
                "I2",
                "P"
            ],
            "INTERNALS": [
                "T_INT"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "T"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        },
        "FU": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 1,
                "AND": 1,
                "ARS": 1,
                "BR": 1,
                "CGT": 1,
                "CLT": 1,
                "CMERGE": 1,
                "CMP": 1,
                "DIV": 1,
                "JUMPL": 1,
                "LS": 1,
                "MOVC": 1,
                "MOVCL": 1,
                "MUL": 1,
                "NOP": 1,
                "OLOAD": 1,
                "OLOADB": 1,
                "OLOADCL": 1,
                "OLOADH": 1,
                "OR": 1,
                "OSTORE": 1,
                "OSTOREB": 1,
                "OSTOREH": 1,
                "RS": 1,
                "SELECT": 1,
                "SEXT": 1,
                "SUB": 1,
                "XOR": 1
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "FU_MEM": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 2,
                "AND": 2,
                "ARS": 2,
                "BR": 2,
                "CGT": 2,
                "CLT": 2,
                "CMERGE": 2,
                "CMP": 2,
                "DIV": 2,
                "JUMPL": 2,
                "LOAD": 2,
                "LOADB": 2,
                "LOADCL": 2,
                "LOADH": 2,
                "LS": 2,
                "MOVC": 2,
                "MOVCL": 2,
                "MUL": 2,
                "NOP": 2,
                "OLOAD": 2,
                "OLOADB": 2,
                "OLOADCL": 2,
                "OLOADH": 2,
                "OR": 2,
                "OSTORE": 2,
                "OSTOREB": 2,
                "OSTOREH": 2,
                "RS": 2,
                "SELECT": 2,
                "SEXT": 2,
                "STORE": 2,
                "STOREB": 2,
                "STOREH": 2,
                "SUB": 2,
                "XOR": 2
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_MEM": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU_MEM": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R1": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R2": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "RF": {
            "CONNECTIONS": {
                "THIS.R0": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R1": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R2": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R3": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.WP0": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ],
                "THIS.WP1": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ]
            },
            "INPUTS": [
                "WP0",
                "WP1"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "RP0",
                "RP1"
            ],
            "REGS": [
                "R0",
                "R1",
                "R2",
                "R3"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        }
    }
}
TOP_ARCH :: end %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Parse CGRA begins:
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
op = ADD, old lat = 2, new lat = 1
op = AND, old lat = 2, new lat = 1
op = ARS, old lat = 2, new lat = 1
op = BR, old lat = 2, new lat = 1
op = CGT, old lat = 2, new lat = 1
op = CLT, old lat = 2, new lat = 1
op = CMERGE, old lat = 2, new lat = 1
op = CMP, old lat = 2, new lat = 1
op = DIV, old lat = 2, new lat = 1
op = JUMPL, old lat = 2, new lat = 1
op = LS, old lat = 2, new lat = 1
op = MOVC, old lat = 2, new lat = 1
op = MOVCL, old lat = 2, new lat = 1
op = MUL, old lat = 2, new lat = 1
op = NOP, old lat = 2, new lat = 1
op = OLOAD, old lat = 2, new lat = 1
op = OLOADB, old lat = 2, new lat = 1
op = OLOADCL, old lat = 2, new lat = 1
op = OLOADH, old lat = 2, new lat = 1
op = OR, old lat = 2, new lat = 1
op = OSTORE, old lat = 2, new lat = 1
op = OSTOREB, old lat = 2, new lat = 1
op = OSTOREH, old lat = 2, new lat = 1
op = RS, old lat = 2, new lat = 1
op = SELECT, old lat = 2, new lat = 1
op = SEXT, old lat = 2, new lat = 1
op = SUB, old lat = 2, new lat = 1
op = XOR, old lat = 2, new lat = 1
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing JSON Success!!!
EstablishTemporalLinkage started!.
EstablishTemporalLinkage done!.
m1 name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
	m2 name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0 Time Dist:1
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
	m2 name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0 Time Dist:0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_R1_X1|_Y0|-T0
	m2 name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0 Time Dist:0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_R2_X1|_Y1|-T0
	m2 name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0 Time Dist:1
m1 name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
	m2 name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0 Time Dist:0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
	m2 name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0 Time Dist:1
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_R1_X1|_Y0|-T0
	m2 name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0 Time Dist:1
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_R2_X1|_Y1|-T0
	m2 name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0 Time Dist:0
m1 name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_MEM_X0|_Y0|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_MEM_X0|_Y1|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
	m2 name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0 Time Dist:0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
	m2 name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0 Time Dist:1
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_R1_X1|_Y0|-T0
	m2 name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0 Time Dist:1
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_R2_X1|_Y1|-T0
	m2 name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0 Time Dist:0
m1 name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_R1_X1|_Y0|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
	m2 name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0 Time Dist:1
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
	m2 name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0 Time Dist:0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_R1_X1|_Y0|-T0
	m2 name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0 Time Dist:0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_R2_X1|_Y1|-T0
	m2 name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0 Time Dist:1
m1 name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_R2_X1|_Y1|-T0
m1 name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_MEM_X0|_Y0|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_MEM_X0|_Y1|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_R1_X1|_Y0|-T0
pe1_name: PE_R2_X1|_Y1|-T0 pe2_name:PE_R2_X1|_Y1|-T0
Timing analysis between PEs done.!
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
Timing analysis between PE and closest memPE :: 
PE=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
op=STOREH,opcount=0,dpcount=8,ratio=0,cummOp=0,cummDP=8,ratio=0
op=STOREB,opcount=2,dpcount=8,ratio=1,cummOp=2,cummDP=8,ratio=1
op=STORE,opcount=0,dpcount=8,ratio=0,cummOp=2,cummDP=8,ratio=1
op=LOAD,opcount=0,dpcount=8,ratio=0,cummOp=2,cummDP=8,ratio=1
op=LOADB,opcount=1,dpcount=8,ratio=1,cummOp=3,cummDP=8,ratio=1
op=LOADCL,opcount=0,dpcount=8,ratio=0,cummOp=3,cummDP=8,ratio=1
op=LOADH,opcount=0,dpcount=8,ratio=0,cummOp=3,cummDP=8,ratio=1
op=OLOADB,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=MUL,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=OLOADCL,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=OLOADH,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=OR,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=OSTORE,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=OSTOREB,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=OSTOREH,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=RS,opcount=0,dpcount=16,ratio=0,cummOp=3,cummDP=16,ratio=1
op=SELECT,opcount=1,dpcount=16,ratio=1,cummOp=4,cummDP=16,ratio=1
op=SEXT,opcount=0,dpcount=16,ratio=0,cummOp=4,cummDP=16,ratio=1
op=SUB,opcount=0,dpcount=16,ratio=0,cummOp=4,cummDP=16,ratio=1
op=XOR,opcount=0,dpcount=16,ratio=0,cummOp=4,cummDP=16,ratio=1
op=OLOAD,opcount=0,dpcount=16,ratio=0,cummOp=4,cummDP=16,ratio=1
op=NOP,opcount=0,dpcount=16,ratio=0,cummOp=4,cummDP=16,ratio=1
op=ADD,opcount=1,dpcount=16,ratio=1,cummOp=5,cummDP=16,ratio=1
op=MOVCL,opcount=0,dpcount=16,ratio=0,cummOp=5,cummDP=16,ratio=1
op=MOVC,opcount=2,dpcount=16,ratio=1,cummOp=7,cummDP=16,ratio=1
op=LS,opcount=0,dpcount=16,ratio=0,cummOp=7,cummDP=16,ratio=1
op=JUMPL,opcount=0,dpcount=16,ratio=0,cummOp=7,cummDP=16,ratio=1
op=DIV,opcount=0,dpcount=16,ratio=0,cummOp=7,cummDP=16,ratio=1
op=CMP,opcount=1,dpcount=16,ratio=1,cummOp=8,cummDP=16,ratio=1
op=CMERGE,opcount=2,dpcount=16,ratio=1,cummOp=10,cummDP=16,ratio=1
op=CLT,opcount=0,dpcount=16,ratio=0,cummOp=10,cummDP=16,ratio=1
op=CGT,opcount=0,dpcount=16,ratio=0,cummOp=10,cummDP=16,ratio=1
op=BR,opcount=0,dpcount=16,ratio=0,cummOp=10,cummDP=16,ratio=1
op=ARS,opcount=0,dpcount=16,ratio=0,cummOp=10,cummDP=16,ratio=1
op=AND,opcount=0,dpcount=16,ratio=0,cummOp=10,cummDP=16,ratio=1
Min II = 1
Res Minimum II = 1
Rec Minimum II = 1
Init User II = 1
Using II = 1
json_file_name = /home/abhishek-hws/panorama/src/panorama_with_morpher/Morpher_CGRA_Mapper/json_arch/clustered_archs/stdnoc_2x2tiles_2x2PEs.json
xmlParse :: node iteration...
i=0,,idx= 4,,op=LOADB
i=1,,idx= 5,,op=CMERGE
i=2,,idx= 0,,op=SELECT
i=3,,idx= 1,,op=ADD
i=4,,idx= 2,,op=CMP
i=5,,idx= 20008,,op=MOVC
i=6,,idx= 10,,op=MOVC
i=7,,idx= 6,,op=CMERGE
i=8,,idx= 20007,,op=STOREB
i=9,,idx= 9,,op=STOREB
NODELIST SIZE = 10
Parsing Connections...
idx=4|Inputs=|Outputs=5,nextiter = 09,nextiter = 0|RecParents=
idx=5|Inputs=4,|Outputs=0,nextiter = 0|RecParents=
idx=0|Inputs=5,6,|Outputs=1,nextiter = 0|RecParents=
idx=1|Inputs=0,|Outputs=2,nextiter = 06,nextiter = 0|RecParents=
idx=2|Inputs=1,|Outputs=6,nextiter = 020007,nextiter = 0|RecParents=
idx=20008|Inputs=|Outputs=20007,nextiter = 0|RecParents=
idx=10|Inputs=|Outputs=9,nextiter = 0|RecParents=
idx=6|Inputs=2,1,|Outputs=0,nextiter = 1|RecParents=
idx=20007|Inputs=20008,2,|Outputs=|RecParents=
idx=9|Inputs=4,10,|Outputs=|RecParents=
Printing DFG...
idx=4,OP=LOADB|Parents=|Children=5,9,
idx=5,OP=CMERGE|Parents=4,|Children=0,
idx=0,OP=SELECT|Parents=5,6,|Children=1,
idx=1,OP=ADD|Parents=0,|Children=2,6,
idx=2,OP=CMP|Parents=1,|Children=6,20007,
idx=20008,OP=MOVC|Parents=|Children=20007,
idx=10,OP=MOVC|Parents=|Children=9,
idx=6,OP=CMERGE|Parents=2,1,|Children=0,
idx=20007,OP=STOREB|Parents=20008,2,|Children=
idx=9,OP=STOREB|Parents=4,10,|Children=
Printing DFG Done!
cgra_json_name = stdnoc_2x2tiles_2x2PEs.json
filename_extention = .json
Before JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Before JSON Enddd :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
After JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
After JSON End :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
TOP_ARCH :: begin %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
{
    "ARCH": {
        "CGRA": {
            "CONNECTIONS": {
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ]
            },
            "ISOCKETS": null,
            "SOCKETS": null,
            "SUBMODS": {
                "PE_MEM": [
                    {
                        "X": 0,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 0,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y1|"
                    }
                ],
                "PE_R1": [
                    {
                        "X": 1,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 1,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_R1_X1|_Y0|"
                    }
                ],
                "PE_R2": [
                    {
                        "X": 1,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 1,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_R2_X1|_Y1|"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "DP": {
            "CONNECTIONS": {
                "THIS.T_INT": [
                    "THIS.T"
                ]
            },
            "INPUTS": [
                "I1",
                "I2",
                "P"
            ],
            "INTERNALS": [
                "T_INT"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "T"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        },
        "FU": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 1,
                "AND": 1,
                "ARS": 1,
                "BR": 1,
                "CGT": 1,
                "CLT": 1,
                "CMERGE": 1,
                "CMP": 1,
                "DIV": 1,
                "JUMPL": 1,
                "LS": 1,
                "MOVC": 1,
                "MOVCL": 1,
                "MUL": 1,
                "NOP": 1,
                "OLOAD": 1,
                "OLOADB": 1,
                "OLOADCL": 1,
                "OLOADH": 1,
                "OR": 1,
                "OSTORE": 1,
                "OSTOREB": 1,
                "OSTOREH": 1,
                "RS": 1,
                "SELECT": 1,
                "SEXT": 1,
                "SUB": 1,
                "XOR": 1
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "FU_MEM": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 2,
                "AND": 2,
                "ARS": 2,
                "BR": 2,
                "CGT": 2,
                "CLT": 2,
                "CMERGE": 2,
                "CMP": 2,
                "DIV": 2,
                "JUMPL": 2,
                "LOAD": 2,
                "LOADB": 2,
                "LOADCL": 2,
                "LOADH": 2,
                "LS": 2,
                "MOVC": 2,
                "MOVCL": 2,
                "MUL": 2,
                "NOP": 2,
                "OLOAD": 2,
                "OLOADB": 2,
                "OLOADCL": 2,
                "OLOADH": 2,
                "OR": 2,
                "OSTORE": 2,
                "OSTOREB": 2,
                "OSTOREH": 2,
                "RS": 2,
                "SELECT": 2,
                "SEXT": 2,
                "STORE": 2,
                "STOREB": 2,
                "STOREH": 2,
                "SUB": 2,
                "XOR": 2
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_MEM": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU_MEM": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R1": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R2": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "RF": {
            "CONNECTIONS": {
                "THIS.R0": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R1": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R2": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R3": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.WP0": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ],
                "THIS.WP1": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ]
            },
            "INPUTS": [
                "WP0",
                "WP1"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "RP0",
                "RP1"
            ],
            "REGS": [
                "R0",
                "R1",
                "R2",
                "R3"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        }
    }
}
TOP_ARCH :: end %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Parse CGRA begins:
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
op = ADD, old lat = 2, new lat = 1
op = AND, old lat = 2, new lat = 1
op = ARS, old lat = 2, new lat = 1
op = BR, old lat = 2, new lat = 1
op = CGT, old lat = 2, new lat = 1
op = CLT, old lat = 2, new lat = 1
op = CMERGE, old lat = 2, new lat = 1
op = CMP, old lat = 2, new lat = 1
op = DIV, old lat = 2, new lat = 1
op = JUMPL, old lat = 2, new lat = 1
op = LS, old lat = 2, new lat = 1
op = MOVC, old lat = 2, new lat = 1
op = MOVCL, old lat = 2, new lat = 1
op = MUL, old lat = 2, new lat = 1
op = NOP, old lat = 2, new lat = 1
op = OLOAD, old lat = 2, new lat = 1
op = OLOADB, old lat = 2, new lat = 1
op = OLOADCL, old lat = 2, new lat = 1
op = OLOADH, old lat = 2, new lat = 1
op = OR, old lat = 2, new lat = 1
op = OSTORE, old lat = 2, new lat = 1
op = OSTOREB, old lat = 2, new lat = 1
op = OSTOREH, old lat = 2, new lat = 1
op = RS, old lat = 2, new lat = 1
op = SELECT, old lat = 2, new lat = 1
op = SEXT, old lat = 2, new lat = 1
op = SUB, old lat = 2, new lat = 1
op = XOR, old lat = 2, new lat = 1
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing JSON Success!!!
EstablishTemporalLinkage started!.
EstablishTemporalLinkage done!.
Using II = 1
number of ports: 640 number of edge: 1821Timing analysis between PEs done.!
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
Timing analysis between PE and closest memPE :: 
PE=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
all supported pointers : 
all required pointers : 
SPMs are not modelled, therefore ignoring supported pointers check.
inserting for : node=6,child:0
Populate Rec Cycles!
REC_CYCLE :: BE_Parent = 6
REC_CYCLE :: BE_Child = 0
REC_CYCLE :: BE_Parent's ancesotry : 
4,5,0,1,2,6,REC_CYCLE :: Done!
BE PARENT = 6,dist=3
BE CHILD = 0
Ancestory : 

RecPHI inserted : 0
BE PARENT = 6,dist=3
BE CHILD = 0
***********SORTED LIST*******************
Node=4,ASAP=0
Node=5,ASAP=1
Node=0,ASAP=2
Node=1,ASAP=3
Node=2,ASAP=4
Node=6,ASAP=5
Node=20008,ASAP=0
Node=10,ASAP=0
Node=9,ASAP=1
Node=20007,ASAP=5
Opening congestion file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_II=1.congestion.info!
Opening mapping csv file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_Iter=0.mapping.csv
Opening routeInfo log file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_Iter=0.routeInfo.log
MAP begin...
current node = 4,op = LOADB,unmapped nodes = 9,mapped nodes = 0,freeMemNodes = 8,unmappedMemNodes = 3,II = 1,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 8
getlatMinStartsPHI
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 0
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 1
candDestIn size = 8
Candidate Dests = 8
iteration:0

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0,cost=50500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0,cost=49500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0,cost=49500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,cost=48500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0,cost=49500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0,cost=50500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0,cost=48500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0,cost=49500
route estimation done...
estimatedRouteInfo[node].size = 8
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

node=4,op=LOADB is mapped to TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,lat=0
routing info ::
routing info done.
assigning node=4,to=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,starting t=0
op_lat = 2,nextPE = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
mappingLog4=4,2,1,0
Route success...
current node = 5,op = CMERGE,unmapped nodes = 8,mapped nodes = 1,freeMemNodes = 7,unmappedMemNodes = 2,II = 1,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = _0_0,mutexPathEn = 1,Iter = 0
Candidate Dests = 15
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 2
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 1
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 15
Candidate Dests = 15
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
route estimation done...
estimatedRouteInfo[node].size = 4
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:4 to:5
srcPortCount = 1
node=5,op=CMERGE is mapped to TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0,lat=2
routing info ::
parent routing port size = 6
fr:4 :: ,dest=4 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0_T,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.WEST_O,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.EAST_I,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0_P,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,lat=2
routing info done.
assigning node=5,to=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0,starting t=0
op_lat = 1,nextPE = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
mappingLog4=5,1,1,2
Route success...
current node = 0,op = SELECT,unmapped nodes = 7,mapped nodes = 2,freeMemNodes = 7,unmappedMemNodes = 2,II = 1,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 14
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 3
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 2
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 14
Candidate Dests = 14
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1
route estimation done...
estimatedRouteInfo[node].size = 3
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:5 to:0
srcPortCount = 1
node=0,op=SELECT is mapped to TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0,lat=3
routing info ::
parent routing port size = 6
fr:5 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,lat=3
fr:5 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0_T,lat=3
fr:5 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.SOUTH_O,lat=3
fr:5 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.NORTH_I,lat=3
fr:5 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0_I1,lat=3
fr:5 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,lat=3
parent routing port size = 0
routing info done.
assigning node=0,to=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0,starting t=0
op_lat = 1,nextPE = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
mappingLog4=0,1,2,3
Route success...
current node = 1,op = ADD,unmapped nodes = 6,mapped nodes = 3,freeMemNodes = 7,unmappedMemNodes = 2,II = 1,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 13
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 4
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 3
RecSet(6,0) : 4,5,0,1,2,6,
maxLatency = 4
1,
2,6,
6,20007,
6 <-- 2 <-- 
asap:5
6	
asapMaxLat[asap]:3,prevLat:4,asapMaxOpLat[asap]:1
noDownStreamOps:1
asap:4
2	
asapMaxLat[asap]:2,prevLat:3,asapMaxOpLat[asap]:1
noDownStreamOps:2
asap:3
1	
asapMaxLat[asap]:1,prevLat:2,asapMaxOpLat[asap]:1
noDownStreamOps:2
getMaxLatencyBE done!
MaxLat = 1
IsMEMOp = 0
candDestIn size = 13
Candidate Dests = 0
iteration:0
iteration:1
iteration:2
iteration:3
iteration:4
iteration:5
iteration:6
iteration:7
iteration:8
iteration:9
iteration:10
iteration:11
iteration:12
iteration:13
iteration:14
iteration:15
iteration:16
iteration:17
iteration:18
iteration:19
iteration:20
iteration:21
iteration:22
iteration:23
iteration:24
iteration:25
iteration:26
iteration:27
iteration:28
iteration:29
route estimation done...
route estimation failed...
Map Failed!.
Increasing II to 2
xmlParse :: node iteration...
i=0,,idx= 4,,op=LOADB
i=1,,idx= 5,,op=CMERGE
i=2,,idx= 0,,op=SELECT
i=3,,idx= 1,,op=ADD
i=4,,idx= 2,,op=CMP
i=5,,idx= 20008,,op=MOVC
i=6,,idx= 10,,op=MOVC
i=7,,idx= 6,,op=CMERGE
i=8,,idx= 20007,,op=STOREB
i=9,,idx= 9,,op=STOREB
NODELIST SIZE = 10
Parsing Connections...
idx=4|Inputs=|Outputs=5,nextiter = 09,nextiter = 0|RecParents=
idx=5|Inputs=4,|Outputs=0,nextiter = 0|RecParents=
idx=0|Inputs=5,6,|Outputs=1,nextiter = 0|RecParents=
idx=1|Inputs=0,|Outputs=2,nextiter = 06,nextiter = 0|RecParents=
idx=2|Inputs=1,|Outputs=6,nextiter = 020007,nextiter = 0|RecParents=
idx=20008|Inputs=|Outputs=20007,nextiter = 0|RecParents=
idx=10|Inputs=|Outputs=9,nextiter = 0|RecParents=
idx=6|Inputs=2,1,|Outputs=0,nextiter = 1|RecParents=
idx=20007|Inputs=20008,2,|Outputs=|RecParents=
idx=9|Inputs=4,10,|Outputs=|RecParents=
Printing DFG...
idx=4,OP=LOADB|Parents=|Children=5,9,
idx=5,OP=CMERGE|Parents=4,|Children=0,
idx=0,OP=SELECT|Parents=5,6,|Children=1,
idx=1,OP=ADD|Parents=0,|Children=2,6,
idx=2,OP=CMP|Parents=1,|Children=6,20007,
idx=20008,OP=MOVC|Parents=|Children=20007,
idx=10,OP=MOVC|Parents=|Children=9,
idx=6,OP=CMERGE|Parents=2,1,|Children=0,
idx=20007,OP=STOREB|Parents=20008,2,|Children=
idx=9,OP=STOREB|Parents=4,10,|Children=
Printing DFG Done!
cgra_json_name = stdnoc_2x2tiles_2x2PEs.json
filename_extention = .json
Before JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Before JSON Enddd :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
After JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
After JSON End :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
TOP_ARCH :: begin %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
{
    "ARCH": {
        "CGRA": {
            "CONNECTIONS": {
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ]
            },
            "ISOCKETS": null,
            "SOCKETS": null,
            "SUBMODS": {
                "PE_MEM": [
                    {
                        "X": 0,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 0,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y1|"
                    }
                ],
                "PE_R1": [
                    {
                        "X": 1,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 1,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_R1_X1|_Y0|"
                    }
                ],
                "PE_R2": [
                    {
                        "X": 1,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 1,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_R2_X1|_Y1|"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "DP": {
            "CONNECTIONS": {
                "THIS.T_INT": [
                    "THIS.T"
                ]
            },
            "INPUTS": [
                "I1",
                "I2",
                "P"
            ],
            "INTERNALS": [
                "T_INT"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "T"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        },
        "FU": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 1,
                "AND": 1,
                "ARS": 1,
                "BR": 1,
                "CGT": 1,
                "CLT": 1,
                "CMERGE": 1,
                "CMP": 1,
                "DIV": 1,
                "JUMPL": 1,
                "LS": 1,
                "MOVC": 1,
                "MOVCL": 1,
                "MUL": 1,
                "NOP": 1,
                "OLOAD": 1,
                "OLOADB": 1,
                "OLOADCL": 1,
                "OLOADH": 1,
                "OR": 1,
                "OSTORE": 1,
                "OSTOREB": 1,
                "OSTOREH": 1,
                "RS": 1,
                "SELECT": 1,
                "SEXT": 1,
                "SUB": 1,
                "XOR": 1
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "FU_MEM": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 2,
                "AND": 2,
                "ARS": 2,
                "BR": 2,
                "CGT": 2,
                "CLT": 2,
                "CMERGE": 2,
                "CMP": 2,
                "DIV": 2,
                "JUMPL": 2,
                "LOAD": 2,
                "LOADB": 2,
                "LOADCL": 2,
                "LOADH": 2,
                "LS": 2,
                "MOVC": 2,
                "MOVCL": 2,
                "MUL": 2,
                "NOP": 2,
                "OLOAD": 2,
                "OLOADB": 2,
                "OLOADCL": 2,
                "OLOADH": 2,
                "OR": 2,
                "OSTORE": 2,
                "OSTOREB": 2,
                "OSTOREH": 2,
                "RS": 2,
                "SELECT": 2,
                "SEXT": 2,
                "STORE": 2,
                "STOREB": 2,
                "STOREH": 2,
                "SUB": 2,
                "XOR": 2
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_MEM": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU_MEM": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R1": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R2": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "RF": {
            "CONNECTIONS": {
                "THIS.R0": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R1": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R2": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R3": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.WP0": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ],
                "THIS.WP1": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ]
            },
            "INPUTS": [
                "WP0",
                "WP1"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "RP0",
                "RP1"
            ],
            "REGS": [
                "R0",
                "R1",
                "R2",
                "R3"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        }
    }
}
TOP_ARCH :: end %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Parse CGRA begins:
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
op = ADD, old lat = 2, new lat = 1
op = AND, old lat = 2, new lat = 1
op = ARS, old lat = 2, new lat = 1
op = BR, old lat = 2, new lat = 1
op = CGT, old lat = 2, new lat = 1
op = CLT, old lat = 2, new lat = 1
op = CMERGE, old lat = 2, new lat = 1
op = CMP, old lat = 2, new lat = 1
op = DIV, old lat = 2, new lat = 1
op = JUMPL, old lat = 2, new lat = 1
op = LS, old lat = 2, new lat = 1
op = MOVC, old lat = 2, new lat = 1
op = MOVCL, old lat = 2, new lat = 1
op = MUL, old lat = 2, new lat = 1
op = NOP, old lat = 2, new lat = 1
op = OLOAD, old lat = 2, new lat = 1
op = OLOADB, old lat = 2, new lat = 1
op = OLOADCL, old lat = 2, new lat = 1
op = OLOADH, old lat = 2, new lat = 1
op = OR, old lat = 2, new lat = 1
op = OSTORE, old lat = 2, new lat = 1
op = OSTOREB, old lat = 2, new lat = 1
op = OSTOREH, old lat = 2, new lat = 1
op = RS, old lat = 2, new lat = 1
op = SELECT, old lat = 2, new lat = 1
op = SEXT, old lat = 2, new lat = 1
op = SUB, old lat = 2, new lat = 1
op = XOR, old lat = 2, new lat = 1
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
Parsing JSON Success!!!
EstablishTemporalLinkage started!.
EstablishTemporalLinkage done!.
Using II = 2
number of ports: 1280 number of edge: 3521Timing analysis between PEs done.!
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
Timing analysis between PE and closest memPE :: 
PE=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
all supported pointers : 
all required pointers : 
SPMs are not modelled, therefore ignoring supported pointers check.
inserting for : node=6,child:0
Populate Rec Cycles!
REC_CYCLE :: BE_Parent = 6
REC_CYCLE :: BE_Child = 0
REC_CYCLE :: BE_Parent's ancesotry : 
4,5,0,1,2,6,REC_CYCLE :: Done!
BE PARENT = 6,dist=3
BE CHILD = 0
Ancestory : 

RecPHI inserted : 0
BE PARENT = 6,dist=3
BE CHILD = 0
***********SORTED LIST*******************
Node=4,ASAP=0
Node=5,ASAP=1
Node=0,ASAP=2
Node=1,ASAP=3
Node=2,ASAP=4
Node=6,ASAP=5
Node=20008,ASAP=0
Node=10,ASAP=0
Node=9,ASAP=1
Node=20007,ASAP=5
Opening congestion file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_II=2.congestion.info!
Opening mapping csv file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_Iter=0.mapping.csv
Opening routeInfo log file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_Iter=0.routeInfo.log
MAP begin...
current node = 4,op = LOADB,unmapped nodes = 9,mapped nodes = 0,freeMemNodes = 16,unmappedMemNodes = 3,II = 2,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 16
getlatMinStartsPHI
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 0
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 1
candDestIn size = 16
Candidate Dests = 16
iteration:0

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0,cost=31750

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,cost=29750

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0,cost=30750

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0,cost=31750

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0,cost=29750

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0,cost=30750

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0,cost=30750

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0,cost=30750

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1,cost=31750

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1,cost=30750

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1,cost=30750

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1,cost=29750

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1,cost=30750

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1,cost=31750

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1,cost=29750

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1,cost=30750
route estimation done...
estimatedRouteInfo[node].size = 16
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

node=4,op=LOADB is mapped to TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,lat=0
routing info ::
routing info done.
assigning node=4,to=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,starting t=0
op_lat = 2,nextPE = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
mappingLog4=4,2,1,0
Route success...
current node = 5,op = CMERGE,unmapped nodes = 8,mapped nodes = 1,freeMemNodes = 15,unmappedMemNodes = 2,II = 2,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = _0_0,mutexPathEn = 1,Iter = 0
Candidate Dests = 31
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 2
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 1
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 31
Candidate Dests = 31
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
route estimation done...
estimatedRouteInfo[node].size = 15
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:4 to:5
srcPortCount = 1
node=5,op=CMERGE is mapped to TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0,lat=2
routing info ::
parent routing port size = 6
fr:4 :: ,dest=4 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.T,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0_T,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.WEST_O,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.EAST_I,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0_P,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,lat=2
routing info done.
assigning node=5,to=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0,starting t=1
op_lat = 1,nextPE = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
mappingLog4=5,1,1,2
Route success...
current node = 0,op = SELECT,unmapped nodes = 7,mapped nodes = 2,freeMemNodes = 15,unmappedMemNodes = 2,II = 2,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 30
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 3
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 2
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 30
Candidate Dests = 30
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
route estimation done...
estimatedRouteInfo[node].size = 16
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:5 to:0
srcPortCount = 1
node=0,op=SELECT is mapped to TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1,lat=3
routing info ::
parent routing port size = 2
fr:5 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.T,lat=3
fr:5 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,lat=3
parent routing port size = 0
routing info done.
assigning node=0,to=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1,starting t=0
op_lat = 1,nextPE = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
mappingLog4=0,1,1,3
Route success...
current node = 1,op = ADD,unmapped nodes = 6,mapped nodes = 3,freeMemNodes = 15,unmappedMemNodes = 2,II = 2,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 29
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 4
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 3
RecSet(6,0) : 4,5,0,1,2,6,
maxLatency = 5
1,
2,6,
6,20007,
6 <-- 2 <-- 
asap:5
6	
asapMaxLat[asap]:4,prevLat:5,asapMaxOpLat[asap]:1
noDownStreamOps:1
asap:4
2	
asapMaxLat[asap]:3,prevLat:4,asapMaxOpLat[asap]:1
noDownStreamOps:2
asap:3
1	
asapMaxLat[asap]:2,prevLat:3,asapMaxOpLat[asap]:1
noDownStreamOps:2
getMaxLatencyBE done!
MaxLat = 2
IsMEMOp = 0
candDestIn size = 29
Candidate Dests = 0
iteration:0
iteration:1
iteration:2
iteration:3
iteration:4
iteration:5
iteration:6
iteration:7
iteration:8
iteration:9
iteration:10
iteration:11
iteration:12
iteration:13
iteration:14
iteration:15
iteration:16
iteration:17
iteration:18
iteration:19
iteration:20
iteration:21
iteration:22
iteration:23
iteration:24
iteration:25
iteration:26
iteration:27
iteration:28
iteration:29
route estimation done...
route estimation failed...
Map Failed!.
Increasing II to 3
xmlParse :: node iteration...
i=0,,idx= 4,,op=LOADB
i=1,,idx= 5,,op=CMERGE
i=2,,idx= 0,,op=SELECT
i=3,,idx= 1,,op=ADD
i=4,,idx= 2,,op=CMP
i=5,,idx= 20008,,op=MOVC
i=6,,idx= 10,,op=MOVC
i=7,,idx= 6,,op=CMERGE
i=8,,idx= 20007,,op=STOREB
i=9,,idx= 9,,op=STOREB
NODELIST SIZE = 10
Parsing Connections...
idx=4|Inputs=|Outputs=5,nextiter = 09,nextiter = 0|RecParents=
idx=5|Inputs=4,|Outputs=0,nextiter = 0|RecParents=
idx=0|Inputs=5,6,|Outputs=1,nextiter = 0|RecParents=
idx=1|Inputs=0,|Outputs=2,nextiter = 06,nextiter = 0|RecParents=
idx=2|Inputs=1,|Outputs=6,nextiter = 020007,nextiter = 0|RecParents=
idx=20008|Inputs=|Outputs=20007,nextiter = 0|RecParents=
idx=10|Inputs=|Outputs=9,nextiter = 0|RecParents=
idx=6|Inputs=2,1,|Outputs=0,nextiter = 1|RecParents=
idx=20007|Inputs=20008,2,|Outputs=|RecParents=
idx=9|Inputs=4,10,|Outputs=|RecParents=
Printing DFG...
idx=4,OP=LOADB|Parents=|Children=5,9,
idx=5,OP=CMERGE|Parents=4,|Children=0,
idx=0,OP=SELECT|Parents=5,6,|Children=1,
idx=1,OP=ADD|Parents=0,|Children=2,6,
idx=2,OP=CMP|Parents=1,|Children=6,20007,
idx=20008,OP=MOVC|Parents=|Children=20007,
idx=10,OP=MOVC|Parents=|Children=9,
idx=6,OP=CMERGE|Parents=2,1,|Children=0,
idx=20007,OP=STOREB|Parents=20008,2,|Children=
idx=9,OP=STOREB|Parents=4,10,|Children=
Printing DFG Done!
cgra_json_name = stdnoc_2x2tiles_2x2PEs.json
filename_extention = .json
Before JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Before JSON Enddd :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
After JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
After JSON End :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
TOP_ARCH :: begin %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
{
    "ARCH": {
        "CGRA": {
            "CONNECTIONS": {
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ]
            },
            "ISOCKETS": null,
            "SOCKETS": null,
            "SUBMODS": {
                "PE_MEM": [
                    {
                        "X": 0,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 0,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y1|"
                    }
                ],
                "PE_R1": [
                    {
                        "X": 1,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 1,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_R1_X1|_Y0|"
                    }
                ],
                "PE_R2": [
                    {
                        "X": 1,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 1,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_R2_X1|_Y1|"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "DP": {
            "CONNECTIONS": {
                "THIS.T_INT": [
                    "THIS.T"
                ]
            },
            "INPUTS": [
                "I1",
                "I2",
                "P"
            ],
            "INTERNALS": [
                "T_INT"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "T"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        },
        "FU": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 1,
                "AND": 1,
                "ARS": 1,
                "BR": 1,
                "CGT": 1,
                "CLT": 1,
                "CMERGE": 1,
                "CMP": 1,
                "DIV": 1,
                "JUMPL": 1,
                "LS": 1,
                "MOVC": 1,
                "MOVCL": 1,
                "MUL": 1,
                "NOP": 1,
                "OLOAD": 1,
                "OLOADB": 1,
                "OLOADCL": 1,
                "OLOADH": 1,
                "OR": 1,
                "OSTORE": 1,
                "OSTOREB": 1,
                "OSTOREH": 1,
                "RS": 1,
                "SELECT": 1,
                "SEXT": 1,
                "SUB": 1,
                "XOR": 1
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "FU_MEM": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 2,
                "AND": 2,
                "ARS": 2,
                "BR": 2,
                "CGT": 2,
                "CLT": 2,
                "CMERGE": 2,
                "CMP": 2,
                "DIV": 2,
                "JUMPL": 2,
                "LOAD": 2,
                "LOADB": 2,
                "LOADCL": 2,
                "LOADH": 2,
                "LS": 2,
                "MOVC": 2,
                "MOVCL": 2,
                "MUL": 2,
                "NOP": 2,
                "OLOAD": 2,
                "OLOADB": 2,
                "OLOADCL": 2,
                "OLOADH": 2,
                "OR": 2,
                "OSTORE": 2,
                "OSTOREB": 2,
                "OSTOREH": 2,
                "RS": 2,
                "SELECT": 2,
                "SEXT": 2,
                "STORE": 2,
                "STOREB": 2,
                "STOREH": 2,
                "SUB": 2,
                "XOR": 2
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_MEM": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU_MEM": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R1": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R2": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "RF": {
            "CONNECTIONS": {
                "THIS.R0": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R1": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R2": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R3": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.WP0": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ],
                "THIS.WP1": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ]
            },
            "INPUTS": [
                "WP0",
                "WP1"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "RP0",
                "RP1"
            ],
            "REGS": [
                "R0",
                "R1",
                "R2",
                "R3"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        }
    }
}
TOP_ARCH :: end %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Parse CGRA begins:
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
op = ADD, old lat = 2, new lat = 1
op = AND, old lat = 2, new lat = 1
op = ARS, old lat = 2, new lat = 1
op = BR, old lat = 2, new lat = 1
op = CGT, old lat = 2, new lat = 1
op = CLT, old lat = 2, new lat = 1
op = CMERGE, old lat = 2, new lat = 1
op = CMP, old lat = 2, new lat = 1
op = DIV, old lat = 2, new lat = 1
op = JUMPL, old lat = 2, new lat = 1
op = LS, old lat = 2, new lat = 1
op = MOVC, old lat = 2, new lat = 1
op = MOVCL, old lat = 2, new lat = 1
op = MUL, old lat = 2, new lat = 1
op = NOP, old lat = 2, new lat = 1
op = OLOAD, old lat = 2, new lat = 1
op = OLOADB, old lat = 2, new lat = 1
op = OLOADCL, old lat = 2, new lat = 1
op = OLOADH, old lat = 2, new lat = 1
op = OR, old lat = 2, new lat = 1
op = OSTORE, old lat = 2, new lat = 1
op = OSTOREB, old lat = 2, new lat = 1
op = OSTOREH, old lat = 2, new lat = 1
op = RS, old lat = 2, new lat = 1
op = SELECT, old lat = 2, new lat = 1
op = SEXT, old lat = 2, new lat = 1
op = SUB, old lat = 2, new lat = 1
op = XOR, old lat = 2, new lat = 1
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2
Parsing JSON Success!!!
EstablishTemporalLinkage started!.
EstablishTemporalLinkage done!.
Using II = 3
number of ports: 1920 number of edge: 5280Timing analysis between PEs done.!
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
Timing analysis between PE and closest memPE :: 
PE=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
all supported pointers : 
all required pointers : 
SPMs are not modelled, therefore ignoring supported pointers check.
inserting for : node=6,child:0
Populate Rec Cycles!
REC_CYCLE :: BE_Parent = 6
REC_CYCLE :: BE_Child = 0
REC_CYCLE :: BE_Parent's ancesotry : 
4,5,0,1,2,6,REC_CYCLE :: Done!
BE PARENT = 6,dist=3
BE CHILD = 0
Ancestory : 

RecPHI inserted : 0
BE PARENT = 6,dist=3
BE CHILD = 0
***********SORTED LIST*******************
Node=4,ASAP=0
Node=5,ASAP=1
Node=0,ASAP=2
Node=1,ASAP=3
Node=2,ASAP=4
Node=6,ASAP=5
Node=20008,ASAP=0
Node=10,ASAP=0
Node=9,ASAP=1
Node=20007,ASAP=5
Opening congestion file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_II=3.congestion.info!
Opening mapping csv file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_Iter=0.mapping.csv
Opening routeInfo log file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_Iter=0.routeInfo.log
MAP begin...
current node = 4,op = LOADB,unmapped nodes = 9,mapped nodes = 0,freeMemNodes = 24,unmappedMemNodes = 3,II = 3,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 24
getlatMinStartsPHI
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 0
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 1
candDestIn size = 24
Candidate Dests = 24
iteration:0

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0,cost=25500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0,cost=25500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,cost=23500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1,cost=25500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0,cost=23500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1,cost=23500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1,cost=25500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1,cost=23500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2,cost=25500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2,cost=23500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2,cost=24500

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2,cost=25500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2,cost=23500

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2,cost=24500
route estimation done...
estimatedRouteInfo[node].size = 24
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

node=4,op=LOADB is mapped to TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,lat=0
routing info ::
routing info done.
assigning node=4,to=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,starting t=2
op_lat = 2,nextPE = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
mappingLog4=4,2,1,0
Route success...
current node = 5,op = CMERGE,unmapped nodes = 8,mapped nodes = 1,freeMemNodes = 23,unmappedMemNodes = 2,II = 3,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = _0_0,mutexPathEn = 1,Iter = 0
Candidate Dests = 47
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 2
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 1
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 47
Candidate Dests = 47
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,2,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.P
route estimation done...
estimatedRouteInfo[node].size = 30
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:4 to:5
srcPortCount = 1
node=5,op=CMERGE is mapped to TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2,lat=2
routing info ::
parent routing port size = 6
fr:4 :: ,dest=4 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.T,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0_T,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.WEST_O,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.EAST_I,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0_P,lat=2
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,lat=2
routing info done.
assigning node=5,to=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2,starting t=0
op_lat = 1,nextPE = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
mappingLog4=5,1,1,2
Route success...
current node = 0,op = SELECT,unmapped nodes = 7,mapped nodes = 2,freeMemNodes = 23,unmappedMemNodes = 2,II = 3,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 46
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 3
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 2
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 46
Candidate Dests = 46
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,3,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::
route estimation done...
estimatedRouteInfo[node].size = 32
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:5 to:0
srcPortCount = 1
node=0,op=SELECT is mapped to TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0,lat=3
routing info ::
parent routing port size = 2
fr:5 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,lat=3
fr:5 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,lat=3
parent routing port size = 0
routing info done.
assigning node=0,to=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0,starting t=1
op_lat = 1,nextPE = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
mappingLog4=0,1,1,3
Route success...
current node = 1,op = ADD,unmapped nodes = 6,mapped nodes = 3,freeMemNodes = 23,unmappedMemNodes = 2,II = 3,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 45
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 4
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 3
RecSet(6,0) : 4,5,0,1,2,6,
maxLatency = 6
1,
2,6,
6,20007,
6 <-- 2 <-- 
asap:5
6	
asapMaxLat[asap]:5,prevLat:6,asapMaxOpLat[asap]:1
noDownStreamOps:1
asap:4
2	
asapMaxLat[asap]:4,prevLat:5,asapMaxOpLat[asap]:1
noDownStreamOps:2
asap:3
1	
asapMaxLat[asap]:3,prevLat:4,asapMaxOpLat[asap]:1
noDownStreamOps:2
getMaxLatencyBE done!
MaxLat = 3
IsMEMOp = 0
candDestIn size = 45
Candidate Dests = 0
iteration:0
iteration:1
iteration:2
iteration:3
iteration:4
iteration:5
iteration:6
iteration:7
iteration:8
iteration:9
iteration:10
iteration:11
iteration:12
iteration:13
iteration:14
iteration:15
iteration:16
iteration:17
iteration:18
iteration:19
iteration:20
iteration:21
iteration:22
iteration:23
iteration:24
iteration:25
iteration:26
iteration:27
iteration:28
iteration:29
route estimation done...
route estimation failed...
Map Failed!.
Increasing II to 4
xmlParse :: node iteration...
i=0,,idx= 4,,op=LOADB
i=1,,idx= 5,,op=CMERGE
i=2,,idx= 0,,op=SELECT
i=3,,idx= 1,,op=ADD
i=4,,idx= 2,,op=CMP
i=5,,idx= 20008,,op=MOVC
i=6,,idx= 10,,op=MOVC
i=7,,idx= 6,,op=CMERGE
i=8,,idx= 20007,,op=STOREB
i=9,,idx= 9,,op=STOREB
NODELIST SIZE = 10
Parsing Connections...
idx=4|Inputs=|Outputs=5,nextiter = 09,nextiter = 0|RecParents=
idx=5|Inputs=4,|Outputs=0,nextiter = 0|RecParents=
idx=0|Inputs=5,6,|Outputs=1,nextiter = 0|RecParents=
idx=1|Inputs=0,|Outputs=2,nextiter = 06,nextiter = 0|RecParents=
idx=2|Inputs=1,|Outputs=6,nextiter = 020007,nextiter = 0|RecParents=
idx=20008|Inputs=|Outputs=20007,nextiter = 0|RecParents=
idx=10|Inputs=|Outputs=9,nextiter = 0|RecParents=
idx=6|Inputs=2,1,|Outputs=0,nextiter = 1|RecParents=
idx=20007|Inputs=20008,2,|Outputs=|RecParents=
idx=9|Inputs=4,10,|Outputs=|RecParents=
Printing DFG...
idx=4,OP=LOADB|Parents=|Children=5,9,
idx=5,OP=CMERGE|Parents=4,|Children=0,
idx=0,OP=SELECT|Parents=5,6,|Children=1,
idx=1,OP=ADD|Parents=0,|Children=2,6,
idx=2,OP=CMP|Parents=1,|Children=6,20007,
idx=20008,OP=MOVC|Parents=|Children=20007,
idx=10,OP=MOVC|Parents=|Children=9,
idx=6,OP=CMERGE|Parents=2,1,|Children=0,
idx=20007,OP=STOREB|Parents=20008,2,|Children=
idx=9,OP=STOREB|Parents=4,10,|Children=
Printing DFG Done!
cgra_json_name = stdnoc_2x2tiles_2x2PEs.json
filename_extention = .json
Before JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Before JSON Enddd :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
fromx = 0,fromy = 0,tox = 0,toy = -1
fromx = 0,fromy = 0,tox = 1,toy = 0
fromx = 0,fromy = 0,tox = -1,toy = 0
fromx = 0,fromy = 0,tox = 0,toy = 1
After JSON Begin :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
After JSON End :: %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
TOP_ARCH :: begin %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
{
    "ARCH": {
        "CGRA": {
            "CONNECTIONS": {
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X0|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X0|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X0|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y0|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y0|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y0|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_I"
                ],
                "TILE_X1|_Y0|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_MEM_X0|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.WEST_O": [
                    "TILE_X0|_Y1|_PE_R2_X1|_Y1|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_CLSTR_O": [
                    "TILE_X1|_Y0|_PE_R1_X1|_Y0|.SOUTH_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.NORTH_O": [
                    "TILE_X1|_Y0|_PE_R2_X1|_Y1|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_O": [
                    "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_CLSTR_O": [
                    "TILE_X0|_Y1|_PE_R1_X1|_Y0|.EAST_CLSTR_I"
                ],
                "TILE_X1|_Y1|_PE_R1_X1|_Y0|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y0|.EAST_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.NORTH_O": [
                    "TILE_X1|_Y1|_PE_R1_X1|_Y0|.SOUTH_I"
                ],
                "TILE_X1|_Y1|_PE_R2_X1|_Y1|.WEST_O": [
                    "TILE_X1|_Y1|_PE_MEM_X0|_Y1|.EAST_I"
                ]
            },
            "ISOCKETS": null,
            "SOCKETS": null,
            "SUBMODS": {
                "PE_MEM": [
                    {
                        "X": 0,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 0,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 0,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_MEM_X0|_Y1|"
                    },
                    {
                        "X": 2,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y0|"
                    },
                    {
                        "X": 2,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_MEM_X0|_Y1|"
                    }
                ],
                "PE_R1": [
                    {
                        "X": 1,
                        "Y": 0,
                        "name": "TILE_X0|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 0,
                        "name": "TILE_X1|_Y0|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 1,
                        "Y": 2,
                        "name": "TILE_X0|_Y1|_PE_R1_X1|_Y0|"
                    },
                    {
                        "X": 3,
                        "Y": 2,
                        "name": "TILE_X1|_Y1|_PE_R1_X1|_Y0|"
                    }
                ],
                "PE_R2": [
                    {
                        "X": 1,
                        "Y": 1,
                        "name": "TILE_X0|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 1,
                        "name": "TILE_X1|_Y0|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 1,
                        "Y": 3,
                        "name": "TILE_X0|_Y1|_PE_R2_X1|_Y1|"
                    },
                    {
                        "X": 3,
                        "Y": 3,
                        "name": "TILE_X1|_Y1|_PE_R2_X1|_Y1|"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "DP": {
            "CONNECTIONS": {
                "THIS.T_INT": [
                    "THIS.T"
                ]
            },
            "INPUTS": [
                "I1",
                "I2",
                "P"
            ],
            "INTERNALS": [
                "T_INT"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "T"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        },
        "FU": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 1,
                "AND": 1,
                "ARS": 1,
                "BR": 1,
                "CGT": 1,
                "CLT": 1,
                "CMERGE": 1,
                "CMP": 1,
                "DIV": 1,
                "JUMPL": 1,
                "LS": 1,
                "MOVC": 1,
                "MOVCL": 1,
                "MUL": 1,
                "NOP": 1,
                "OLOAD": 1,
                "OLOADB": 1,
                "OLOADCL": 1,
                "OLOADH": 1,
                "OR": 1,
                "OSTORE": 1,
                "OSTOREB": 1,
                "OSTOREH": 1,
                "RS": 1,
                "SELECT": 1,
                "SEXT": 1,
                "SUB": 1,
                "XOR": 1
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "FU_MEM": {
            "CONNECTIONS": {
                "DP0.T": [
                    "THIS.DP0_T"
                ],
                "THIS.DP0_I1": [
                    "DP0.I1"
                ],
                "THIS.DP0_I2": [
                    "DP0.I2"
                ],
                "THIS.DP0_P": [
                    "DP0.P"
                ]
            },
            "INPUTS": [
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OPS": {
                "ADD": 2,
                "AND": 2,
                "ARS": 2,
                "BR": 2,
                "CGT": 2,
                "CLT": 2,
                "CMERGE": 2,
                "CMP": 2,
                "DIV": 2,
                "JUMPL": 2,
                "LOAD": 2,
                "LOADB": 2,
                "LOADCL": 2,
                "LOADH": 2,
                "LS": 2,
                "MOVC": 2,
                "MOVCL": 2,
                "MUL": 2,
                "NOP": 2,
                "OLOAD": 2,
                "OLOADB": 2,
                "OLOADCL": 2,
                "OLOADH": 2,
                "OR": 2,
                "OSTORE": 2,
                "OSTOREB": 2,
                "OSTOREH": 2,
                "RS": 2,
                "SELECT": 2,
                "SEXT": 2,
                "STORE": 2,
                "STOREB": 2,
                "STOREH": 2,
                "SUB": 2,
                "XOR": 2
            },
            "OUTPUTS": [
                "DP0_T"
            ],
            "SOCKETS": null,
            "SUBMODS": {
                "DP": [
                    {
                        "name": "DP0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_MEM": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU_MEM": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R1": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "PE_R2": {
            "CONNECTIONS": {
                "FU0.DP0_T": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.WP0",
                    "THIS.WP1"
                ],
                "RF0.RP0": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "RF0.RP1": [
                    "THIS.NORTH_O",
                    "THIS.EAST_O",
                    "THIS.WEST_O",
                    "THIS.SOUTH_O",
                    "THIS.NORTH_CLSTR_O",
                    "THIS.EAST_CLSTR_O",
                    "THIS.WEST_CLSTR_O",
                    "THIS.SOUTH_CLSTR_O",
                    "THIS.DP0_I1",
                    "THIS.DP0_I2",
                    "THIS.DP0_P"
                ],
                "THIS.DP0_I1": [
                    "FU0.DP0_I1",
                    "FU0.DP0_I1"
                ],
                "THIS.DP0_I2": [
                    "FU0.DP0_I2",
                    "FU0.DP0_I2"
                ],
                "THIS.DP0_P": [
                    "FU0.DP0_P",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.EAST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.I1": [
                    "FU0.DP0_I1"
                ],
                "THIS.I2": [
                    "FU0.DP0_I2"
                ],
                "THIS.NORTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.NORTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.P": [
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.SOUTH_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_CLSTR_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WEST_I": [
                    "RF0.WP0",
                    "RF0.WP1",
                    "FU0.DP0_I1",
                    "FU0.DP0_I2",
                    "FU0.DP0_P"
                ],
                "THIS.WP0": [
                    "RF0.WP0"
                ],
                "THIS.WP1": [
                    "RF0.WP1"
                ]
            },
            "INPUTS": [
                "NORTH_I",
                "WEST_I",
                "EAST_I",
                "SOUTH_I",
                "NORTH_CLSTR_I",
                "WEST_CLSTR_I",
                "EAST_CLSTR_I",
                "SOUTH_CLSTR_I",
                "I1",
                "I2",
                "P"
            ],
            "INTERNAL": [],
            "INTERNALS": [
                "WP0",
                "WP1",
                "DP0_I1",
                "DP0_I2",
                "DP0_P",
                "DP0_I1",
                "DP0_I2",
                "DP0_P"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "NORTH_O",
                "WEST_O",
                "EAST_O",
                "SOUTH_O",
                "NORTH_CLSTR_O",
                "WEST_CLSTR_O",
                "EAST_CLSTR_O",
                "SOUTH_CLSTR_O",
                "T"
            ],
            "REGS": [],
            "SOCKETS": null,
            "SUBMODS": {
                "FU": [
                    {
                        "name": "FU0"
                    }
                ],
                "RF": [
                    {
                        "name": "RF0"
                    }
                ]
            },
            "TSOCKETS": null
        },
        "RF": {
            "CONNECTIONS": {
                "THIS.R0": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R1": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R2": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.R3": [
                    "THIS.RP0",
                    "THIS.RP1"
                ],
                "THIS.WP0": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ],
                "THIS.WP1": [
                    "THIS.R0",
                    "THIS.R1",
                    "THIS.R2",
                    "THIS.R3"
                ]
            },
            "INPUTS": [
                "WP0",
                "WP1"
            ],
            "ISOCKETS": null,
            "OUTPUTS": [
                "RP0",
                "RP1"
            ],
            "REGS": [
                "R0",
                "R1",
                "R2",
                "R3"
            ],
            "SOCKETS": null,
            "SUBMODS": null,
            "TSOCKETS": null
        }
    }
}
TOP_ARCH :: end %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Parse CGRA begins:
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
op = ADD, old lat = 2, new lat = 1
op = AND, old lat = 2, new lat = 1
op = ARS, old lat = 2, new lat = 1
op = BR, old lat = 2, new lat = 1
op = CGT, old lat = 2, new lat = 1
op = CLT, old lat = 2, new lat = 1
op = CMERGE, old lat = 2, new lat = 1
op = CMP, old lat = 2, new lat = 1
op = DIV, old lat = 2, new lat = 1
op = JUMPL, old lat = 2, new lat = 1
op = LS, old lat = 2, new lat = 1
op = MOVC, old lat = 2, new lat = 1
op = MOVCL, old lat = 2, new lat = 1
op = MUL, old lat = 2, new lat = 1
op = NOP, old lat = 2, new lat = 1
op = OLOAD, old lat = 2, new lat = 1
op = OLOADB, old lat = 2, new lat = 1
op = OLOADCL, old lat = 2, new lat = 1
op = OLOADH, old lat = 2, new lat = 1
op = OR, old lat = 2, new lat = 1
op = OSTORE, old lat = 2, new lat = 1
op = OSTOREB, old lat = 2, new lat = 1
op = OSTOREH, old lat = 2, new lat = 1
op = RS, old lat = 2, new lat = 1
op = SELECT, old lat = 2, new lat = 1
op = SEXT, old lat = 2, new lat = 1
op = SUB, old lat = 2, new lat = 1
op = XOR, old lat = 2, new lat = 1
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2
type=el.key():PE_MEM
type=el.key():PE_R1
type=el.key():PE_R2
type=el.key():PE_MEM
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3
Parsing module  :: module name = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3
Parsing module  :: module name = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3
Parsing module  :: module name = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y0|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_MEM_X0|_Y1|
name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3
Parsing module  :: module name = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3, type = PE_MEM
Parsing module  :: module name = FU0, type = FU_MEM
op = ADD, old lat = 1, new lat = 2
op = AND, old lat = 1, new lat = 2
op = ARS, old lat = 1, new lat = 2
op = BR, old lat = 1, new lat = 2
op = CGT, old lat = 1, new lat = 2
op = CLT, old lat = 1, new lat = 2
op = CMERGE, old lat = 1, new lat = 2
op = CMP, old lat = 1, new lat = 2
op = DIV, old lat = 1, new lat = 2
op = JUMPL, old lat = 1, new lat = 2
op = LS, old lat = 1, new lat = 2
op = MOVC, old lat = 1, new lat = 2
op = MOVCL, old lat = 1, new lat = 2
op = MUL, old lat = 1, new lat = 2
op = NOP, old lat = 1, new lat = 2
op = OLOAD, old lat = 1, new lat = 2
op = OLOADB, old lat = 1, new lat = 2
op = OLOADCL, old lat = 1, new lat = 2
op = OLOADH, old lat = 1, new lat = 2
op = OR, old lat = 1, new lat = 2
op = OSTORE, old lat = 1, new lat = 2
op = OSTOREB, old lat = 1, new lat = 2
op = OSTOREH, old lat = 1, new lat = 2
op = RS, old lat = 1, new lat = 2
op = SELECT, old lat = 1, new lat = 2
op = SEXT, old lat = 1, new lat = 2
op = SUB, old lat = 1, new lat = 2
op = XOR, old lat = 1, new lat = 2
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R1
name = sm[name]:TILE_X0|_Y0|_PE_R1_X1|_Y0|
name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3
Parsing module  :: module name = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R1_X1|_Y0|
name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3
Parsing module  :: module name = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R1_X1|_Y0|
name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3
Parsing module  :: module name = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R1_X1|_Y0|
name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3
Parsing module  :: module name = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3, type = PE_R1
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
type=el.key():PE_R2
name = sm[name]:TILE_X0|_Y0|_PE_R2_X1|_Y1|
name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3
Parsing module  :: module name = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y0|_PE_R2_X1|_Y1|
name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3
Parsing module  :: module name = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X0|_Y1|_PE_R2_X1|_Y1|
name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3
Parsing module  :: module name = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
name = sm[name]:TILE_X1|_Y1|_PE_R2_X1|_Y1|
name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3
Parsing module  :: module name = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3, type = PE_R2
Parsing module  :: module name = FU0, type = FU
Parsing module  :: module name = DP0, type = DP
Parsing module  :: module name = RF0, type = RF
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3
dest mod str = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3
dest mod str = TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3
Parsing JSON Success!!!
EstablishTemporalLinkage started!.
EstablishTemporalLinkage done!.
Using II = 4
number of ports: 2560 number of edge: 6872Timing analysis between PEs done.!
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=1
PE1=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	PE2=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
Timing analysis between PE and closest memPE :: 
PE=TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0	time_dist=0
PE=TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0	time_dist=0
all supported pointers : 
all required pointers : 
SPMs are not modelled, therefore ignoring supported pointers check.
inserting for : node=6,child:0
Populate Rec Cycles!
REC_CYCLE :: BE_Parent = 6
REC_CYCLE :: BE_Child = 0
REC_CYCLE :: BE_Parent's ancesotry : 
4,5,0,1,2,6,REC_CYCLE :: Done!
BE PARENT = 6,dist=3
BE CHILD = 0
Ancestory : 

RecPHI inserted : 0
BE PARENT = 6,dist=3
BE CHILD = 0
***********SORTED LIST*******************
Node=4,ASAP=0
Node=5,ASAP=1
Node=0,ASAP=2
Node=1,ASAP=3
Node=2,ASAP=4
Node=6,ASAP=5
Node=20008,ASAP=0
Node=10,ASAP=0
Node=9,ASAP=1
Node=20007,ASAP=5
Opening congestion file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_II=4.congestion.info!
Opening mapping csv file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_Iter=0.mapping.csv
Opening routeInfo log file : DFG.xmlstdnoc_2x2tiles_2x2PEs.json_MTP=1_Iter=0.routeInfo.log
MAP begin...
current node = 4,op = LOADB,unmapped nodes = 9,mapped nodes = 0,freeMemNodes = 32,unmappedMemNodes = 3,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 32
getlatMinStartsPHI
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 0
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 1
candDestIn size = 32
Candidate Dests = 32
iteration:0

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0,cost=22375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0,cost=22375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1,cost=22375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1,cost=20375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1,cost=20375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1,cost=22375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,cost=20375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0,cost=20375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2,cost=22375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2,cost=20375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2,cost=22375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2,cost=20375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3,cost=22375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3,cost=20375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3,cost=21375

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3,cost=22375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3,cost=20375

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3,cost=21375
route estimation done...
estimatedRouteInfo[node].size = 32
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

node=4,op=LOADB is mapped to TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1,lat=1
routing info ::
routing info done.
assigning node=4,to=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1,starting t=3
op_lat = 2,nextPE = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3
mappingLog4=4,2,2,1
Route success...
current node = 5,op = CMERGE,unmapped nodes = 8,mapped nodes = 1,freeMemNodes = 31,unmappedMemNodes = 2,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = _0_0,mutexPathEn = 1,Iter = 0
Candidate Dests = 63
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 3
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 1
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 63
Candidate Dests = 63
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.P
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.P
route estimation done...
estimatedRouteInfo[node].size = 49
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:4 to:5
srcPortCount = 1
node=5,op=CMERGE is mapped to TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3,lat=3
routing info ::
parent routing port size = 6
fr:4 :: ,dest=4 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0_T,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.WEST_O,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.EAST_I,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0_P,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,lat=3
routing info done.
assigning node=5,to=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3,starting t=0
op_lat = 1,nextPE = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0
mappingLog4=5,1,2,3
Route success...
current node = 0,op = SELECT,unmapped nodes = 7,mapped nodes = 2,freeMemNodes = 31,unmappedMemNodes = 2,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 62
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 4
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 2
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 62
Candidate Dests = 62
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,4,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 5
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1
path from parent Exist::
route estimation done...
estimatedRouteInfo[node].size = 53
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:5 to:0
srcPortCount = 1
node=0,op=SELECT is mapped to TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0,lat=4
routing info ::
parent routing port size = 2
fr:5 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,lat=4
fr:5 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I1,lat=4
parent routing port size = 0
routing info done.
assigning node=0,to=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0,starting t=1
op_lat = 1,nextPE = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1
mappingLog4=0,1,2,4
Route success...
current node = 1,op = ADD,unmapped nodes = 6,mapped nodes = 3,freeMemNodes = 31,unmappedMemNodes = 2,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 61
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 5
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 3
RecSet(6,0) : 4,5,0,1,2,6,
maxLatency = 8
1,
2,6,
6,20007,
6 <-- 2 <-- 
asap:5
6	
asapMaxLat[asap]:7,prevLat:8,asapMaxOpLat[asap]:1
noDownStreamOps:1
asap:4
2	
asapMaxLat[asap]:6,prevLat:7,asapMaxOpLat[asap]:1
noDownStreamOps:2
asap:3
1	
asapMaxLat[asap]:5,prevLat:6,asapMaxOpLat[asap]:1
noDownStreamOps:2
getMaxLatencyBE done!
MaxLat = 5
IsMEMOp = 0
candDestIn size = 61
Candidate Dests = 8
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,5,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 0
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,5,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 0
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,5,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 0
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,5,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 0
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,5,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 0
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,5,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 0
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,5,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 0
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,5,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 0
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1.FU0.DP0.I1
route estimation done...
estimatedRouteInfo[node].size = 5
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:0 to:1
srcPortCount = 1
node=1,op=ADD is mapped to TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1,lat=5
routing info ::
parent routing port size = 2
fr:0 :: ,dest=0 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.T,lat=5
fr:0 :: ,dest=1 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1.FU0.DP0.I1,lat=5
routing info done.
assigning node=1,to=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T1,starting t=2
op_lat = 1,nextPE = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2
mappingLog4=1,1,2,5
Route success...
current node = 2,op = CMP,unmapped nodes = 5,mapped nodes = 4,freeMemNodes = 31,unmappedMemNodes = 2,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 60
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 6
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 4
RecSet(6,0) : 4,5,0,1,2,6,
maxLatency = 8
2,
6,20007,
6 <-- 
asap:5
6	
asapMaxLat[asap]:7,prevLat:8,asapMaxOpLat[asap]:1
noDownStreamOps:1
asap:4
2	
asapMaxLat[asap]:6,prevLat:7,asapMaxOpLat[asap]:1
noDownStreamOps:1
getMaxLatencyBE done!
MaxLat = 6
IsMEMOp = 0
candDestIn size = 60
Candidate Dests = 8
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 1
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 1
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 1
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2.FU0.DP0.I1
route estimation done...
estimatedRouteInfo[node].size = 5
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:1 to:2
srcPortCount = 1
node=2,op=CMP is mapped to TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2,lat=6
routing info ::
parent routing port size = 2
fr:1 :: ,dest=1 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,lat=6
fr:1 :: ,dest=2 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,lat=6
routing info done.
assigning node=2,to=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2,starting t=3
op_lat = 1,nextPE = TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3
mappingLog4=2,1,2,6
Route success...
current node = 6,op = CMERGE,unmapped nodes = 4,mapped nodes = 5,freeMemNodes = 31,unmappedMemNodes = 2,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = _0_1,mutexPathEn = 1,Iter = 0
child=0,childOpType= I2
Candidate Dests = 59
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 6
getlatMinStartsPHI :: minLat = 7
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 5
RecSet(6,0) : 4,5,0,1,2,6,
maxLatency = 8
asap:5
6	
asapMaxLat[asap]:7,prevLat:8,asapMaxOpLat[asap]:1
noDownStreamOps:0
getMaxLatencyBE done!
MaxLat = 7
IsMEMOp = 0
candDestIn size = 59
Candidate Dests = 4
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.P
path from parent Exist::
next Already mapped child::
child is executed on next iteration (rec child)::
already child Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,8,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I2,8,exist_child = 0
lat = 8,PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0,t=0
path from child Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.P
path from parent Exist::
next Already mapped child::
child is executed on next iteration (rec child)::
already child Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.T,8,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I2,8,exist_child = 0
lat = 8,PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0,t=0
path from child Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3.FU0.DP0.P
path from parent Exist::
next Already mapped child::
child is executed on next iteration (rec child)::
already child Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,8,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I2,8,exist_child = 0
lat = 8,PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0,t=0
path from child Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,6,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1,7,,parent_node = 1
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.I1
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3.FU0.DP0.P
path from parent Exist::
next Already mapped child::
child is executed on next iteration (rec child)::
already child Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0.FU0.DP0.T,8,--->CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I2,8,exist_child = 0
lat = 8,PE=TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0,t=0
path from child Exist::
route estimation done...
estimatedRouteInfo[node].size = 4
Route begin...
alreadyMappedChilds = 1
assigning path from:6 to:0
srcPortCount = 0
Route success :: from=CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.T--> to=CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I2|node=6
to:0,CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.T
to:0,CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0_T
to:0,CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.SOUTH_CLSTR_O
to:0,CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.NORTH_CLSTR_I
to:0,CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0_I2
to:0,CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I2
Already Mapped child Routes....
to:0 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0.T
to:0 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.FU0.DP0_T
to:0 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0.SOUTH_CLSTR_O
to:0 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.NORTH_CLSTR_I
to:0 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0_I2
to:0 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T0.FU0.DP0.I2


assigning path from:2 to:6
srcPortCount = 1
assigning path from:1 to:6
srcPortCount = 1
node=6,op=CMERGE is mapped to TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3,lat=7
routing info ::
parent routing port size = 6
fr:2 :: ,dest=2 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0_T,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.NORTH_CLSTR_O,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.SOUTH_CLSTR_I,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0_P,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,lat=7
parent routing port size = 12
fr:1 :: ,dest=1 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,lat=6
fr:1 :: ,dest=2 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0.I1,lat=6
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.FU0.DP0_T,lat=6
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T2.NORTH_CLSTR_O,lat=6
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.SOUTH_CLSTR_I,lat=6
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.RF0.WP0,lat=6
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.RF0.R2_RO,lat=6
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.RF0.R2_RI,lat=7
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.RF0.RP1,lat=7
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.DP0_I1,lat=7
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0_I1,lat=7
fr:1 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.I1,lat=7
routing info done.
assigning node=6,to=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3,starting t=0
op_lat = 1,nextPE = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0
mappingLog4=6,1,0,7
Route success...
current node = 20008,op = MOVC,unmapped nodes = 3,mapped nodes = 6,freeMemNodes = 31,unmappedMemNodes = 2,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 58
getlatMinStartsPHI
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 0
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 58
Candidate Dests = 58
iteration:0

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0,cost=11200

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0,cost=19651

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0,cost=19651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0,cost=13200

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1,cost=19751

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0,cost=11200

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1,cost=18751

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1,cost=10300

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1,cost=11300

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1,cost=10300

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1,cost=11300

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1,cost=18751

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1,cost=18751

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1,cost=17751

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1,cost=18751

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1,cost=19751

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0,cost=11200

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0,cost=10200

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0,cost=12200

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0,cost=12200

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,cost=17651

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0,cost=17651

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1,cost=12300

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1,cost=12300

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1,cost=13300

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2,cost=19451

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2,cost=18451

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2,cost=18451

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2,cost=17451

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2,cost=18451

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2,cost=19451

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2,cost=17451

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2,cost=18451

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2,cost=10000

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2,cost=11000

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2,cost=10000

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2,cost=11000

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2,cost=12000

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2,cost=12000

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2,cost=13000

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3,cost=19551

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3,cost=17551

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3,cost=19551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3,cost=11100

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3,cost=10100

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3,cost=11100

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3,cost=12100

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3,cost=12100

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3,cost=13100
route estimation done...
estimatedRouteInfo[node].size = 58
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

node=20008,op=MOVC is mapped to TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2,lat=2
routing info ::
routing info done.
assigning node=20008,to=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2,starting t=3
op_lat = 1,nextPE = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3
mappingLog4=20008,1,0,2
Route success...
current node = 10,op = MOVC,unmapped nodes = 2,mapped nodes = 7,freeMemNodes = 31,unmappedMemNodes = 2,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 57
getlatMinStartsPHI
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 0
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 0
candDestIn size = 57
Candidate Dests = 57
iteration:0

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R1_X1|_Y0|-T0,cost=11300

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0,cost=18751

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0,cost=19751

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0,cost=19751

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R2_X1|_Y1|-T0,cost=13300

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1,cost=19451

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R1_X1|_Y0|-T0,cost=11300

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1,cost=18451

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1,cost=10000

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R1_X1|_Y0|-T1,cost=11000

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R1_X1|_Y0|-T1,cost=10000

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R2_X1|_Y1|-T1,cost=11000

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1,cost=18451

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1,cost=18451

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1,cost=17451

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1,cost=18451

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1,cost=19451

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R2_X1|_Y1|-T0,cost=11300

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R1_X1|_Y0|-T0,cost=10300

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R2_X1|_Y1|-T0,cost=12300

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_R2_X1|_Y1|-T0,cost=12300

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0,cost=17751

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0,cost=18751

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0,cost=18751

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0,cost=17751

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0,cost=18751

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R2_X1|_Y1|-T1,cost=12000

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_R2_X1|_Y1|-T1,cost=12000

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R2_X1|_Y1|-T1,cost=13000

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2,cost=19551

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2,cost=17551

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2,cost=19551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2,cost=17551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2,cost=18551

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R1_X1|_Y0|-T2,cost=11100

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R1_X1|_Y0|-T2,cost=10100

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R2_X1|_Y1|-T2,cost=11100

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R2_X1|_Y1|-T2,cost=12100

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_R2_X1|_Y1|-T2,cost=12100

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R2_X1|_Y1|-T2,cost=13100

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3,cost=19651

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3,cost=17651

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3,cost=19651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3,cost=18651

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R1_X1|_Y0|-T3,cost=11200

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R1_X1|_Y0|-T3,cost=10200

Next candidate destination:
path from parent Exist::
TILE_X0|_Y0|_PE_R2_X1|_Y1|-T3,cost=11200

Next candidate destination:
path from parent Exist::
TILE_X1|_Y0|_PE_R2_X1|_Y1|-T3,cost=12200

Next candidate destination:
path from parent Exist::
TILE_X0|_Y1|_PE_R2_X1|_Y1|-T3,cost=12200

Next candidate destination:
path from parent Exist::
TILE_X1|_Y1|_PE_R2_X1|_Y1|-T3,cost=13200
route estimation done...
estimatedRouteInfo[node].size = 57
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

node=10,op=MOVC is mapped to TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1,lat=1
routing info ::
routing info done.
assigning node=10,to=TILE_X0|_Y0|_PE_R1_X1|_Y0|-T1,starting t=2
op_lat = 1,nextPE = TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2
mappingLog4=10,1,0,1
Route success...
current node = 9,op = STOREB,unmapped nodes = 1,mapped nodes = 8,freeMemNodes = 31,unmappedMemNodes = 2,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 31
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 3
getlatMinStartsPHI :: minLat = 3
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 1
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 1
candDestIn size = 31
Candidate Dests = 31
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,5,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,5,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,5,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,4,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,4,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,4,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,6,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,6,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,6,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1,3,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Path Failed :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1,3,,parent_node = 10
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,3,,parent_node = 4
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,2,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1,3,,parent_node = 10
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1
route estimation done...
estimatedRouteInfo[node].size = 22
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:4 to:9
srcPortCount = 2
assigning path from:10 to:9
srcPortCount = 1
node=9,op=STOREB is mapped to TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3,lat=3
routing info ::
parent routing port size = 10
fr:4 :: ,dest=4 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.T,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0_T,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.WEST_O,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.EAST_I,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0_P,lat=3
fr:4 :: ,dest=5 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,lat=3
fr:4 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.NORTH_O,lat=3
fr:4 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.SOUTH_I,lat=3
fr:4 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0_P,lat=3
fr:4 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,lat=3
parent routing port size = 12
fr:10 :: ,dest=10 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0.T,lat=2
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.FU0.DP0_T,lat=2
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T2.EAST_O,lat=2
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.WEST_I,lat=2
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.RF0.WP0,lat=2
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.RF0.R0_RO,lat=2
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.RF0.R0_RI,lat=3
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.RF0.RP0,lat=3
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.SOUTH_O,lat=3
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.NORTH_I,lat=3
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0_I1,lat=3
fr:10 :: ,dest=9 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.I1,lat=3
routing info done.
assigning node=9,to=TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3,starting t=1
op_lat = 2,nextPE = TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1
mappingLog4=9,2,1,3
Route success...
parentRoutingPortCountEnd=22
addedRoutingParentPorts=16
parentRoutingPortCount=7
current node = 20007,op = STOREB,unmapped nodes = 0,mapped nodes = 9,freeMemNodes = 30,unmappedMemNodes = 1,II = 4,btCredits = 0,CGRA=stdnoc_2x2tiles_2x2PEs.json,MaxHops=4,BB = ,mutexPathEn = 1,Iter = 0
Candidate Dests = 30
getlatMinStartsPHI
getlatMinStartsPHI :: minLat = 7
getlatMinStartsPHI :: minLat = 7
getLatCandDests
modifyMaxLatCandDest
getMaxLatencyBE started!
NODE ASAP = 5
getMaxLatencyBE done!
MaxLat = 100000000
IsMEMOp = 1
candDestIn size = 30
Candidate Dests = 30
iteration:0

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,8,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,8,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,8,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,8,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,8,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,8,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,9,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,9,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,9,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,9,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,9,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,9,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,9,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,9,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,9,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,9,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P,9,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1,9,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P,9,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1,9,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T1.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,8,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,8,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P,8,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1,8,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,8,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,8,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,8,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,8,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P,8,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1,8,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T0.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,10,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,10,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,10,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,10,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,10,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,10,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,10,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,10,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,10,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,10,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,10,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,10,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P,10,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1,10,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P,10,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1,10,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T2.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y0|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X0|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,3,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1,7,,parent_node = 20008
par Estimate Parent to Child Path Exist:: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1
path from parent Exist::

Next candidate destination:
next possible start::
par Estimating PathCGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,7,--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P,7,,parent_node = 2
par Estimate Path Failed :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T--->CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y1|-T3.FU0.DP0.P
route estimation done...
estimatedRouteInfo[node].size = 25
Route begin...
alreadyMappedChilds = 0
Already Mapped child Routes....

assigning path from:2 to:20007
srcPortCount = 2
assigning path from:20008 to:20007
srcPortCount = 1
node=20007,op=STOREB is mapped to TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3,lat=7
routing info ::
parent routing port size = 22
fr:20008 :: ,dest=20008 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,lat=3
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0_T,lat=3
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.EAST_O,lat=3
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.WEST_I,lat=3
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.RF0.WP1,lat=3
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T3.RF0.R3_RO,lat=3
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.RF0.R3_RI,lat=4
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.RF0.RP1,lat=4
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y0|-T0.SOUTH_O,lat=4
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.NORTH_I,lat=4
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.RF0.WP0,lat=4
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T0.RF0.R1_RO,lat=4
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.RF0.R1_RI,lat=5
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T1.RF0.R1_RO,lat=5
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.RF0.R1_RI,lat=6
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T2.RF0.R1_RO,lat=6
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.RF0.R1_RI,lat=7
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.RF0.RP0,lat=7
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y0|_PE_MEM_X0|_Y1|-T3.SOUTH_O,lat=7
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.NORTH_I,lat=7
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0_I1,lat=7
fr:20008 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.I1,lat=7
parent routing port size = 10
fr:2 :: ,dest=2 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0.T,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.FU0.DP0_T,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.NORTH_CLSTR_O,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.SOUTH_CLSTR_I,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0_P,lat=7
fr:2 :: ,dest=6 :: CGRA_Ins.TILE_X0|_Y0|_PE_R1_X1|_Y0|-T3.FU0.DP0.P,lat=7
fr:2 :: ,dest=20007 :: CGRA_Ins.TILE_X0|_Y1|_PE_R1_X1|_Y0|-T3.EAST_O,lat=7
fr:2 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.WEST_I,lat=7
fr:2 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0_P,lat=7
fr:2 :: ,dest=20007 :: CGRA_Ins.TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3.FU0.DP0.P,lat=7
routing info done.
assigning node=20007,to=TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T3,starting t=1
op_lat = 2,nextPE = TILE_X1|_Y1|_PE_MEM_X0|_Y0|-T1
mappingLog4=20007,2,2,7
Route success...
parentRoutingPortCountEnd=32
addedRoutingParentPorts=26
parentRoutingPortCount=7
****************************************
Upperbound II = 4
On iter = 0
****************************************
noCongestion!
noConflicts!
Map Success!.
Checking conflict compatibility!
Final II:4
Time measured:1.9171seconds.
