{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622091153484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622091153497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 13:52:33 2021 " "Processing started: Thu May 27 13:52:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622091153497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622091153497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622091153497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622091154029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622091154029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_project.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_project " "Found entity 1: digital_project" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622091163045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622091163045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_project.v(20) " "Verilog HDL Implicit Net warning at digital_project.v(20): created implicit net for \"rstn\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "year digital_project.v(25) " "Verilog HDL Implicit Net warning at digital_project.v(25): created implicit net for \"year\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "month digital_project.v(26) " "Verilog HDL Implicit Net warning at digital_project.v(26): created implicit net for \"month\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "day digital_project.v(27) " "Verilog HDL Implicit Net warning at digital_project.v(27): created implicit net for \"day\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second digital_project.v(28) " "Verilog HDL Implicit Net warning at digital_project.v(28): created implicit net for \"second\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minute digital_project.v(29) " "Verilog HDL Implicit Net warning at digital_project.v(29): created implicit net for \"minute\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour digital_project.v(30) " "Verilog HDL Implicit Net warning at digital_project.v(30): created implicit net for \"hour\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_10 digital_project.v(35) " "Verilog HDL Implicit Net warning at digital_project.v(35): created implicit net for \"sec_10\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec1 digital_project.v(36) " "Verilog HDL Implicit Net warning at digital_project.v(36): created implicit net for \"sec1\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_10 digital_project.v(41) " "Verilog HDL Implicit Net warning at digital_project.v(41): created implicit net for \"min_10\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min1 digital_project.v(42) " "Verilog HDL Implicit Net warning at digital_project.v(42): created implicit net for \"min1\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_10 digital_project.v(47) " "Verilog HDL Implicit Net warning at digital_project.v(47): created implicit net for \"hour_10\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour1 digital_project.v(48) " "Verilog HDL Implicit Net warning at digital_project.v(48): created implicit net for \"hour1\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_project " "Elaborating entity \"digital_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622091163075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622091163091 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622091163091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:TIME " "Elaborating entity \"clock\" for hierarchy \"clock:TIME\"" {  } { { "digital_project.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkone_gen.v 1 1 " "Using design file clkone_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkone_gen " "Found entity 1: clkone_gen" {  } { { "clkone_gen.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clkone_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622091163108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622091163108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkone_gen clock:TIME\|clkone_gen:U0 " "Elaborating entity \"clkone_gen\" for hierarchy \"clock:TIME\|clkone_gen:U0\"" {  } { { "clock.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd.v 1 1 " "Using design file bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622091163125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622091163125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:CON0 " "Elaborating entity \"BCD\" for hierarchy \"BCD:CON0\"" {  } { { "digital_project.v" "CON0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(25) " "Verilog HDL assignment warning at bcd.v(25): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622091163126 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(23) " "Verilog HDL assignment warning at bcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/bcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622091163126 "|digital_project|BCD:CON0"}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622091163143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622091163143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_project.v" "LCLK" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_string.v 1 1 " "Using design file lcd_display_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_string " "Found entity 1: lcd_display_string" {  } { { "lcd_display_string.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/lcd_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622091163162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622091163162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_string lcd_display_string:STR " "Elaborating entity \"lcd_display_string\" for hierarchy \"lcd_display_string:STR\"" {  } { { "digital_project.v" "STR" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622091163163 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DRV lcd_driver " "Node instance \"DRV\" instantiates undefined entity \"lcd_driver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "digital_project.v" "DRV" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 76 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1622091163191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622091163261 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 27 13:52:43 2021 " "Processing ended: Thu May 27 13:52:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622091163261 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622091163261 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622091163261 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622091163261 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622091163977 ""}
