{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702926300405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702926300406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 13:05:00 2023 " "Processing started: Mon Dec 18 13:05:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702926300406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926300406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926300406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702926300728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702926300728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/divisor50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/divisor50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor50mhz " "Found entity 1: divisor50mhz" {  } { { "fpga/divisor50mhz.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/divisor50mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp7segs " "Found entity 1: disp7segs" {  } { { "fpga/disp7segs.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/disp7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/alu_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/alu_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_fpga " "Found entity 1: alu_fpga" {  } { { "fpga/alu_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/alu_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador/fulladder.v 2 2 " "Found 2 design units, including 2 entities, in source file alu/sumador/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "alu/sumador/fulladder.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/sumador/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306711 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_tb " "Found entity 2: fulladder_tb" {  } { { "alu/sumador/fulladder.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/sumador/fulladder.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alun.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alun.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluN " "Found entity 1: aluN" {  } { { "alu/aluN.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 ichache " "Found entity 1: ichache" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode/decode.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/decode/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "regfile/registerfile.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/regfile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dchache " "Found entity 1: dchache" {  } { { "dcache/dcache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/dcache/dcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend/SignExtend.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/SignExtend/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flagdetector.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/flagdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 flagdetector " "Found entity 1: flagdetector" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo_fpga " "Found entity 1: monociclo_fpga" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl/aluctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl/aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl " "Found entity 1: aluctrl" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl_fpga " "Found entity 1: aluctrl_fpga" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftmodule/shiftmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftmodule/shiftmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftModule " "Found entity 1: ShiftModule" {  } { { "ShiftModule/ShiftModule.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/ShiftModule/ShiftModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702926306737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o monociclo.v(151) " "Verilog HDL Implicit Net warning at monociclo.v(151): created implicit net for \"c_o\"" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo_fpga " "Elaborating entity \"monociclo_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702926306776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor50mhz divisor50mhz:div50_u0 " "Elaborating entity \"divisor50mhz\" for hierarchy \"divisor50mhz:div50_u0\"" {  } { { "monociclo_fpga.v" "div50_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:DUT " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:DUT\"" {  } { { "monociclo_fpga.v" "DUT" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ichache monociclo:DUT\|ichache:icache_u0 " "Elaborating entity \"ichache\" for hierarchy \"monociclo:DUT\|ichache:icache_u0\"" {  } { { "monociclo.v" "icache_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306793 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "30 0 31 icache.v(12) " "Verilog HDL warning at icache.v(12): number of words (30) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1702926306796 "|monociclo_fpga|monociclo:DUT|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 icache.v(8) " "Net \"memory.data_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702926306798 "|monociclo_fpga|monociclo:DUT|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 icache.v(8) " "Net \"memory.waddr_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702926306798 "|monociclo_fpga|monociclo:DUT|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 icache.v(8) " "Net \"memory.we_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702926306798 "|monociclo_fpga|monociclo:DUT|ichache:icache_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode monociclo:DUT\|decode:decode_u0 " "Elaborating entity \"decode\" for hierarchy \"monociclo:DUT\|decode:decode_u0\"" {  } { { "monociclo.v" "decode_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile monociclo:DUT\|registerfile:regfile " "Elaborating entity \"registerfile\" for hierarchy \"monociclo:DUT\|registerfile:regfile\"" {  } { { "monociclo.v" "regfile" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend monociclo:DUT\|SignExtend:signex " "Elaborating entity \"SignExtend\" for hierarchy \"monociclo:DUT\|SignExtend:signex\"" {  } { { "monociclo.v" "signex" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluctrl monociclo:DUT\|aluctrl:aluctrl_u0 " "Elaborating entity \"aluctrl\" for hierarchy \"monociclo:DUT\|aluctrl:aluctrl_u0\"" {  } { { "monociclo.v" "aluctrl_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306815 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "aluctrl.v(34) " "Verilog HDL Case Statement warning at aluctrl.v(34): case item expression covers a value already covered by a previous case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1702926306816 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluctrl.v(15) " "Verilog HDL Case Statement warning at aluctrl.v(15): incomplete case statement has no default case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1702926306816 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluctrl.v(72) " "Verilog HDL Case Statement warning at aluctrl.v(72): incomplete case statement has no default case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1702926306816 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluoperacion_o aluctrl.v(12) " "Verilog HDL Always Construct warning at aluctrl.v(12): inferring latch(es) for variable \"aluoperacion_o\", which holds its previous value in one or more paths through the always construct" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702926306816 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[0\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[0\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306816 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[1\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[1\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306816 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[2\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[2\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306816 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[3\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[3\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306816 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluN monociclo:DUT\|aluN:execute_u0 " "Elaborating entity \"aluN\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\"" {  } { { "monociclo.v" "execute_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 aluN.v(62) " "Verilog HDL assignment warning at aluN.v(62): truncated value with size 33 to match size of target (32)" {  } { { "alu/aluN.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702926306818 "|monociclo_fpga|monociclo:DUT|aluN:execute_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu monociclo:DUT\|aluN:execute_u0\|alu:alutag\[0\].alu_N " "Elaborating entity \"alu\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\|alu:alutag\[0\].alu_N\"" {  } { { "alu/aluN.v" "alutag\[0\].alu_N" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder monociclo:DUT\|aluN:execute_u0\|alu:alutag\[0\].alu_N\|fulladder:fa " "Elaborating entity \"fulladder\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\|alu:alutag\[0\].alu_N\|fulladder:fa\"" {  } { { "alu/alu.v" "fa" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftModule monociclo:DUT\|aluN:execute_u0\|ShiftModule:ShiftModule_u0 " "Elaborating entity \"ShiftModule\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\|ShiftModule:ShiftModule_u0\"" {  } { { "alu/aluN.v" "ShiftModule_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306837 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ShiftModule.v(15) " "Verilog HDL Case Statement warning at ShiftModule.v(15): case item expression covers a value already covered by a previous case item" {  } { { "ShiftModule/ShiftModule.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/ShiftModule/ShiftModule.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1702926306838 "|monociclo_fpga|monociclo:DUT|aluN:execute_u0|ShiftModule:ShiftModule_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagdetector monociclo:DUT\|aluN:execute_u0\|flagdetector:flagdetector_u0 " "Elaborating entity \"flagdetector\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\|flagdetector:flagdetector_u0\"" {  } { { "alu/aluN.v" "flagdetector_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306839 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "flagdetector.v(13) " "Verilog HDL Case Statement warning at flagdetector.v(13): incomplete case statement has no default case item" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1702926306839 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brflag_o flagdetector.v(12) " "Verilog HDL Always Construct warning at flagdetector.v(12): inferring latch(es) for variable \"brflag_o\", which holds its previous value in one or more paths through the always construct" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702926306839 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brflag_o flagdetector.v(23) " "Inferred latch for \"brflag_o\" at flagdetector.v(23)" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926306839 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dchache monociclo:DUT\|dchache:dcache_u0 " "Elaborating entity \"dchache\" for hierarchy \"monociclo:DUT\|dchache:dcache_u0\"" {  } { { "monociclo.v" "dcache_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp7segs disp7segs:disp_0 " "Elaborating entity \"disp7segs\" for hierarchy \"disp7segs:disp_0\"" {  } { { "monociclo_fpga.v" "disp_0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926306841 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:DUT\|registerfile:regfile\|regfile " "RAM logic \"monociclo:DUT\|registerfile:regfile\|regfile\" is uninferred due to asynchronous read logic" {  } { { "regfile/registerfile.v" "regfile" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/regfile/registerfile.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702926307147 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:DUT\|dchache:dcache_u0\|datacache " "RAM logic \"monociclo:DUT\|dchache:dcache_u0\|datacache\" is uninferred due to asynchronous read logic" {  } { { "dcache/dcache.v" "datacache" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/dcache/dcache.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702926307147 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702926307147 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_ichache_f5c6e3f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_ichache_f5c6e3f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1702926307148 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_registerfile_e17e90b4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_registerfile_e17e90b4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1702926307518 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702926309536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[3\] " "Latch monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[2\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702926309569 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702926309569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[1\] " "Latch monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[6\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[6\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702926309569 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702926309569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[2\] " "Latch monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[2\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702926309569 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702926309569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[0\] " "Latch monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[2\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702926309569 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702926309569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluN:execute_u0\|flagdetector:flagdetector_u0\|brflag_o " "Latch monociclo:DUT\|aluN:execute_u0\|flagdetector:flagdetector_u0\|brflag_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[6\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[6\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702926309570 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR monociclo:DUT\|pc_w\[6\] " "Ports ENA and CLR on the latch are fed by the same signal monociclo:DUT\|pc_w\[6\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702926309570 ""}  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702926309570 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fpga/divisor50mhz.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/divisor50mhz.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702926309584 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702926309584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702926311873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[3\] " "LATCH primitive \"monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[3\]\" is permanently enabled" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702926314563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[2\] " "LATCH primitive \"monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[2\]\" is permanently enabled" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702926314563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[1\] " "LATCH primitive \"monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[1\]\" is permanently enabled" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702926314563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[0\] " "LATCH primitive \"monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[0\]\" is permanently enabled" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702926314563 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702926315889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702926316157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702926316157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3636 " "Implemented 3636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702926316346 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702926316346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3578 " "Implemented 3578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702926316346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702926316346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702926316371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 13:05:16 2023 " "Processing ended: Mon Dec 18 13:05:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702926316371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702926316371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702926316371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702926316371 ""}
