# Serial In Serial Out Shift Register using Verilog HDL, Simulated in EDA Playground
