<<<

[#LR_D,reftext="LR.D"]
==== LR.D
See <<LR.B>>.

[#LR_W,reftext="LR.W"]
==== LR.W
See <<LR.B>>.

[#LR_H,reftext="LR.H"]
==== LR.H
See <<LR.B>>.

<<<

[#LR_B,reftext="LR.B"]
==== LR.B

Synopsis::
Load Reserved (LR.D, LR.W, LR.H, LR.B), 32-bit encodings

pass:attributes,quotes[{cheri_cap_mode_name}] Mnemonics (RV64)::
`lr.[d|w|h|b] rd, 0(cs1)`

pass:attributes,quotes[{cheri_cap_mode_name}] Mnemonics (RV32)::
`lr.[w|h|b] rd, 0(cs1)`

pass:attributes,quotes[{cheri_int_mode_name}] Mnemonics (RV64)::
`lr.[d|w|h|b] rd, 0(rs1)`

pass:attributes,quotes[{cheri_int_mode_name}] Mnemonics (RV32)::
`lr.[w|h|b] rd, 0(rs1)`

Encoding::
include::wavedrom/load_res.adoc[]

pass:attributes,quotes[{cheri_cap_mode_name}] Description::
Load reserved instructions, authorised by the capability in `cs1`.

pass:attributes,quotes[{cheri_int_mode_name}] Description::
Load reserved instructions, authorised by the capability in <<ddc>>.

:load_res:

include::load_exceptions.adoc[]

Prerequisites for pass:attributes,quotes[{cheri_cap_mode_name}] LR.D::
RV64, {cheri_base_ext_name}, and A

Prerequisites for pass:attributes,quotes[{cheri_cap_mode_name}] LR.W::
{cheri_base_ext_name}, and A

Prerequisites for pass:attributes,quotes[{cheri_cap_mode_name}] LR.H, LR.B::
{lr_sc_bh_ext_name}, and {cheri_base_ext_name}

Prerequisites for LR.D::
RV64, {cheri_default_ext_name}, and A

Prerequisites for LR.W::
{cheri_default_ext_name}, and A

Prerequisites for LR.H, LR.B::
{lr_sc_bh_ext_name}, {cheri_default_ext_name}


Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--
