
---------- Begin Simulation Statistics ----------
final_tick                               1352618367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 424666                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573528                       # Number of bytes of host memory used
host_op_rate                                   829144                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3061.23                       # Real time elapsed on the host
host_tick_rate                               30418174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093117                       # Number of seconds simulated
sim_ticks                                 93116958750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        205410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          237                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3558473                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62175011                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22545576                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29730064                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7184488                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72057080                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4837251                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2943796                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286867082                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155752581                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3559463                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30237009                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99388125                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    171180849                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.836037                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.948238                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     55391725     32.36%     32.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23170784     13.54%     45.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17031149      9.95%     55.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21297241     12.44%     68.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8329951      4.87%     73.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7473367      4.37%     77.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5979702      3.49%     81.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2269921      1.33%     82.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30237009     17.66%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    171180849                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.744936                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.744936                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     32031929                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634880139                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51055178                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94784293                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3564844                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4417843                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66480565                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              346101                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45912987                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26705                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72057080                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48978548                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           127140291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       914985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337809906                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1341                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7523                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7129688                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.386917                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55139887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27382827                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.813901                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    185854094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.523780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       80083326     43.09%     43.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6588936      3.55%     46.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8076847      4.35%     50.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6738652      3.63%     54.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6473725      3.48%     58.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7470598      4.02%     62.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5491167      2.95%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3691353      1.99%     67.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61239490     32.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    185854094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14805208                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7892045                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                379823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4674213                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57644996                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.910144                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112317326                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45888402                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11689040                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72354306                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        51271                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        60341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50991441                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    584940095                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66428924                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9303029                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    541967427                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       191871                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3564844                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       221086                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8138479                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137697                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6412                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66571                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13582644                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8323525                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6412                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4509895                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611301347                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538433480                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633326                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387152849                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.891168                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540034387                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802659347                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426826219                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.342398                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.342398                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3666006      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423423435     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415693      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721671      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288546      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            1      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146771      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           48      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2477386      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4358581      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65101817     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47050465      8.53%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2997168      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       622871      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551270459                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11420518                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22736131                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10469848                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16957107                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7283455                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013212                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6510561     89.39%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          177      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45519      0.62%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       338253      4.64%     94.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       194039      2.66%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8876      0.12%     97.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       186030      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543467390                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1273772784                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    527963632                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667452174                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584782838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551270459                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       157257                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99464815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       830451                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       157093                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143658170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    185854094                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.966146                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.531627                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51749134     27.84%     27.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15882194      8.55%     36.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20838479     11.21%     47.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18547733      9.98%     57.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21046522     11.32%     68.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18609317     10.01%     78.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19879156     10.70%     89.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12851973      6.92%     96.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6449586      3.47%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    185854094                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.960097                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48979696                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1188                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1867231                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       720993                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72354306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50991441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230485871                       # number of misc regfile reads
system.switch_cpus_1.numCycles              186233917                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13234718                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       637186                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54067706                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10895604                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36573                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1553981319                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617923212                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672810215                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95903592                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6987936                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3564844                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     19080644                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139697469                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17914983                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935830436                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2583                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          175                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9933087                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          175                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          725787393                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184581741                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       348712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       690513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            200                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         4547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235024                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           4547                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              75338                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46940                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55808                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27323                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27323                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75338                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       308071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       308071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 308071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9574464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9574464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9574464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102662                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102662    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102662                       # Request fanout histogram
system.membus.reqLayer2.occupancy           423529000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          549804000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352618367000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352618367000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            312715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       212692                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           97854                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6911                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        312715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       638076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1039225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27224576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10568000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37792576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           37929                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           386641                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 386440     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    201      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             386641                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          593964500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197120497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         319038000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       212481                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14744                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227225                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       212481                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14744                       # number of overall hits
system.l2.overall_hits::total                  227225                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          211                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114365                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114576                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          211                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114365                       # number of overall misses
system.l2.overall_misses::total                114576                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     21453500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10551749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10573202500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     21453500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10551749000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10573202500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       212692                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129109                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               341801                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       212692                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129109                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              341801                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.335213                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.335213                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 101675.355450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 92263.795742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92281.127810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 101675.355450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 92263.795742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92281.127810                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33167                       # number of writebacks
system.l2.writebacks::total                     33167                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114576                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     19343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9408099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9427442500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     19343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9408099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9427442500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.335213                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.335213                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91675.355450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 82263.795742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82281.127810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91675.355450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 82263.795742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82281.127810                       # average overall mshr miss latency
system.l2.replacements                          33382                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       212692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           212692                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       212692                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       212692                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81247                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81247                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1092                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1092                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5819                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5819                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.841991                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841991                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     96034500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     96034500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.841991                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841991                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16503.608868                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16503.608868                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1760                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2805302000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2805302000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.939490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102660.543073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102660.543073                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2532042000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2532042000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.939490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92660.543073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92660.543073                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       212481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        12984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             225465                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     21453500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7746447000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7767900500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       212692                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         312715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.870190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.279008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 101675.355450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88999.724262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89030.378223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     19343500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6876057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6895400500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.870190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.279008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91675.355450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78999.724262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79030.378223                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.992165                       # Cycle average of tags in use
system.l2.tags.total_refs                      508281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252798                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010621                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.992165                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995359                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1514                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5772804                       # Number of tag accesses
system.l2.tags.data_accesses                  5772804                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           16                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        11899                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11915                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           16                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        11899                       # number of overall hits
system.l3.overall_hits::total                   11915                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          195                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       102466                       # number of demand (read+write) misses
system.l3.demand_misses::total                 102661                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          195                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       102466                       # number of overall misses
system.l3.overall_misses::total                102661                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17874500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8572955500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8590830000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17874500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8572955500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8590830000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          211                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114365                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114576                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          211                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114365                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114576                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.924171                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.895956                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.896008                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.924171                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.895956                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.896008                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 91664.102564                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83666.342982                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83681.534370                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 91664.102564                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83666.342982                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83681.534370                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               46940                       # number of writebacks
system.l3.writebacks::total                     46940                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          195                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       102466                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            102661                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          195                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       102466                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           102661                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     15534500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7343363500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7358898000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     15534500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7343363500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7358898000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.924171                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.895956                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.896008                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.924171                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.895956                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.896008                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79664.102564                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71666.342982                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71681.534370                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79664.102564                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71666.342982                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71681.534370                       # average overall mshr miss latency
system.l3.replacements                         107067                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33167                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33167                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33167                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33167                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          227                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           227                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5818                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5818                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5819                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5819                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000172                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000172                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000172                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data            3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27323                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27323                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2368046000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2368046000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27326                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27326                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86668.594225                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86668.594225                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27323                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27323                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2040170000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2040170000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74668.594225                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74668.594225                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           16                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        11896                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              11912                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          195                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        75143                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            75338                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17874500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   6204909500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6222784000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          211                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87039                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87250                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.924171                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.863326                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.863473                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91664.102564                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 82574.684269                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 82598.210730                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          195                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        75143                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        75338                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     15534500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5303193500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5318728000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.924171                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.863326                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.863473                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79664.102564                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 70574.684269                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 70598.210730                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      388637                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    139835                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.779254                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     324.607176                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.920768                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     13625.347412                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4541.424159                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    83.089342                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 14192.611144                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.009906                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000028                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.415813                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.138593                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002536                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.433124                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3202                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        29250                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1987259                       # Number of tag accesses
system.l3.tags.data_accesses                  1987259                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87250                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        80107                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          141589                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5819                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5819                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27326                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27326                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87250                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355419                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9455552                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          107067                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3004160                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           227462                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.019990                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.139967                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 222915     98.00%     98.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   4547      2.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             227462                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150679000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174773500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6557824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6570304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3004160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3004160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       102466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46940                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46940                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       134025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     70425668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70559693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       134025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           134025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32262222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32262222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32262222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       134025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     70425668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102821915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    102464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006050414500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2765                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2765                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273850                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46940                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2973                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1207905500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3132761750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11766.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30516.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    65049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   40426                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.086200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.994105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.306966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24626     55.85%     55.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9058     20.54%     76.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2458      5.57%     81.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1348      3.06%     85.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1320      2.99%     88.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1111      2.52%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          799      1.81%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          891      2.02%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2484      5.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44095                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.108499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.919793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    344.915443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2761     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2765                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.967450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.937641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1419     51.32%     51.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      1.70%     53.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1271     45.97%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.94%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2765                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6570176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3002560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6570304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3004160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93130364500                       # Total gap between requests
system.mem_ctrls.avgGap                     622525.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6557696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3002560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 134024.995742249797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 70424293.147353246808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32245039.360244352371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       102466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7488750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3125273000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2198167289500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38403.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30500.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46829298.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            157351320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             83626620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           370330380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          123447780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7350479760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20351857410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18618505920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47055599190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.338660                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48197440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3109340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41810178750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            157515540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             83713905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           362654880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          121448520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7350479760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19961494050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18947232960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46984539615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.575539                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49048943750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3109340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40958688750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48745796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501716269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48745796                       # number of overall hits
system.cpu.icache.overall_hits::total      1501716269                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       232746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       232746                       # number of overall misses
system.cpu.icache.overall_misses::total        567089                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   2997554499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3204509499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   2997554499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3204509499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48978542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502283358                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48978542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502283358                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12879.080624                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5650.805251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12879.080624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5650.805251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1552                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.733333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       546523                       # number of writebacks
system.cpu.icache.writebacks::total            546523                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20054                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20054                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20054                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20054                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       212692                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228609                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       212692                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228609                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2571652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2762690500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2571652500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2762690500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12090.969571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12084.784501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12090.969571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12084.784501                       # average overall mshr miss latency
system.cpu.icache.replacements                 546523                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48745796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501716269                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       232746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567089                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   2997554499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3204509499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48978542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502283358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12879.080624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5650.805251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20054                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20054                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       212692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228609                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2571652500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2762690500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12090.969571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12084.784501                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988377                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502263304                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2746.192298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.760571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327259                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.900547                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019337                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009680467                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009680467                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100212781                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518378922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100212781                       # number of overall hits
system.cpu.dcache.overall_hits::total       518378922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413223                       # number of overall misses
system.cpu.dcache.overall_misses::total        651988                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  33787687500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34439441500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651754000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  33787687500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34439441500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100626004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519030910                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100626004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519030910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 81766.231551                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52822.201482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 81766.231551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52822.201482                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166018                       # number of writebacks
system.cpu.dcache.writebacks::total            166018                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277289                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277289                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       135934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       135934                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145398                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  11078074000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11720364000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642290000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  11078074000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11720364000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81495.975988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80608.839186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81495.975988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80608.839186                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365194                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57559856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291240319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        485701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    160875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  30707168000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30868043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57937082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291726020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34656.398104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 81402.575644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63553.591613                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    156233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   8033551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8189784500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33656.398104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80317.042080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78247.594707                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        35997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    490879000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3080519500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3571398500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101799.875570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 85577.117538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21477.316327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40733                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    486057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3044522500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3530579500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100799.875570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84779.663613                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86676.147104                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518753734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.499379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.640511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.357971                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.995982                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076489346                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076489346                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352618367000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 183079565000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
