{
	"finish__design__instance__count__class:antenna_cell": 68,
	"finish__design__instance__area__class:antenna_cell": 383.846,
	"finish__design__instance__count__class:tie_cell": 21,
	"finish__design__instance__area__class:tie_cell": 237.082,
	"finish__design__instance__count__class:buffer": 135,
	"finish__design__instance__area__class:buffer": 6748.36,
	"finish__design__instance__count__class:clock_buffer": 25,
	"finish__design__instance__area__class:clock_buffer": 3900.56,
	"finish__design__instance__count__class:timing_repair_buffer": 206,
	"finish__design__instance__area__class:timing_repair_buffer": 10251,
	"finish__design__instance__count__class:inverter": 55,
	"finish__design__instance__area__class:inverter": 1061.22,
	"finish__design__instance__count__class:clock_inverter": 7,
	"finish__design__instance__area__class:clock_inverter": 237.082,
	"finish__design__instance__count__class:sequential_cell": 254,
	"finish__design__instance__area__class:sequential_cell": 22723.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 771,
	"finish__design__instance__area__class:multi_input_combinational_cell": 31006.9,
	"finish__design__instance__count": 1542,
	"finish__design__instance__area": 76549.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.8248,
	"finish__clock__skew__setup": 0.0167105,
	"finish__clock__skew__hold": 0.0167105,
	"finish__timing__drv__max_slew_limit": 0.707882,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.898696,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0414466,
	"finish__power__switching__total": 0.0117031,
	"finish__power__leakage__total": 5.89883e-06,
	"finish__power__total": 0.0531556,
	"finish__design__io": 295,
	"finish__design__die__area": 1.07963e+07,
	"finish__design__core__area": 1.0756e+07,
	"finish__design__instance__count": 13274,
	"finish__design__instance__area": 142774,
	"finish__design__instance__count__stdcell": 13274,
	"finish__design__instance__area__stdcell": 142774,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0132739,
	"finish__design__instance__utilization__stdcell": 0.0132739,
	"finish__design__rows": 650,
	"finish__design__rows:GF018hv5v_green_sc9": 650,
	"finish__design__sites": 3810950,
	"finish__design__sites:GF018hv5v_green_sc9": 3810950,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}