// Seed: 2560823387
module module_0 (
    input wor id_0
);
  assign id_2 = 1;
  always begin : LABEL_0
    #1
    if (1) return -1'b0;
    else release id_3;
  end
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    output wor  id_2,
    input  tri  id_3,
    input  wire id_4,
    input  wor  id_5
);
  id_7(
      1'd0 - id_4, 1, -1, id_5 || id_0 && -1
  );
  assign id_1 = (-1);
  wire id_8;
  id_9(
      id_4, id_0, 1
  );
  module_0 modCall_1 (id_3);
endmodule
