
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/side_windows/Vivado_linux/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z010iclg225-1L -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1684.172 ; gain = 154.715 ; free physical = 150 ; free virtual = 6864
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:151]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:12' bound to instance 'U0' of component 'multiply_block' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:405]
INFO: [Synth 8-638] synthesizing module 'multiply_block' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:152]
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:696]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:699]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:706]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:709]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:711]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:713]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:716]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:719]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:722]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:725]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:728]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:730]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:732]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:734]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:736]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:738]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:740]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:742]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:744]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:746]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:748]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:750]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:752]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:754]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:756]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:758]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:760]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:762]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:764]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:766]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:768]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:770]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:772]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:774]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:776]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:778]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:780]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:782]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:784]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:786]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:788]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:790]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:792]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:794]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:796]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:798]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:800]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:802]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:804]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:806]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:808]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:810]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:812]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:814]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:816]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:818]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:820]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:822]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:824]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:826]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:828]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:830]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:832]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:834]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:836]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:838]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:840]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:842]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:844]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:846]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:848]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:850]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:852]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:854]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:856]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:858]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:860]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:862]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:864]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:866]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:868]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:870]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:872]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:874]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:876]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:878]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:880]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:882]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:884]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:886]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:888]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:890]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:892]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:894]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:896]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:898]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:900]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:902]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:904]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:906]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_CONTROL_BUS_s_axi' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_CONTROL_BUS_s_axi.vhd:9' bound to instance 'multiply_block_CONTROL_BUS_s_axi_U' of component 'multiply_block_CONTROL_BUS_s_axi' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2170]
INFO: [Synth 8-638] synthesizing module 'multiply_block_CONTROL_BUS_s_axi' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_CONTROL_BUS_s_axi.vhd:75]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_CONTROL_BUS_s_axi' (1#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_CONTROL_BUS_s_axi.vhd:75]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:9' bound to instance 'multiply_block_INPUT_r_m_axi_U' of component 'multiply_block_INPUT_r_m_axi' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2204]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_throttl' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'multiply_block_INPUT_r_m_axi_throttl' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_throttl' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_throttl' (2#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_write' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:2141' bound to instance 'bus_write' of component 'multiply_block_INPUT_r_m_axi_write' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_write' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:2229]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_reg_slice' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'multiply_block_INPUT_r_m_axi_reg_slice' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:2365]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_reg_slice' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:487]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_reg_slice' (3#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'multiply_block_INPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:2378]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_fifo' (4#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_buffer' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'multiply_block_INPUT_r_m_axi_buffer' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:2777]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_buffer' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_buffer' (5#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'multiply_block_INPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:2809]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_fifo__parameterized1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_fifo__parameterized1' (5#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'multiply_block_INPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:3241]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_fifo__parameterized3' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_fifo__parameterized3' (5#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'multiply_block_INPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:3257]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_fifo__parameterized5' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_fifo__parameterized5' (5#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:611]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:2590]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_write' (6#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:2229]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_read' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1198' bound to instance 'bus_read' of component 'multiply_block_INPUT_r_m_axi_read' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_read' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1276]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_reg_slice' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'multiply_block_INPUT_r_m_axi_reg_slice' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1409]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'multiply_block_INPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1422]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_buffer' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'multiply_block_INPUT_r_m_axi_buffer' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1799]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_buffer__parameterized1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_buffer__parameterized1' (6#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:743]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_reg_slice' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'multiply_block_INPUT_r_m_axi_reg_slice' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1817]
INFO: [Synth 8-638] synthesizing module 'multiply_block_INPUT_r_m_axi_reg_slice__parameterized2' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:487]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_reg_slice__parameterized2' (6#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_INPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'multiply_block_INPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1830]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1576]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1630]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi_read' (7#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_INPUT_r_m_axi' (8#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:9' bound to instance 'multiply_block_OUTPUT_r_m_axi_U' of component 'multiply_block_OUTPUT_r_m_axi' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2320]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_throttl' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'multiply_block_OUTPUT_r_m_axi_throttl' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_throttl' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_throttl' (9#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_write' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:2141' bound to instance 'bus_write' of component 'multiply_block_OUTPUT_r_m_axi_write' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_write' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:2229]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_reg_slice' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'multiply_block_OUTPUT_r_m_axi_reg_slice' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:2365]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_reg_slice' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:487]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_reg_slice' (10#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'multiply_block_OUTPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:2378]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_fifo' (11#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_buffer' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'multiply_block_OUTPUT_r_m_axi_buffer' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:2777]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_buffer' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_buffer' (12#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'multiply_block_OUTPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:2809]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_fifo__parameterized1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_fifo__parameterized1' (12#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'multiply_block_OUTPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:3241]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_fifo__parameterized3' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_fifo__parameterized3' (12#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'multiply_block_OUTPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:3257]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_fifo__parameterized5' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_fifo__parameterized5' (12#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:611]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:2590]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_write' (13#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:2229]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_read' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1198' bound to instance 'bus_read' of component 'multiply_block_OUTPUT_r_m_axi_read' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_read' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1276]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_reg_slice' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'multiply_block_OUTPUT_r_m_axi_reg_slice' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1409]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'multiply_block_OUTPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1422]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_buffer' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'multiply_block_OUTPUT_r_m_axi_buffer' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1799]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_buffer__parameterized1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_buffer__parameterized1' (13#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:743]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_reg_slice' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'multiply_block_OUTPUT_r_m_axi_reg_slice' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1817]
INFO: [Synth 8-638] synthesizing module 'multiply_block_OUTPUT_r_m_axi_reg_slice__parameterized2' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:487]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_reg_slice__parameterized2' (13#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_OUTPUT_r_m_axi_fifo' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'multiply_block_OUTPUT_r_m_axi_fifo' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1830]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1576]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1630]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi_read' (14#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_OUTPUT_r_m_axi' (15#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:140]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_mA' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mA.vhd:97' bound to instance 'mA_U' of component 'multiply_block_mA' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2436]
INFO: [Synth 8-638] synthesizing module 'multiply_block_mA' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mA.vhd:115]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_mA_ram' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mA.vhd:10' bound to instance 'multiply_block_mA_ram_U' of component 'multiply_block_mA_ram' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mA.vhd:132]
INFO: [Synth 8-638] synthesizing module 'multiply_block_mA_ram' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mA.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_mA_ram' (16#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_mA' (17#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mA.vhd:115]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_mA' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mA.vhd:97' bound to instance 'mB_U' of component 'multiply_block_mA' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2453]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_mC' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mC.vhd:102' bound to instance 'mC_U' of component 'multiply_block_mC' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2470]
INFO: [Synth 8-638] synthesizing module 'multiply_block_mC' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mC.vhd:122]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_mC_ram' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mC.vhd:10' bound to instance 'multiply_block_mC_ram_U' of component 'multiply_block_mC_ram' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mC.vhd:141]
INFO: [Synth 8-638] synthesizing module 'multiply_block_mC_ram' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mC.vhd:33]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiply_block_mC_ram' (18#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mC.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_mC' (19#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_mC.vhd:122]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1' of component 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2489]
INFO: [Synth 8-638] synthesizing module 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_ap_fadd_3_full_dsp_32' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/ip/multiply_block_ap_fadd_3_full_dsp_32.vhd:59' bound to instance 'multiply_block_ap_fadd_3_full_dsp_32_u' of component 'multiply_block_ap_fadd_3_full_dsp_32' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'multiply_block_ap_fadd_3_full_dsp_32' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/ip/multiply_block_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/ip/multiply_block_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_ap_fadd_3_full_dsp_32' (37#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/ip/multiply_block_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1' (38#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2' of component 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2504]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1.vhd:8' bound to instance 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U3' of component 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2519]
INFO: [Synth 8-638] synthesizing module 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_ap_fmul_2_max_dsp_32' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/ip/multiply_block_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'multiply_block_ap_fmul_2_max_dsp_32_u' of component 'multiply_block_ap_fmul_2_max_dsp_32' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'multiply_block_ap_fmul_2_max_dsp_32' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/ip/multiply_block_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/ip/multiply_block_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_ap_fmul_2_max_dsp_32' (46#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/ip/multiply_block_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1' (47#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1.vhd:8' bound to instance 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U4' of component 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:2534]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_4_fu_3198_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6560]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_27_fu_3156_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6434]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_3_fu_2987_p3_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6557]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_26_fu_2931_p3_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6431]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_2_fu_2575_p3_reg' and it is trimmed from '12' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6554]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_25_fu_2475_p3_reg' and it is trimmed from '12' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6428]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_17_fu_3416_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6536]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_40_fu_3385_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6479]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_16_fu_3286_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6533]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_39_fu_3255_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6473]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_15_fu_3114_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6530]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_38_fu_3083_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6470]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_14_fu_2809_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6527]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_37_fu_2762_p3_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6467]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_13_fu_3408_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6524]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_36_fu_3378_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6464]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_12_fu_3278_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6521]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_35_fu_3248_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6461]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_11_fu_3106_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6518]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_34_fu_3076_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6458]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_10_fu_2801_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6515]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_33_fu_2751_p3_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6455]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_9_fu_3330_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6575]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_32_fu_3311_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6452]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_8_fu_3206_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6572]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_31_fu_3163_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6449]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_7_fu_3023_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6569]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_30_fu_2955_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6446]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln32_6_fu_2594_p3_reg' and it is trimmed from '64' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6566]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln31_29_fu_2482_p3_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:6440]
INFO: [Synth 8-256] done synthesizing module 'multiply_block' (48#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (49#1) [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:151]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 1855.531 ; gain = 326.074 ; free physical = 287 ; free virtual = 6762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1873.344 ; gain = 343.887 ; free physical = 299 ; free virtual = 6778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1873.344 ; gain = 343.887 ; free physical = 299 ; free virtual = 6778
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/multiply_block_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/multiply_block_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2146.109 ; gain = 0.000 ; free physical = 142 ; free virtual = 6479
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2153.047 ; gain = 6.938 ; free physical = 129 ; free virtual = 6450
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 399 ; free virtual = 6766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 396 ; free virtual = 6765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 395 ; free virtual = 6765
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'multiply_block_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'multiply_block_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multiply_block_INPUT_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:803]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:695]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_INPUT_r_m_axi.vhd:803]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multiply_block_INPUT_r_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multiply_block_OUTPUT_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:803]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:695]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block_OUTPUT_r_m_axi.vhd:803]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multiply_block_OUTPUT_r_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_57_reg_4511_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3569]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_4588_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3591]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_reg_4922_reg' and it is trimmed from '6' to '5' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3656]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_3_reg_4678_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3625]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_2_reg_4653_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3624]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_1_reg_4628_reg' and it is trimmed from '12' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3623]
WARNING: [Synth 8-3936] Found unconnected internal register 'k_reg_4882_reg' and it is trimmed from '6' to '5' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3659]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_reg_4549_reg' and it is trimmed from '11' to '10' bits. [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3580]
INFO: [Synth 8-4471] merging register 'k_reg_4882_reg[4:0]' into 'trunc_ln32_1_reg_4893_reg[4:0]' [/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/0871/hdl/vhdl/multiply_block.vhd:3659]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'multiply_block_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'multiply_block_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multiply_block_INPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multiply_block_INPUT_r_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multiply_block_OUTPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'multiply_block_OUTPUT_r_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-3971] The signal "multiply_block_mC_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:44 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 331 ; free virtual = 6814
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1:/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1:/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1:/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1:/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1:/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'multiply_block_fadd_32ns_32ns_32_5_full_dsp_1:/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1:/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1:/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1:/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'multiply_block_fmul_32ns_32ns_32_4_max_dsp_1:/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3971] The signal "U0/mC_U/multiply_block_mC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_4_reg_4703_reg[0]' (FDE) to 'U0/add_ln40_1_reg_4628_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_4_reg_4703_reg[1]' (FDE) to 'U0/add_ln40_1_reg_4628_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_4_reg_4703_reg[2]' (FDE) to 'U0/add_ln40_1_reg_4628_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_4_reg_4703_reg[3]' (FDE) to 'U0/add_ln40_1_reg_4628_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_4_reg_4703_reg[4]' (FDE) to 'U0/add_ln40_1_reg_4628_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_4_reg_4703_reg[5]' (FDE) to 'U0/add_ln40_2_reg_4653_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_4_reg_4703_reg[6]' (FDE) to 'U0/add_ln40_2_reg_4653_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_43_reg_4638_reg[0]' (FDE) to 'U0/tmp_47_reg_4663_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_1_reg_4628_reg[0]' (FDE) to 'U0/add_ln40_2_reg_4653_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_2_reg_4653_reg[0]' (FDE) to 'U0/add_ln40_3_reg_4678_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_47_reg_4663_reg[0]' (FDE) to 'U0/tmp_51_reg_4688_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/j_reg_4829_reg[0]' (FDE) to 'U0/trunc_ln31_1_reg_4836_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_51_reg_4688_reg[0]' (FDE) to 'U0/tmp_55_reg_4713_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_1_reg_4628_reg[1]' (FDE) to 'U0/add_ln40_2_reg_4653_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_2_reg_4653_reg[1]' (FDE) to 'U0/add_ln40_3_reg_4678_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln31_1_reg_4836_reg[1]' (FDE) to 'U0/j_reg_4829_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/j_reg_4829_reg[1]' (FDE) to 'U0/or_ln40_6_reg_4848_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_43_reg_4638_reg[2]' (FDE) to 'U0/tmp_47_reg_4663_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_1_reg_4628_reg[2]' (FDE) to 'U0/add_ln40_2_reg_4653_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_2_reg_4653_reg[2]' (FDE) to 'U0/add_ln40_3_reg_4678_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_47_reg_4663_reg[2]' (FDE) to 'U0/tmp_51_reg_4688_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/j_reg_4829_reg[2]' (FDE) to 'U0/trunc_ln31_1_reg_4836_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_51_reg_4688_reg[2]' (FDE) to 'U0/tmp_55_reg_4713_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_56_reg_4718_reg[2]' (FDE) to 'U0/tmp_44_reg_4643_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_43_reg_4638_reg[3]' (FDE) to 'U0/tmp_47_reg_4663_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_1_reg_4628_reg[3]' (FDE) to 'U0/add_ln40_2_reg_4653_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_2_reg_4653_reg[3]' (FDE) to 'U0/add_ln40_3_reg_4678_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_47_reg_4663_reg[3]' (FDE) to 'U0/tmp_51_reg_4688_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/j_reg_4829_reg[3]' (FDE) to 'U0/trunc_ln31_1_reg_4836_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_51_reg_4688_reg[3]' (FDE) to 'U0/tmp_55_reg_4713_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_56_reg_4718_reg[3]' (FDE) to 'U0/tmp_44_reg_4643_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_43_reg_4638_reg[4]' (FDE) to 'U0/tmp_47_reg_4663_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_1_reg_4628_reg[4]' (FDE) to 'U0/add_ln40_2_reg_4653_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/add_ln40_2_reg_4653_reg[4]' (FDE) to 'U0/add_ln40_3_reg_4678_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_47_reg_4663_reg[4]' (FDE) to 'U0/tmp_51_reg_4688_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/j_reg_4829_reg[4]' (FDE) to 'U0/trunc_ln31_1_reg_4836_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_51_reg_4688_reg[4]' (FDE) to 'U0/tmp_55_reg_4713_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_56_reg_4718_reg[4]' (FDE) to 'U0/tmp_44_reg_4643_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_51_reg_4688_reg[5]' (FDE) to 'U0/tmp_42_reg_4633_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_47_reg_4663_reg[6]' (FDE) to 'U0/tmp_42_reg_4633_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_47_reg_4663_reg[7]' (FDE) to 'U0/tmp_51_reg_4688_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_51_reg_4688_reg[7]' (FDE) to 'U0/tmp_56_reg_4718_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_56_reg_4718_reg[7]' (FDE) to 'U0/tmp_42_reg_4633_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_47_reg_4663_reg[8]' (FDE) to 'U0/tmp_51_reg_4688_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_51_reg_4688_reg[8]' (FDE) to 'U0/tmp_56_reg_4718_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_56_reg_4718_reg[8]' (FDE) to 'U0/tmp_42_reg_4633_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_47_reg_4663_reg[9]' (FDE) to 'U0/tmp_51_reg_4688_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_51_reg_4688_reg[9]' (FDE) to 'U0/tmp_56_reg_4718_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_56_reg_4718_reg[9]' (FDE) to 'U0/tmp_42_reg_4633_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_23_reg_4967_reg[0]' (FDE) to 'U0/mC_addr_6_reg_5024_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_42_reg_4633_reg[1]' (FDE) to 'U0/tmp_46_reg_4658_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_46_reg_4658_reg[1]' (FDE) to 'U0/tmp_50_reg_4683_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_50_reg_4683_reg[1]' (FDE) to 'U0/tmp_54_reg_4708_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_22_reg_4855_reg[1]' (FDE) to 'U0/mC_addr_5_reg_4945_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_54_reg_4708_reg[1]' (FDE) to 'U0/or_ln40_3_reg_4613_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_42_reg_4633_reg[2]' (FDE) to 'U0/tmp_46_reg_4658_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_44_reg_4643_reg[2]' (FDE) to 'U0/tmp_48_reg_4668_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_46_reg_4658_reg[2]' (FDE) to 'U0/tmp_50_reg_4683_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_48_reg_4668_reg[2]' (FDE) to 'U0/tmp_52_reg_4693_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_50_reg_4683_reg[2]' (FDE) to 'U0/tmp_54_reg_4708_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_24_reg_4981_reg[2]' (FDE) to 'U0/mC_addr_7_reg_5030_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/or_ln40_8_reg_4974_reg[2]' (FDE) to 'U0/or_ln40_7_reg_4960_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_52_reg_4693_reg[2]' (FDE) to 'U0/or_ln40_5_reg_4623_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_22_reg_4855_reg[2]' (FDE) to 'U0/mC_addr_5_reg_4945_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/or_ln40_6_reg_4848_reg[2]' (FDE) to 'U0/trunc_ln31_1_reg_4836_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_54_reg_4708_reg[2]' (FDE) to 'U0/or_ln40_3_reg_4613_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_23_reg_4967_reg[2]' (FDE) to 'U0/mC_addr_6_reg_5024_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_55_reg_4713_reg[2]' (FDE) to 'U0/or_ln40_4_reg_4618_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_42_reg_4633_reg[3]' (FDE) to 'U0/tmp_46_reg_4658_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_44_reg_4643_reg[3]' (FDE) to 'U0/tmp_48_reg_4668_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_46_reg_4658_reg[3]' (FDE) to 'U0/tmp_50_reg_4683_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_48_reg_4668_reg[3]' (FDE) to 'U0/tmp_52_reg_4693_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_50_reg_4683_reg[3]' (FDE) to 'U0/tmp_54_reg_4708_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_24_reg_4981_reg[3]' (FDE) to 'U0/mC_addr_7_reg_5030_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/or_ln40_8_reg_4974_reg[3]' (FDE) to 'U0/or_ln40_7_reg_4960_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_52_reg_4693_reg[3]' (FDE) to 'U0/or_ln40_5_reg_4623_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_22_reg_4855_reg[3]' (FDE) to 'U0/mC_addr_5_reg_4945_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/or_ln40_6_reg_4848_reg[3]' (FDE) to 'U0/trunc_ln31_1_reg_4836_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_54_reg_4708_reg[3]' (FDE) to 'U0/or_ln40_3_reg_4613_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_23_reg_4967_reg[3]' (FDE) to 'U0/mC_addr_6_reg_5024_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_55_reg_4713_reg[3]' (FDE) to 'U0/or_ln40_4_reg_4618_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_42_reg_4633_reg[4]' (FDE) to 'U0/tmp_46_reg_4658_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_44_reg_4643_reg[4]' (FDE) to 'U0/tmp_48_reg_4668_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_46_reg_4658_reg[4]' (FDE) to 'U0/tmp_50_reg_4683_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_48_reg_4668_reg[4]' (FDE) to 'U0/tmp_52_reg_4693_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_50_reg_4683_reg[4]' (FDE) to 'U0/tmp_54_reg_4708_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_24_reg_4981_reg[4]' (FDE) to 'U0/mC_addr_7_reg_5030_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/or_ln40_8_reg_4974_reg[4]' (FDE) to 'U0/or_ln40_7_reg_4960_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_52_reg_4693_reg[4]' (FDE) to 'U0/or_ln40_5_reg_4623_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_22_reg_4855_reg[4]' (FDE) to 'U0/mC_addr_5_reg_4945_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/or_ln40_6_reg_4848_reg[4]' (FDE) to 'U0/trunc_ln31_1_reg_4836_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_54_reg_4708_reg[4]' (FDE) to 'U0/or_ln40_3_reg_4613_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/select_ln31_23_reg_4967_reg[4]' (FDE) to 'U0/mC_addr_6_reg_5024_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_55_reg_4713_reg[4]' (FDE) to 'U0/or_ln40_4_reg_4618_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_42_reg_4633_reg[5]' (FDE) to 'U0/tmp_44_reg_4643_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_44_reg_4643_reg[5]' (FDE) to 'U0/tmp_50_reg_4683_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_50_reg_4683_reg[5]' (FDE) to 'U0/tmp_52_reg_4693_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_42_reg_4633_reg[6]' (FDE) to 'U0/tmp_44_reg_4643_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/trunc_ln32_1_reg_4893_reg[1]' (FDE) to 'U0/or_ln40_9_reg_4909_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_44_reg_4643_reg[6]' (FDE) to 'U0/tmp_46_reg_4658_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/multiply_block_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_OUTPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_OUTPUT_r_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_OUTPUT_r_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/i_8_1/\bus_write/buff_wdata/q_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_OUTPUT_r_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_OUTPUT_r_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_OUTPUT_r_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/multiply_block_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[54] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module multiply_block_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module multiply_block_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module multiply_block_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module multiply_block_INPUT_r_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:39 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 244 ; free virtual = 6772
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/multiply_block_INPUT_r_m_axi_U/i_8_6/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/multiply_block_OUTPUT_r_m_axi_U/i_8_1/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/multiply_block_OUTPUT_r_m_axi_U/i_8_6/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_8_1/mA_U/multiply_block_mA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_8_1/mA_U/multiply_block_mA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_8_3/mB_U/multiply_block_mA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_8_3/mB_U/multiply_block_mA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_8_4/mC_U/multiply_block_mC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_8_4/mC_U/multiply_block_mC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:53 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 145 ; free virtual = 6563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:57 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 135 ; free virtual = 6559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/mA_U/multiply_block_mA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/mA_U/multiply_block_mA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/mB_U/multiply_block_mA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/mB_U/multiply_block_mA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/mC_U/multiply_block_mC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/mC_U/multiply_block_mC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:03:07 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 161 ; free virtual = 6560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:03:11 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 156 ; free virtual = 6607
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:03:11 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 156 ; free virtual = 6607
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:03:13 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 155 ; free virtual = 6607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:40 ; elapsed = 00:03:13 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 155 ; free virtual = 6607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:03:13 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 154 ; free virtual = 6606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:41 ; elapsed = 00:03:14 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 154 ; free virtual = 6606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   366|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     2|
|6     |DSP48E1_4 |     2|
|7     |LUT1      |   155|
|8     |LUT2      |   595|
|9     |LUT3      |  1105|
|10    |LUT4      |   611|
|11    |LUT5      |   874|
|12    |LUT6      |  1519|
|13    |MUXCY     |   148|
|14    |MUXF7     |     4|
|15    |RAMB18E1  |     3|
|16    |RAMB36E1  |     3|
|17    |SRL16E    |   128|
|18    |XORCY     |    50|
|19    |FDE       |     6|
|20    |FDRE      |  5934|
|21    |FDSE      |    12|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:03:14 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 153 ; free virtual = 6606
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:30 ; elapsed = 00:02:56 . Memory (MB): peak = 2153.047 ; gain = 343.887 ; free physical = 217 ; free virtual = 6671
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:03:14 . Memory (MB): peak = 2153.047 ; gain = 623.590 ; free physical = 220 ; free virtual = 6676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 590 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.047 ; gain = 0.000 ; free physical = 149 ; free virtual = 6596
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDE => FDRE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
483 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:53 ; elapsed = 00:03:30 . Memory (MB): peak = 2153.047 ; gain = 725.031 ; free physical = 271 ; free virtual = 6720
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.047 ; gain = 0.000 ; free physical = 267 ; free virtual = 6718
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.059 ; gain = 24.012 ; free physical = 237 ; free virtual = 6707
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = d74b71e6b1f71900
INFO: [Coretcl 2-1174] Renamed 232 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2177.059 ; gain = 0.000 ; free physical = 220 ; free virtual = 6676
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/anis/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 19:11:49 2020...
