{"vcs1":{"timestamp_begin":1731772902.080301973, "rt":2.21, "ut":0.41, "st":0.24}}
{"vcselab":{"timestamp_begin":1731772904.371822167, "rt":2.47, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1731772906.914457615, "rt":0.38, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731772901.436258711}
{"VCS_COMP_START_TIME": 1731772901.436258711}
{"VCS_COMP_END_TIME": 1731772909.667941166}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333920}}
{"stitch_vcselab": {"peak_mem": 223440}}
