

================================================================
== Vivado HLS Report for 'draw_box'
================================================================
* Date:           Sat May 23 21:09:09 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.darknetsrcimage.c_draw_box_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.792|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     516|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      39|    -|
|Register         |        -|      -|     163|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     163|     555|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln23_fu_122_p2     |     +    |      0|  0|  39|           2|          32|
    |add_ln28_fu_204_p2     |     +    |      0|  0|  39|           2|          32|
    |i_3_fu_261_p2          |     +    |      0|  0|  39|          32|           1|
    |i_4_fu_272_p2          |     +    |      0|  0|  39|          32|           1|
    |icmp_ln23_fu_116_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_fu_160_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_fu_198_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln30_fu_242_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln32_fu_256_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln42_fu_267_p2    |   icmp   |      0|  0|  18|          32|          32|
    |i_2_fu_128_p3          |  select  |      0|  0|  32|           1|          32|
    |i_fu_210_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln22_fu_104_p3  |  select  |      0|  0|  31|           1|           1|
    |select_ln24_fu_148_p3  |  select  |      0|  0|  31|           1|           1|
    |select_ln25_fu_166_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln27_fu_186_p3  |  select  |      0|  0|  31|           1|           1|
    |select_ln29_fu_230_p3  |  select  |      0|  0|  31|           1|           1|
    |select_ln30_fu_248_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 516|         268|         390|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_0_reg_74  |   9|          2|   32|         64|
    |i_1_reg_83  |   9|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       |  39|          8|   65|        132|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |i_0_reg_74           |  32|   0|   32|          0|
    |i_1_reg_83           |  32|   0|   32|          0|
    |i_reg_288            |  32|   0|   32|          0|
    |select_ln25_reg_283  |  32|   0|   32|          0|
    |select_ln30_reg_293  |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 163|   0|  163|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   draw_box   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   draw_box   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   draw_box   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   draw_box   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   draw_box   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   draw_box   | return value |
|a_w              |  in |   32|   ap_none  |      a_w     |    scalar    |
|a_h              |  in |   32|   ap_none  |      a_h     |    scalar    |
|a_data_address0  | out |   17|  ap_memory |    a_data    |     array    |
|a_data_ce0       | out |    1|  ap_memory |    a_data    |     array    |
|a_data_we0       | out |    1|  ap_memory |    a_data    |     array    |
|a_data_d0        | out |   32|  ap_memory |    a_data    |     array    |
|a_data_q0        |  in |   32|  ap_memory |    a_data    |     array    |
|a_data_address1  | out |   17|  ap_memory |    a_data    |     array    |
|a_data_ce1       | out |    1|  ap_memory |    a_data    |     array    |
|a_data_we1       | out |    1|  ap_memory |    a_data    |     array    |
|a_data_d1        | out |   32|  ap_memory |    a_data    |     array    |
|a_data_q1        |  in |   32|  ap_memory |    a_data    |     array    |
|x1               |  in |   32|   ap_none  |      x1      |    scalar    |
|y1               |  in |   32|   ap_none  |      y1      |    scalar    |
|x2               |  in |   32|   ap_none  |      x2      |    scalar    |
|y2               |  in |   32|   ap_none  |      y2      |    scalar    |
|r                |  in |   32|   ap_none  |       r      |    scalar    |
|g                |  in |   32|   ap_none  |       g      |    scalar    |
|b                |  in |   32|   ap_none  |       b      |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_w), !map !13"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_h), !map !19"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100000 x float]* %a_data), !map !23"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x1), !map !29"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y1), !map !33"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x2), !map !37"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y2), !map !41"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %r), !map !45"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %g), !map !49"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %b), !map !53"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @draw_box_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y2)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 15 'read' 'y2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x2)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 16 'read' 'x2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y1)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 17 'read' 'y1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x1)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 18 'read' 'x1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_h)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 19 'read' 'a_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_w)" [extr_.darknetsrcimage.c_draw_box_with_main.c:18]   --->   Operation 20 'read' 'a_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x1_read, i32 31)" [extr_.darknetsrcimage.c_draw_box_with_main.c:22]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %x1_read to i31" [extr_.darknetsrcimage.c_draw_box_with_main.c:22]   --->   Operation 22 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.61ns)   --->   "%select_ln22 = select i1 %tmp, i31 0, i31 %trunc_ln22" [extr_.darknetsrcimage.c_draw_box_with_main.c:22]   --->   Operation 23 'select' 'select_ln22' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i31 %select_ln22 to i32" [extr_.darknetsrcimage.c_draw_box_with_main.c:22]   --->   Operation 24 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.54ns)   --->   "%icmp_ln23 = icmp slt i32 %zext_ln22, %a_w_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:23]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln23 = add nsw i32 -1, %a_w_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:23]   --->   Operation 26 'add' 'add_ln23' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.63ns)   --->   "%i_2 = select i1 %icmp_ln23, i32 %zext_ln22, i32 %add_ln23" [extr_.darknetsrcimage.c_draw_box_with_main.c:23]   --->   Operation 27 'select' 'i_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x2_read, i32 31)" [extr_.darknetsrcimage.c_draw_box_with_main.c:24]   --->   Operation 28 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %x2_read to i31" [extr_.darknetsrcimage.c_draw_box_with_main.c:24]   --->   Operation 29 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%select_ln24 = select i1 %tmp_1, i31 0, i31 %trunc_ln24" [extr_.darknetsrcimage.c_draw_box_with_main.c:24]   --->   Operation 30 'select' 'select_ln24' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %select_ln24 to i32" [extr_.darknetsrcimage.c_draw_box_with_main.c:24]   --->   Operation 31 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.54ns)   --->   "%icmp_ln25 = icmp slt i32 %zext_ln24, %a_w_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:25]   --->   Operation 32 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.63ns)   --->   "%select_ln25 = select i1 %icmp_ln25, i32 %zext_ln24, i32 %add_ln23" [extr_.darknetsrcimage.c_draw_box_with_main.c:25]   --->   Operation 33 'select' 'select_ln25' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y1_read, i32 31)" [extr_.darknetsrcimage.c_draw_box_with_main.c:27]   --->   Operation 34 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %y1_read to i31" [extr_.darknetsrcimage.c_draw_box_with_main.c:27]   --->   Operation 35 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%select_ln27 = select i1 %tmp_2, i31 0, i31 %trunc_ln27" [extr_.darknetsrcimage.c_draw_box_with_main.c:27]   --->   Operation 36 'select' 'select_ln27' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %select_ln27 to i32" [extr_.darknetsrcimage.c_draw_box_with_main.c:27]   --->   Operation 37 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.54ns)   --->   "%icmp_ln28 = icmp slt i32 %zext_ln27, %a_h_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:28]   --->   Operation 38 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln28 = add nsw i32 -1, %a_h_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:28]   --->   Operation 39 'add' 'add_ln28' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.63ns)   --->   "%i = select i1 %icmp_ln28, i32 %zext_ln27, i32 %add_ln28" [extr_.darknetsrcimage.c_draw_box_with_main.c:28]   --->   Operation 40 'select' 'i' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y2_read, i32 31)" [extr_.darknetsrcimage.c_draw_box_with_main.c:29]   --->   Operation 41 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %y2_read to i31" [extr_.darknetsrcimage.c_draw_box_with_main.c:29]   --->   Operation 42 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.61ns)   --->   "%select_ln29 = select i1 %tmp_3, i31 0, i31 %trunc_ln29" [extr_.darknetsrcimage.c_draw_box_with_main.c:29]   --->   Operation 43 'select' 'select_ln29' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i31 %select_ln29 to i32" [extr_.darknetsrcimage.c_draw_box_with_main.c:29]   --->   Operation 44 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.54ns)   --->   "%icmp_ln30 = icmp slt i32 %zext_ln29, %a_h_read" [extr_.darknetsrcimage.c_draw_box_with_main.c:30]   --->   Operation 45 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.63ns)   --->   "%select_ln30 = select i1 %icmp_ln30, i32 %zext_ln29, i32 %add_ln28" [extr_.darknetsrcimage.c_draw_box_with_main.c:30]   --->   Operation 46 'select' 'select_ln30' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.06ns)   --->   "br label %0" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i_2, %._crit_edge ], [ %i_3, %1 ]"   --->   Operation 48 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.54ns)   --->   "%icmp_ln32 = icmp sgt i32 %i_0, %select_ln25" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 49 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader.preheader, label %1" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%i_3 = add nsw i32 %i_0, 1" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 51 'add' 'i_3' <Predicate = (!icmp_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [extr_.darknetsrcimage.c_draw_box_with_main.c:32]   --->   Operation 52 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 53 'br' <Predicate = (icmp_ln32)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i_4, %2 ], [ %i, %.preheader.preheader ]"   --->   Operation 54 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.54ns)   --->   "%icmp_ln42 = icmp sgt i32 %i_1, %select_ln30" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 55 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %3, label %2" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.78ns)   --->   "%i_4 = add nsw i32 %i_1, 1" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 57 'add' 'i_4' <Predicate = (!icmp_ln42)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.darknetsrcimage.c_draw_box_with_main.c:42]   --->   Operation 58 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [extr_.darknetsrcimage.c_draw_box_with_main.c:52]   --->   Operation 59 'ret' <Predicate = (icmp_ln42)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_data]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ x1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
spectopmodule_ln0 (spectopmodule) [ 0000]
y2_read           (read         ) [ 0000]
x2_read           (read         ) [ 0000]
y1_read           (read         ) [ 0000]
x1_read           (read         ) [ 0000]
a_h_read          (read         ) [ 0000]
a_w_read          (read         ) [ 0000]
tmp               (bitselect    ) [ 0000]
trunc_ln22        (trunc        ) [ 0000]
select_ln22       (select       ) [ 0000]
zext_ln22         (zext         ) [ 0000]
icmp_ln23         (icmp         ) [ 0000]
add_ln23          (add          ) [ 0000]
i_2               (select       ) [ 0110]
tmp_1             (bitselect    ) [ 0000]
trunc_ln24        (trunc        ) [ 0000]
select_ln24       (select       ) [ 0000]
zext_ln24         (zext         ) [ 0000]
icmp_ln25         (icmp         ) [ 0000]
select_ln25       (select       ) [ 0010]
tmp_2             (bitselect    ) [ 0000]
trunc_ln27        (trunc        ) [ 0000]
select_ln27       (select       ) [ 0000]
zext_ln27         (zext         ) [ 0000]
icmp_ln28         (icmp         ) [ 0000]
add_ln28          (add          ) [ 0000]
i                 (select       ) [ 0011]
tmp_3             (bitselect    ) [ 0000]
trunc_ln29        (trunc        ) [ 0000]
select_ln29       (select       ) [ 0000]
zext_ln29         (zext         ) [ 0000]
icmp_ln30         (icmp         ) [ 0000]
select_ln30       (select       ) [ 0011]
br_ln32           (br           ) [ 0110]
i_0               (phi          ) [ 0010]
icmp_ln32         (icmp         ) [ 0010]
br_ln32           (br           ) [ 0000]
i_3               (add          ) [ 0110]
br_ln32           (br           ) [ 0110]
br_ln42           (br           ) [ 0011]
i_1               (phi          ) [ 0001]
icmp_ln42         (icmp         ) [ 0001]
br_ln42           (br           ) [ 0000]
i_4               (add          ) [ 0011]
br_ln42           (br           ) [ 0011]
ret_ln52          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_w"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_h">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_h"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="g">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="draw_box_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="y2_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y2_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="x2_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x2_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="y1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_h_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_h_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_w_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_w_read/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_0_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_1_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="85" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="32" slack="2"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln22_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="select_ln22_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="0"/>
<pin id="107" dir="0" index="2" bw="31" slack="0"/>
<pin id="108" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln22_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln23_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln23_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln24_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="select_ln24_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="0" index="2" bw="31" slack="0"/>
<pin id="152" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln24_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln25_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="select_ln25_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln27_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln27_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="31" slack="0"/>
<pin id="189" dir="0" index="2" bw="31" slack="0"/>
<pin id="190" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln27_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln28_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln28_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln29_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln29_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="31" slack="0"/>
<pin id="233" dir="0" index="2" bw="31" slack="0"/>
<pin id="234" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln29_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln30_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln30_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln32_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln42_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="select_ln25_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="293" class="1005" name="select_ln30_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2"/>
<pin id="295" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_3_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="26" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="56" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="56" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="68" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="116" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="112" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="44" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="44" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="136" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="68" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="122" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="50" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="50" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="174" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="62" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="62" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="198" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="194" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="38" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="38" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="218" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="62" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="238" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="204" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="77" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="77" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="86" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="86" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="128" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="286"><net_src comp="166" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="291"><net_src comp="210" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="296"><net_src comp="248" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="304"><net_src comp="261" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="312"><net_src comp="272" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: draw_box : a_w | {1 }
	Port: draw_box : a_h | {1 }
	Port: draw_box : x1 | {1 }
	Port: draw_box : y1 | {1 }
	Port: draw_box : x2 | {1 }
	Port: draw_box : y2 | {1 }
  - Chain level:
	State 1
		select_ln22 : 1
		zext_ln22 : 2
		icmp_ln23 : 3
		i_2 : 4
		select_ln24 : 1
		zext_ln24 : 2
		icmp_ln25 : 3
		select_ln25 : 4
		select_ln27 : 1
		zext_ln27 : 2
		icmp_ln28 : 3
		i : 4
		select_ln29 : 1
		zext_ln29 : 2
		icmp_ln30 : 3
		select_ln30 : 4
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		i_3 : 1
	State 3
		icmp_ln42 : 1
		br_ln42 : 2
		i_4 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  select_ln22_fu_104 |    0    |    31   |
|          |      i_2_fu_128     |    0    |    32   |
|          |  select_ln24_fu_148 |    0    |    31   |
|  select  |  select_ln25_fu_166 |    0    |    32   |
|          |  select_ln27_fu_186 |    0    |    31   |
|          |       i_fu_210      |    0    |    32   |
|          |  select_ln29_fu_230 |    0    |    31   |
|          |  select_ln30_fu_248 |    0    |    32   |
|----------|---------------------|---------|---------|
|          |   add_ln23_fu_122   |    0    |    39   |
|    add   |   add_ln28_fu_204   |    0    |    39   |
|          |      i_3_fu_261     |    0    |    39   |
|          |      i_4_fu_272     |    0    |    39   |
|----------|---------------------|---------|---------|
|          |   icmp_ln23_fu_116  |    0    |    18   |
|          |   icmp_ln25_fu_160  |    0    |    18   |
|   icmp   |   icmp_ln28_fu_198  |    0    |    18   |
|          |   icmp_ln30_fu_242  |    0    |    18   |
|          |   icmp_ln32_fu_256  |    0    |    18   |
|          |   icmp_ln42_fu_267  |    0    |    18   |
|----------|---------------------|---------|---------|
|          |  y2_read_read_fu_38 |    0    |    0    |
|          |  x2_read_read_fu_44 |    0    |    0    |
|   read   |  y1_read_read_fu_50 |    0    |    0    |
|          |  x1_read_read_fu_56 |    0    |    0    |
|          | a_h_read_read_fu_62 |    0    |    0    |
|          | a_w_read_read_fu_68 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      tmp_fu_92      |    0    |    0    |
| bitselect|     tmp_1_fu_136    |    0    |    0    |
|          |     tmp_2_fu_174    |    0    |    0    |
|          |     tmp_3_fu_218    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  trunc_ln22_fu_100  |    0    |    0    |
|   trunc  |  trunc_ln24_fu_144  |    0    |    0    |
|          |  trunc_ln27_fu_182  |    0    |    0    |
|          |  trunc_ln29_fu_226  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln22_fu_112  |    0    |    0    |
|   zext   |   zext_ln24_fu_156  |    0    |    0    |
|          |   zext_ln27_fu_194  |    0    |    0    |
|          |   zext_ln29_fu_238  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   516   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_0_reg_74    |   32   |
|     i_1_reg_83    |   32   |
|    i_2_reg_278    |   32   |
|    i_3_reg_301    |   32   |
|    i_4_reg_309    |   32   |
|     i_reg_288     |   32   |
|select_ln25_reg_283|   32   |
|select_ln30_reg_293|   32   |
+-------------------+--------+
|       Total       |   256  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   516  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   256  |    -   |
+-----------+--------+--------+
|   Total   |   256  |   516  |
+-----------+--------+--------+
