m255
K3
13
cModel Technology
dC:\Users\Student\Desktop\ASICandFPGAProject\GeneralDatapath
vdatapath
I3laPS1EW18[`8KWHkg=Cm3
VENJ2fzlJbe=i`NacXlf550
Z0 dC:\Users\Student\Desktop\Yan Yin\old version FPGA project\ASICandFPGAProject\GeneralDatapath
Z1 w1416984840
8C:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v
FC:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/GeneralDatapath.v
L0 1
Z2 OV;L;6.5b;42
r1
31
Z3 !s102 -nocovercells
Z4 o-work work -nocovercells -O0
!s100 INC3SJgX=b;H_4PJd3bCR2
!s85 0
!s101 -O0
vdatapath_tb
IV<CjE_9G6fbP5fgJ[5E981
VEWO?_?OX`2EgcWCd@z7jn1
Z5 dC:\Users\Student\Desktop\Yan Yin\old version FPGA project\ASICandFPGAProject\GeneralDatapath
w1416989525
8C:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/GeneralDatapath_tb.v
FC:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/GeneralDatapath_tb.v
L0 1
R2
r1
31
R3
R4
!s100 K0ERc=BQHX7BJoi8JZXoZ2
!s85 0
!s101 -O0
vMux2to1_5bits
IH^YD0>[zP:Jf`0fH=4R^]2
VLo1nho:da[KA0XzmRCE@k3
R5
R1
8C:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/Mux2to1_5bits.v
FC:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/Mux2to1_5bits.v
L0 1
R2
r1
31
R3
R4
n@mux2to1_5bits
!s100 `SPQN13c4V:@0<fVRgio:0
!s85 0
!s101 -O0
vMux4to1_8bits
ILUcRQVVDg9E=7@RT7<SlB1
VVWg[WNM<1WTP02>V[ZPid2
R5
R1
8C:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/Mux4to1_8bits.v
FC:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/Mux4to1_8bits.v
L0 1
R2
r1
31
R3
R4
n@mux4to1_8bits
!s100 eEKoI@=VODYV3:Xc=hm<61
!s85 0
!s101 -O0
vRAM_8bits
IG^X;;[]9;FdZSQD@61WI80
VcN>TlLMRz[1bNiFLXODlh2
R5
R1
8C:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/RAM_8bits.v
FC:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/RAM_8bits.v
L0 1
R2
r1
31
R3
R4
n@r@a@m_8bits
!s100 _ND;ef5TmG3kPgN6BWPOS0
!s85 0
!s101 -O0
vRegister_5bits
I>WIW4Om668ogW7P5:<7jJ1
VGleNZ7YU?`OFC[o2`Mchh0
R5
R1
8C:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/Register_5bits.v
FC:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/Register_5bits.v
L0 1
R2
r1
31
R3
R4
n@register_5bits
!s100 62A2EmlI4`@Y=h[>_VRmf0
!s85 0
!s101 -O0
vRegister_8bits
!s100 OSf09UQZ1H<fT;KCSMh^21
IJGI[:VXPG65PIbcB:SW1Z2
Vhnm^S1NYlU@lgQ1CF6OZN2
R5
R1
8C:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/Register_8bits.v
FC:/Users/Student/Desktop/Yan Yin/old version FPGA project/ASICandFPGAProject/GeneralDatapath/Register_8bits.v
L0 1
R2
r1
!s85 0
31
!s101 -O0
R3
R4
n@register_8bits
