// Seed: 3313982943
module module_0 #(
    parameter id_1 = 32'd77
);
  _id_1 :
  assert property (@(negedge -1) id_1)
  else $signed(92);
  ;
  generate
    assign id_1 = id_1;
  endgenerate
  wire id_2;
  logic [1 : id_1] id_3;
  ;
  assign module_1.id_5 = 0;
  wire id_4;
  wire [-1 : (  id_1  ?  1 : id_1  )] id_5;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output logic id_2,
    input tri0 id_3,
    input wand id_4,
    output tri0 id_5
    , id_15,
    input uwire id_6,
    output logic id_7,
    input wor id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri id_13
);
  always @(-1 == -1)
    if (1) id_2 <= 1;
    else begin : LABEL_0
      id_7 = 1;
    end
  module_0 modCall_1 ();
endmodule
