<stg><name>threshold</name>


<trans_list>

<trans id="560" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="21" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="34" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="36" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="37" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="45" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="47" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="55" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="75" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="76" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="84" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
operator().exit.0:0  call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_cols_V, [1 x i8]* @p_str3, [10 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [24 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
operator().exit.0:1  call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_rows_V, [1 x i8]* @p_str3, [10 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [24 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
operator().exit.0:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
operator().exit.0:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str169, i32 0, i32 0, [1 x i8]* @p_str170, [1 x i8]* @p_str171, [1 x i8]* @p_str172, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str173, [1 x i8]* @p_str174)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
operator().exit.0:4  call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str113, [1 x i8]* @p_str114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
operator().exit.0:5  call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str118, [1 x i8]* @p_str119, [1 x i8]* @p_str120, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str121, [1 x i8]* @p_str122)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator().exit.0:6  %p_src_cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_cols_V)

]]></Node>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator().exit.0:7  %p_src_rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_rows_V)

]]></Node>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="21" op_0_bw="64">
<![CDATA[
operator().exit.0:8  %hist_out_V = alloca [256 x i21], align 4

]]></Node>
<StgValue><ssdm name="hist_out_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
operator().exit.0:9  %pixelPro = alloca [256 x float], align 16

]]></Node>
<StgValue><ssdm name="pixelPro"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
operator().exit.0:10  br label %.preheader620

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader620:0  %i1 = phi i9 [ %i, %0 ], [ 0, %"operator().exit.0" ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader620:1  %exitcond2 = icmp eq i9 %i1, -256

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader620:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader620:3  %i = add i9 %i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader620:4  br i1 %exitcond2, label %._crit_edge.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_8 = zext i9 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %hist_out_V_addr = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="hist_out_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="21" op_1_bw="8">
<![CDATA[
:2  store i21 0, i21* %hist_out_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pixelPro_addr = getelementptr inbounds [256 x float]* %pixelPro, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="pixelPro_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float 0.000000e+00, float* %pixelPro_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader620

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="21" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:0  %p_0334_s = alloca i21

]]></Node>
<StgValue><ssdm name="p_0334_s"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:1  %p_0337_s = alloca i8

]]></Node>
<StgValue><ssdm name="p_0337_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:2  %addr_win_val_0_V_2 = alloca i8

]]></Node>
<StgValue><ssdm name="addr_win_val_0_V_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:3  %addr_win_val_0_V_1 = alloca i8

]]></Node>
<StgValue><ssdm name="addr_win_val_0_V_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:4  %addr_win_val_0_V_3 = alloca i8

]]></Node>
<StgValue><ssdm name="addr_win_val_0_V_3"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:5  %addr_last_V = alloca i8

]]></Node>
<StgValue><ssdm name="addr_last_V"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:6  %hist_win_val_0_V_1_1 = alloca i21

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_1_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="21" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:7  %hist_win_val_V = alloca i21

]]></Node>
<StgValue><ssdm name="hist_win_val_V"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="21" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:8  %hist_win_val_0_V_2_1 = alloca i21

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_2_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="21" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:9  %hist_win_val_0_V_3_1 = alloca i21

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_3_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge.preheader:10  store i21 0, i21* %hist_win_val_0_V_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge.preheader:11  store i21 0, i21* %hist_win_val_0_V_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge.preheader:12  store i21 0, i21* %hist_win_val_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge.preheader:13  store i21 0, i21* %hist_win_val_0_V_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.preheader:14  store i8 3, i8* %addr_last_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.preheader:15  store i8 2, i8* %addr_win_val_0_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.preheader:16  store i8 0, i8* %addr_win_val_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.preheader:17  store i8 1, i8* %addr_win_val_0_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.preheader:18  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i2 = phi i31 [ %i_1, %3 ], [ 0, %._crit_edge.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:1  %i2_cast = zext i31 %i2 to i32

]]></Node>
<StgValue><ssdm name="i2_cast"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %tmp_1 = icmp slt i32 %i2_cast, %p_src_rows_V_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge:4  %i_1 = add i31 %i2, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %tmp_1, label %1, label %.preheader618.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader618.preheader:0  br label %.preheader618

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %j = phi i31 [ 0, %1 ], [ %j_1, %"operator().exit645.0_ifconv" ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="31">
<![CDATA[
:2  %j_cast = zext i31 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_2 = icmp slt i32 %j_cast, %p_src_cols_V_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %j_1 = add i31 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
:1  %addr_win_val_0_V_1_1 = load i8* %addr_win_val_0_V_1

]]></Node>
<StgValue><ssdm name="addr_win_val_0_V_1_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_2, label %"operator().exit645.0_ifconv", label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:1  %p_0337_load = load i8* %p_0337_s

]]></Node>
<StgValue><ssdm name="p_0337_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:2  %addr_win_val_0_V_2_1 = load i8* %addr_win_val_0_V_2

]]></Node>
<StgValue><ssdm name="addr_win_val_0_V_2_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:3  %addr_win_val_0_V_3_1 = load i8* %addr_win_val_0_V_3

]]></Node>
<StgValue><ssdm name="addr_win_val_0_V_3_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:4  %addr_last_V_load = load i8* %addr_last_V

]]></Node>
<StgValue><ssdm name="addr_last_V_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:12  %tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:13  %tmp_6 = zext i8 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit645.0_ifconv:14  %hls_array_data_V_ad = getelementptr [256 x i2]* @hls_array_data_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="hls_array_data_V_ad"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:15  %hls_array_data_V_lo = load i2* %hls_array_data_V_ad, align 1

]]></Node>
<StgValue><ssdm name="hls_array_data_V_lo"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:18  %tmp_9 = icmp eq i8 %tmp_67, %addr_win_val_0_V_1_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:19  %tmp_23_1 = icmp eq i8 %tmp_67, %addr_win_val_0_V_2_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:20  %tmp_23_2 = icmp eq i8 %tmp_67, %addr_win_val_0_V_3_1

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:21  %tmp_23_3 = icmp eq i8 %tmp_67, %addr_last_V_load

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
operator().exit645.0_ifconv:22  %p_cast = select i1 %tmp_9, i3 0, i3 3

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:23  %tmp_11 = or i1 %tmp_9, %tmp_23_3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
operator().exit645.0_ifconv:24  %sel_tmp = select i1 %tmp_11, i3 %p_cast, i3 -4

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:25  %sel_tmp1 = xor i1 %tmp_9, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:26  %sel_tmp2 = and i1 %tmp_23_1, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:27  %sel_tmp6_demorgan = or i1 %tmp_9, %tmp_23_1

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:28  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:29  %sel_tmp7 = and i1 %tmp_23_2, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
operator().exit645.0_ifconv:30  %sel_tmp3_cast = select i1 %sel_tmp7, i3 2, i3 1

]]></Node>
<StgValue><ssdm name="sel_tmp3_cast"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:31  %tmp_20 = or i1 %sel_tmp7, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
operator().exit645.0_ifconv:32  %p_3 = select i1 %tmp_20, i3 %sel_tmp3_cast, i3 %sel_tmp

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator().exit645.0_ifconv:33  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit645.0_ifconv:36  %ret_V = add i3 %p_3, 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit645.0_ifconv:37  %tmp_23 = icmp eq i3 %ret_V, 3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit645.0_ifconv:40  %p_0337_2_be = select i1 %tmp_23, i8 %addr_win_val_0_V_3_1, i8 %p_0337_load

]]></Node>
<StgValue><ssdm name="p_0337_2_be"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit645.0_ifconv:42  %tmp_45_1 = icmp eq i3 %ret_V, 2

]]></Node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit645.0_ifconv:45  %addr_V_1_0337_2_be = select i1 %tmp_45_1, i8 %addr_win_val_0_V_2_1, i8 %p_0337_2_be

]]></Node>
<StgValue><ssdm name="addr_V_1_0337_2_be"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit645.0_ifconv:47  %tmp_47_2 = icmp eq i3 %p_3, 0

]]></Node>
<StgValue><ssdm name="tmp_47_2"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit645.0_ifconv:50  %p_0337_2_be_2 = select i1 %tmp_47_2, i8 %addr_win_val_0_V_1_1, i8 %addr_V_1_0337_2_be

]]></Node>
<StgValue><ssdm name="p_0337_2_be_2"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit645.0_ifconv:52  %tmp_24 = icmp eq i3 %p_3, -4

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit645.0_ifconv:53  %hist_out_V_addr_4 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="hist_out_V_addr_4"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="21" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:54  %hist_out_V_load = load i21* %hist_out_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="hist_out_V_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator().exit645.0_ifconv:56  %tmp_29 = icmp eq i3 %p_3, 3

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
operator().exit645.0_ifconv:57  %tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_3, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit645.0_ifconv:58  %icmp = icmp ne i2 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit645.0_ifconv:59  %storemerge = select i1 %icmp, i8 %p_0337_2_be_2, i8 %addr_win_val_0_V_2_1

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:62  %sel_tmp4 = xor i1 %tmp_24, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator().exit645.0_ifconv:63  %sel_tmp5 = and i1 %tmp_29, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit645.0_ifconv:65  %sel_tmp8 = select i1 %tmp_24, i8 %tmp_67, i8 %storemerge

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit645.0_ifconv:66  %addr_win_val_V_0_0_2 = select i1 %sel_tmp5, i8 %addr_last_V_load, i8 %sel_tmp8

]]></Node>
<StgValue><ssdm name="addr_win_val_V_0_0_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:76  store i8 %addr_win_val_0_V_3_1, i8* %addr_last_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:77  store i8 %addr_win_val_0_V_2_1, i8* %addr_win_val_0_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:78  store i8 %addr_win_val_V_0_0_2, i8* %addr_win_val_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:79  store i8 %addr_win_val_0_V_1_1, i8* %addr_win_val_0_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:80  store i8 %p_0337_2_be_2, i8* %p_0337_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_23" val="0"/>
<literal name="tmp_45_1" val="0"/>
<literal name="tmp_47_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="21" op_0_bw="21">
<![CDATA[
operator().exit645.0_ifconv:0  %p_0334_load = load i21* %p_0334_s

]]></Node>
<StgValue><ssdm name="p_0334_load"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="21" op_0_bw="21">
<![CDATA[
operator().exit645.0_ifconv:5  %hist_win_val_0_V_1_2 = load i21* %hist_win_val_0_V_1_1

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_1_2"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="21" op_0_bw="21">
<![CDATA[
operator().exit645.0_ifconv:6  %hist_win_val_V_load_1 = load i21* %hist_win_val_V

]]></Node>
<StgValue><ssdm name="hist_win_val_V_load_1"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="21" op_0_bw="21">
<![CDATA[
operator().exit645.0_ifconv:7  %hist_win_val_0_V_2_2 = load i21* %hist_win_val_0_V_2_1

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_2_2"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="21" op_0_bw="21">
<![CDATA[
operator().exit645.0_ifconv:8  %hist_win_val_0_V_3_2 = load i21* %hist_win_val_0_V_3_1

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_3_2"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
operator().exit645.0_ifconv:9  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator().exit645.0_ifconv:10  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
operator().exit645.0_ifconv:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:15  %hls_array_data_V_lo = load i2* %hls_array_data_V_ad, align 1

]]></Node>
<StgValue><ssdm name="hls_array_data_V_lo"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="2">
<![CDATA[
operator().exit645.0_ifconv:16  %tempdst = sext i2 %hls_array_data_V_lo to i8

]]></Node>
<StgValue><ssdm name="tempdst"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit645.0_ifconv:17  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tempdst)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator().exit645.0_ifconv:34  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:35  %hist_last_V = add i21 %hist_win_val_0_V_3_2, 1

]]></Node>
<StgValue><ssdm name="hist_last_V"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:38  %hist_flag_V = add i21 %hist_win_val_0_V_2_2, 1

]]></Node>
<StgValue><ssdm name="hist_flag_V"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:39  %hist_win_val_0_V_3 = select i1 %tmp_23, i21 %hist_flag_V, i21 %hist_win_val_0_V_2_2

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_3"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_45_1" val="0"/>
<literal name="tmp_47_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:41  %p_0334_2_be = select i1 %tmp_23, i21 %hist_flag_V, i21 %p_0334_load

]]></Node>
<StgValue><ssdm name="p_0334_2_be"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:43  %hist_w_V_s = add i21 %hist_win_val_0_V_1_2, 1

]]></Node>
<StgValue><ssdm name="hist_w_V_s"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:44  %hist_win_val_0_V_2 = select i1 %tmp_45_1, i21 %hist_w_V_s, i21 %hist_win_val_0_V_1_2

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_2"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_47_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:46  %hist_w_V_172_0334_2 = select i1 %tmp_45_1, i21 %hist_w_V_s, i21 %p_0334_2_be

]]></Node>
<StgValue><ssdm name="hist_w_V_172_0334_2"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:48  %hist_flag_V_2 = add i21 %hist_win_val_V_load_1, 1

]]></Node>
<StgValue><ssdm name="hist_flag_V_2"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:49  %hist_win_val_0_V_1 = select i1 %tmp_47_2, i21 %hist_flag_V_2, i21 %hist_win_val_V_load_1

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_1"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:51  %p_0334_2_be_2 = select i1 %tmp_47_2, i21 %hist_flag_V_2, i21 %hist_w_V_172_0334_2

]]></Node>
<StgValue><ssdm name="p_0334_2_be_2"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="21" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:54  %hist_out_V_load = load i21* %hist_out_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="hist_out_V_load"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_24" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:55  %hist_win_val_0_V_0 = add i21 %hist_out_V_load, 1

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_0"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_24" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:60  %storemerge1 = select i1 %icmp, i21 %p_0334_2_be_2, i21 %hist_win_val_0_V_2

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:61  %sel_tmp9 = select i1 %tmp_24, i21 %hist_win_val_0_V_0, i21 %storemerge1

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit645.0_ifconv:64  %hist_win_val_V_0_0_2 = select i1 %sel_tmp5, i21 %hist_last_V, i21 %sel_tmp9

]]></Node>
<StgValue><ssdm name="hist_win_val_V_0_0_2"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
operator().exit645.0_ifconv:67  %tmp_34 = zext i8 %addr_win_val_0_V_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit645.0_ifconv:68  %hist_out_V_addr_5 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="hist_out_V_addr_5"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="21" op_1_bw="8">
<![CDATA[
operator().exit645.0_ifconv:69  store i21 %hist_win_val_0_V_2, i21* %hist_out_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator().exit645.0_ifconv:70  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str28, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator().exit645.0_ifconv:71  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:72  store i21 %hist_win_val_0_V_3, i21* %hist_win_val_0_V_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:73  store i21 %hist_win_val_0_V_2, i21* %hist_win_val_0_V_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:74  store i21 %hist_win_val_V_0_0_2, i21* %hist_win_val_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:75  store i21 %hist_win_val_0_V_1, i21* %hist_win_val_0_V_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
operator().exit645.0_ifconv:81  store i21 %p_0334_2_be_2, i21* %p_0334_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
operator().exit645.0_ifconv:82  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader618:0  %col_assign = phi i2 [ %m, %"operator().exit653" ], [ 0, %.preheader618.preheader ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader618:1  %exitcond3 = icmp eq i2 %col_assign, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader618:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader618:3  %m = add i2 %col_assign, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader618:4  br i1 %exitcond3, label %4, label %"operator().exit653"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8">
<![CDATA[
operator().exit653:0  %addr_win_val_0_V_2_2 = load i8* %addr_win_val_0_V_2

]]></Node>
<StgValue><ssdm name="addr_win_val_0_V_2_2"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8">
<![CDATA[
operator().exit653:1  %addr_win_val_0_V_1_2 = load i8* %addr_win_val_0_V_1

]]></Node>
<StgValue><ssdm name="addr_win_val_0_V_1_2"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="21" op_0_bw="21">
<![CDATA[
operator().exit653:2  %hist_win_val_0_V_1_3 = load i21* %hist_win_val_0_V_1_1

]]></Node>
<StgValue><ssdm name="hist_win_val_0_V_1_3"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="21" op_0_bw="21">
<![CDATA[
operator().exit653:3  %hist_win_val_V_load = load i21* %hist_win_val_V

]]></Node>
<StgValue><ssdm name="hist_win_val_V_load"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator().exit653:4  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
operator().exit653:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
operator().exit653:6  %cond = icmp eq i2 %col_assign, 0

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
operator().exit653:7  %addr_win_val_V_load_s = select i1 %cond, i8 %addr_win_val_0_V_1_2, i8 %addr_win_val_0_V_2_2

]]></Node>
<StgValue><ssdm name="addr_win_val_V_load_s"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="8">
<![CDATA[
operator().exit653:8  %tmp_7 = zext i8 %addr_win_val_V_load_s to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
operator().exit653:9  %hist_win_val_V_load_s = select i1 %cond, i21 %hist_win_val_V_load, i21 %hist_win_val_0_V_1_3

]]></Node>
<StgValue><ssdm name="hist_win_val_V_load_s"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator().exit653:10  %hist_out_V_addr_1 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="hist_out_V_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="21" op_1_bw="8">
<![CDATA[
operator().exit653:11  store i21 %hist_win_val_V_load_s, i21* %hist_out_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator().exit653:12  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
operator().exit653:13  br label %.preheader618

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="250" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = mul nsw i32 %p_src_rows_V_read, %p_src_cols_V_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="251" st_id="10" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_4 = sitofp i32 %tmp_s to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="252" st_id="11" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_4 = sitofp i32 %tmp_s to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="253" st_id="12" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_4 = sitofp i32 %tmp_s to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="254" st_id="13" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %scale = fdiv float 2.550000e+02, %tmp_4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="255" st_id="14" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %scale = fdiv float 2.550000e+02, %tmp_4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="256" st_id="15" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %scale = fdiv float 2.550000e+02, %tmp_4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="257" st_id="16" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %scale = fdiv float 2.550000e+02, %tmp_4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="258" st_id="17" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %scale = fdiv float 2.550000e+02, %tmp_4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="259" st_id="18" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %scale = fdiv float 2.550000e+02, %tmp_4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="260" st_id="19" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %scale = fdiv float 2.550000e+02, %tmp_4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="261" st_id="20" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %scale = fdiv float 2.550000e+02, %tmp_4

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i5 = phi i9 [ 0, %4 ], [ %i_2, %6 ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond4 = icmp eq i9 %i5, -256

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_2 = add i9 %i5, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %.preheader617.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_13 = zext i9 %i5 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hist_out_V_addr_2 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="hist_out_V_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="21" op_0_bw="8">
<![CDATA[
:5  %tmp_V = load i21* %hist_out_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="271" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="21" op_0_bw="8">
<![CDATA[
:5  %tmp_V = load i21* %hist_out_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="21">
<![CDATA[
:6  %tmp_38 = zext i21 %tmp_V to i32

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_14 = uitofp i32 %tmp_38 to float

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="274" st_id="24" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_14 = uitofp i32 %tmp_38 to float

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="275" st_id="25" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_14 = uitofp i32 %tmp_38 to float

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="276" st_id="26" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15 = fdiv float %tmp_14, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="277" st_id="27" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15 = fdiv float %tmp_14, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="278" st_id="28" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15 = fdiv float %tmp_14, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="279" st_id="29" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15 = fdiv float %tmp_14, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="280" st_id="30" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15 = fdiv float %tmp_14, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="281" st_id="31" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15 = fdiv float %tmp_14, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="282" st_id="32" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15 = fdiv float %tmp_14, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="283" st_id="33" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_15 = fdiv float %tmp_14, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %pixelPro_addr_1 = getelementptr inbounds [256 x float]* %pixelPro, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="pixelPro_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:10  store float %tmp_15, float* %pixelPro_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.preheader617.preheader:0  br label %.preheader617

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="292" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader617:0  %j_4 = phi i9 [ %i_4, %11 ], [ 0, %.preheader617.preheader ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader617:1  %p_2 = phi i8 [ %threshold_V_1, %11 ], [ 0, %.preheader617.preheader ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader617:2  %deltaMax = phi float [ %deltaMax_1, %11 ], [ 0.000000e+00, %.preheader617.preheader ]

]]></Node>
<StgValue><ssdm name="deltaMax"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="9">
<![CDATA[
.preheader617:3  %j_5_cast8 = zext i9 %j_4 to i32

]]></Node>
<StgValue><ssdm name="j_5_cast8"/></StgValue>
</operation>

<operation id="296" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="9">
<![CDATA[
.preheader617:4  %j_5_cast = zext i9 %j_4 to i10

]]></Node>
<StgValue><ssdm name="j_5_cast"/></StgValue>
</operation>

<operation id="297" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader617:5  %exitcond5 = icmp eq i9 %j_4, -256

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="298" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader617:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader617:7  %i_4 = add i9 %j_4, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader617:8  br i1 %exitcond5, label %.preheader.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="303" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %w0 = phi float [ 0.000000e+00, %7 ], [ %w0_1, %9 ]

]]></Node>
<StgValue><ssdm name="w0"/></StgValue>
</operation>

<operation id="306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %u0tmp = phi float [ 0.000000e+00, %7 ], [ %u0tmp_1, %9 ]

]]></Node>
<StgValue><ssdm name="u0tmp"/></StgValue>
</operation>

<operation id="307" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %j7 = phi i8 [ 0, %7 ], [ %j_2, %9 ]

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="8">
<![CDATA[
:3  %j7_cast = zext i8 %j7 to i10

]]></Node>
<StgValue><ssdm name="j7_cast"/></StgValue>
</operation>

<operation id="309" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %exitcond6 = icmp eq i10 %j7_cast, %j_5_cast

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %j_2 = add i8 %j7, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond6, label %.preheader616.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="8">
<![CDATA[
:0  %j7_cast7 = zext i8 %j7 to i32

]]></Node>
<StgValue><ssdm name="j7_cast7"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_26 = zext i8 %j7 to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pixelPro_addr_2 = getelementptr inbounds [256 x float]* %pixelPro, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="pixelPro_addr_2"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="8">
<![CDATA[
:6  %pixelPro_load = load float* %pixelPro_addr_2, align 4

]]></Node>
<StgValue><ssdm name="pixelPro_load"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_27 = sitofp i32 %j7_cast7 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="318" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="8">
<![CDATA[
:6  %pixelPro_load = load float* %pixelPro_addr_2, align 4

]]></Node>
<StgValue><ssdm name="pixelPro_load"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %w0_1 = fadd float %w0, %pixelPro_load

]]></Node>
<StgValue><ssdm name="w0_1"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_27 = sitofp i32 %j7_cast7 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="321" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %w0_1 = fadd float %w0, %pixelPro_load

]]></Node>
<StgValue><ssdm name="w0_1"/></StgValue>
</operation>

<operation id="322" st_id="39" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_27 = sitofp i32 %j7_cast7 to float

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="323" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %w0_1 = fadd float %w0, %pixelPro_load

]]></Node>
<StgValue><ssdm name="w0_1"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_28 = fmul float %tmp_27, %pixelPro_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="325" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %w0_1 = fadd float %w0, %pixelPro_load

]]></Node>
<StgValue><ssdm name="w0_1"/></StgValue>
</operation>

<operation id="326" st_id="41" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_28 = fmul float %tmp_27, %pixelPro_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="327" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %u0tmp_1 = fadd float %u0tmp, %tmp_28

]]></Node>
<StgValue><ssdm name="u0tmp_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="328" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %u0tmp_1 = fadd float %u0tmp, %tmp_28

]]></Node>
<StgValue><ssdm name="u0tmp_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="329" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %u0tmp_1 = fadd float %u0tmp, %tmp_28

]]></Node>
<StgValue><ssdm name="u0tmp_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="330" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %u0tmp_1 = fadd float %u0tmp, %tmp_28

]]></Node>
<StgValue><ssdm name="u0tmp_1"/></StgValue>
</operation>

<operation id="334" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str32, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="335" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="336" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.preheader616.preheader:0  br label %.preheader616

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="337" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader616:0  %u1tmp = phi float [ %u1tmp_1, %10 ], [ 0.000000e+00, %.preheader616.preheader ]

]]></Node>
<StgValue><ssdm name="u1tmp"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader616:1  %j8 = phi i32 [ %j_3, %10 ], [ %j_5_cast8, %.preheader616.preheader ]

]]></Node>
<StgValue><ssdm name="j8"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader616:2  %exitcond7 = icmp eq i32 %j8, 256

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader616:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader616:4  br i1 %exitcond7, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="47" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_35 = sitofp i32 %j8 to float

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %w1 = fsub float 1.000000e+00, %w0

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="9">
<![CDATA[
:22  %threshold_V = trunc i9 %j_4 to i8

]]></Node>
<StgValue><ssdm name="threshold_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="345" st_id="48" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_35 = sitofp i32 %j8 to float

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="346" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_36 = sext i32 %j8 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pixelPro_addr_3 = getelementptr inbounds [256 x float]* %pixelPro, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="pixelPro_addr_3"/></StgValue>
</operation>

<operation id="348" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="8">
<![CDATA[
:4  %pixelPro_load_1 = load float* %pixelPro_addr_3, align 4

]]></Node>
<StgValue><ssdm name="pixelPro_load_1"/></StgValue>
</operation>

<operation id="349" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %j_3 = add nsw i32 %j8, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="350" st_id="49" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_35 = sitofp i32 %j8 to float

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="351" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="8">
<![CDATA[
:4  %pixelPro_load_1 = load float* %pixelPro_addr_3, align 4

]]></Node>
<StgValue><ssdm name="pixelPro_load_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="352" st_id="50" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_37 = fmul float %tmp_35, %pixelPro_load_1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="353" st_id="51" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_37 = fmul float %tmp_35, %pixelPro_load_1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="354" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %u1tmp_1 = fadd float %u1tmp, %tmp_37

]]></Node>
<StgValue><ssdm name="u1tmp_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="355" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %u1tmp_1 = fadd float %u1tmp, %tmp_37

]]></Node>
<StgValue><ssdm name="u1tmp_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="356" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %u1tmp_1 = fadd float %u1tmp, %tmp_37

]]></Node>
<StgValue><ssdm name="u1tmp_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="357" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %u1tmp_1 = fadd float %u1tmp, %tmp_37

]]></Node>
<StgValue><ssdm name="u1tmp_1"/></StgValue>
</operation>

<operation id="359" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader616

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="360" st_id="56" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %w1 = fsub float 1.000000e+00, %w0

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="361" st_id="57" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %w1 = fsub float 1.000000e+00, %w0

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="362" st_id="58" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %w1 = fsub float 1.000000e+00, %w0

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>

<operation id="363" st_id="58" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u0 = fdiv float %u0tmp, %w0

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="364" st_id="59" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u0 = fdiv float %u0tmp, %w0

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="365" st_id="59" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %u1 = fdiv float %u1tmp, %w1

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="366" st_id="59" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_31 = fmul float %w0, %w1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="367" st_id="60" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u0 = fdiv float %u0tmp, %w0

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="368" st_id="60" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %u1 = fdiv float %u1tmp, %w1

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="369" st_id="60" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_31 = fmul float %w0, %w1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="370" st_id="61" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u0 = fdiv float %u0tmp, %w0

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="371" st_id="61" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %u1 = fdiv float %u1tmp, %w1

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="372" st_id="62" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u0 = fdiv float %u0tmp, %w0

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="373" st_id="62" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %u1 = fdiv float %u1tmp, %w1

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="374" st_id="63" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u0 = fdiv float %u0tmp, %w0

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="375" st_id="63" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %u1 = fdiv float %u1tmp, %w1

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="376" st_id="64" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u0 = fdiv float %u0tmp, %w0

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="377" st_id="64" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %u1 = fdiv float %u1tmp, %w1

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="378" st_id="65" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u0 = fdiv float %u0tmp, %w0

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="379" st_id="65" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %u1 = fdiv float %u1tmp, %w1

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="380" st_id="66" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %u1 = fdiv float %u1tmp, %w1

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="381" st_id="67" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32 = fsub float %u0, %u1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="382" st_id="68" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32 = fsub float %u0, %u1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="383" st_id="69" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32 = fsub float %u0, %u1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="384" st_id="70" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32 = fsub float %u0, %u1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="385" st_id="71" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_33 = fmul float %tmp_31, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="386" st_id="72" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_33 = fmul float %tmp_31, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="387" st_id="73" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %deltaTmp = fmul float %tmp_33, %tmp_32

]]></Node>
<StgValue><ssdm name="deltaTmp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="388" st_id="74" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %deltaTmp = fmul float %tmp_33, %tmp_32

]]></Node>
<StgValue><ssdm name="deltaTmp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="389" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
:7  %deltaTmp_to_int = bitcast float %deltaTmp to i32

]]></Node>
<StgValue><ssdm name="deltaTmp_to_int"/></StgValue>
</operation>

<operation id="390" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %deltaTmp_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="391" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="23" op_0_bw="32">
<![CDATA[
:9  %tmp_64 = trunc i32 %deltaTmp_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="392" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
:10  %deltaMax_to_int = bitcast float %deltaMax to i32

]]></Node>
<StgValue><ssdm name="deltaMax_to_int"/></StgValue>
</operation>

<operation id="393" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %deltaMax_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="394" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_65 = trunc i32 %deltaMax_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="395" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %notlhs = icmp ne i8 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="396" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %notrhs = icmp eq i23 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="397" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_45 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="398" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %notlhs1 = icmp ne i8 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="399" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:17  %notrhs1 = icmp eq i23 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="400" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_46 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="401" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_47 = and i1 %tmp_45, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="402" st_id="75" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_48 = fcmp ogt float %deltaTmp, %deltaMax

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="403" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_49 = and i1 %tmp_47, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="404" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:23  %threshold_V_1 = select i1 %tmp_49, i8 %threshold_V, i8 %p_2

]]></Node>
<StgValue><ssdm name="threshold_V_1"/></StgValue>
</operation>

<operation id="405" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %deltaMax_1 = select i1 %tmp_49, float %deltaTmp, float %deltaMax

]]></Node>
<StgValue><ssdm name="deltaMax_1"/></StgValue>
</operation>

<operation id="406" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:25  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="407" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader617

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="408" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader:0  %p_4 = phi i21 [ %sum_V, %12 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="409" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:1  %i9 = phi i9 [ %i_3, %12 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="410" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:2  %exitcond = icmp eq i9 %i9, -256

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="411" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4  %i_3 = add i9 %i9, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="413" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %13, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_18 = zext i9 %i9 to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="415" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hist_out_V_addr_3 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="hist_out_V_addr_3"/></StgValue>
</operation>

<operation id="416" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="8">
<![CDATA[
:5  %tmp_V_1 = load i21* %hist_out_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="417" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="8">
<![CDATA[
:5  %tmp_V_1 = load i21* %hist_out_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="418" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %sum_V = add i21 %tmp_V_1, %p_4

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="419" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="21">
<![CDATA[
:7  %tmp_39 = zext i21 %sum_V to i32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="420" st_id="78" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_19 = uitofp i32 %tmp_39 to float

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="421" st_id="79" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_19 = uitofp i32 %tmp_39 to float

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="422" st_id="80" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_19 = uitofp i32 %tmp_39 to float

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="423" st_id="81" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v_assign = fmul float %tmp_19, %scale

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="424" st_id="82" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v_assign = fmul float %tmp_19, %scale

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="425" st_id="83" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="32">
<![CDATA[
:16  %d_assign = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="426" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
:17  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="427" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="63" op_0_bw="64">
<![CDATA[
:18  %tmp_44 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="428" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:19  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="429" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="430" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="11">
<![CDATA[
:21  %tmp_i = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="431" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="52" op_0_bw="64">
<![CDATA[
:22  %tmp_52 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="432" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:23  %tmp_26_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_52)

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="433" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="54" op_0_bw="53">
<![CDATA[
:24  %p_Result_8 = zext i53 %tmp_26_i to i54

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="434" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:25  %man_V_1 = sub i54 0, %p_Result_8

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="435" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:27  %tmp_40_i = icmp eq i63 %tmp_44, 0

]]></Node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="436" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:28  %F2 = sub i12 1075, %tmp_i

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="437" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:29  %tmp_41_i = icmp sgt i12 %F2, 0

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="438" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:30  %tmp_42_i = sub i12 0, %F2

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="439" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:31  %F2_2 = select i1 %tmp_41_i, i12 %F2, i12 %tmp_42_i

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="440" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %tmp_43_i = icmp eq i11 %exp_tmp_V, -973

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="441" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:36  %tmp_45_i = icmp ult i12 %F2_2, 54

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="442" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_55 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="443" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %icmp1 = icmp eq i9 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="444" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="446" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
:10  %p_Val2_1 = bitcast float %v_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="448" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="449" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_V_5 = trunc i32 %p_Val2_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="450" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_i_i_i_i = icmp eq i8 %tmp_V_4, -1

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="451" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %tmp_i_i_i_i_20 = icmp ne i23 %tmp_V_5, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_20"/></StgValue>
</operation>

<operation id="452" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_demorgan_i = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_20

]]></Node>
<StgValue><ssdm name="tmp_demorgan_i"/></StgValue>
</operation>

<operation id="453" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:26  %p_Val2_s = select i1 %p_Result_7, i54 %man_V_1, i54 %p_Result_8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="454" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="12">
<![CDATA[
:32  %tmp_53 = trunc i12 %F2_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="455" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_45_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="12">
<![CDATA[
:33  %F2_2_cast_i = sext i12 %F2_2 to i32

]]></Node>
<StgValue><ssdm name="F2_2_cast_i"/></StgValue>
</operation>

<operation id="456" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="54">
<![CDATA[
:35  %tmp_54 = trunc i54 %p_Val2_s to i8

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="457" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_45_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="54" op_0_bw="32">
<![CDATA[
:39  %tmp_48_i = zext i32 %F2_2_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="458" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_45_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:40  %tmp_49_i = ashr i54 %p_Val2_s, %tmp_48_i

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="459" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_45_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="54">
<![CDATA[
:41  %tmp_56 = trunc i54 %tmp_49_i to i8

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="460" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_45_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="461" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_45_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:43  %tmp_51_i = select i1 %tmp_57, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="462" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %tmp_52_i = shl i8 %tmp_54, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="463" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:45  %p_Val2_3 = select i1 %tmp_45_i, i8 %tmp_56, i8 %tmp_51_i

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="464" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:46  %tmp_53_i = icmp sgt i12 %F2, 54

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="465" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:47  %tmp_54_i = add i12 -1, %F2

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="466" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
:48  %tmp_63_cast_i = zext i12 %tmp_54_i to i32

]]></Node>
<StgValue><ssdm name="tmp_63_cast_i"/></StgValue>
</operation>

<operation id="467" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
:49  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_63_cast_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="468" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:50  %qb = select i1 %tmp_53_i, i1 %p_Result_7, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="469" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:51  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="470" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="1">
<![CDATA[
:52  %tmp_55_i = zext i1 %qb to i8

]]></Node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="471" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %p_Val2_4 = add i8 %p_Val2_3, %tmp_55_i

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="472" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:54  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="473" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:55  %rev = xor i1 %tmp_59, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="474" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:56  %sel_tmp_i = select i1 %tmp_43_i, i8 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="475" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:57  %sel_tmp1_i = xor i1 %tmp_43_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="476" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %sel_tmp2_i = and i1 %tmp_41_i, %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="477" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %sel_tmp3_i = and i1 %sel_tmp2_i, %p_Result_9

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="478" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:60  %sel_tmp4_i = select i1 %sel_tmp3_i, i8 %p_Val2_4, i8 %sel_tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="479" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:61  %sel_tmp7_i = xor i1 %p_Result_9, true

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="480" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:62  %sel_tmp8_i = and i1 %sel_tmp2_i, %sel_tmp7_i

]]></Node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="481" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:63  %sel_tmp9_i = select i1 %sel_tmp8_i, i8 %p_Val2_4, i8 %sel_tmp4_i

]]></Node>
<StgValue><ssdm name="sel_tmp9_i"/></StgValue>
</operation>

<operation id="482" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %sel_tmp12_demorgan_i = or i1 %tmp_43_i, %tmp_41_i

]]></Node>
<StgValue><ssdm name="sel_tmp12_demorgan_i"/></StgValue>
</operation>

<operation id="483" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:65  %sel_tmp12_i = xor i1 %sel_tmp12_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp12_i"/></StgValue>
</operation>

<operation id="484" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:66  %sel_tmp13_i = and i1 %icmp1, %sel_tmp12_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_i"/></StgValue>
</operation>

<operation id="485" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:67  %p_Val2_5 = select i1 %sel_tmp13_i, i8 %tmp_52_i, i8 %sel_tmp9_i

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="486" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:68  %tmp_47_not_i = xor i1 %icmp1, true

]]></Node>
<StgValue><ssdm name="tmp_47_not_i"/></StgValue>
</operation>

<operation id="487" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:69  %not_sel_tmp28_i = or i1 %sel_tmp12_demorgan_i, %tmp_47_not_i

]]></Node>
<StgValue><ssdm name="not_sel_tmp28_i"/></StgValue>
</operation>

<operation id="488" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:70  %tmp12 = and i1 %not_sel_tmp28_i, %rev

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="489" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:71  %carry_1_i_i_i = and i1 %tmp12, %sel_tmp3_i

]]></Node>
<StgValue><ssdm name="carry_1_i_i_i"/></StgValue>
</operation>

<operation id="490" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:72  %pos1 = add i12 8, %F2

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="491" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="12">
<![CDATA[
:73  %pos1_cast_i = sext i12 %pos1 to i32

]]></Node>
<StgValue><ssdm name="pos1_cast_i"/></StgValue>
</operation>

<operation id="492" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:74  %pos2 = add i12 9, %F2

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="493" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="12">
<![CDATA[
:75  %pos2_cast_i = sext i12 %pos2 to i32

]]></Node>
<StgValue><ssdm name="pos2_cast_i"/></StgValue>
</operation>

<operation id="494" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:76  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_5, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="495" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:77  %tmp_57_i = icmp slt i12 %pos1, 54

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="496" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:78  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="497" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:79  %rev1 = xor i1 %tmp_61, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="498" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="54" op_0_bw="32">
<![CDATA[
:80  %tmp_59_i = zext i32 %pos1_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="499" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:81  %tmp_60_i = ashr i54 %p_Val2_s, %tmp_59_i

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="500" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="54">
<![CDATA[
:82  %lD = trunc i54 %tmp_60_i to i1

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="501" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:83  %tmp13 = and i1 %lD, %rev1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="502" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:84  %Range1_all_ones_1 = and i1 %tmp13, %tmp_57_i

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="503" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:85  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="504" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:86  %rev2 = xor i1 %tmp_63, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="505" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:87  %tmp_62_i = icmp slt i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="506" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:88  %or_cond173_i_i_i = and i1 %tmp_62_i, %rev2

]]></Node>
<StgValue><ssdm name="or_cond173_i_i_i"/></StgValue>
</operation>

<operation id="507" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="54" op_0_bw="32">
<![CDATA[
:89  %tmp_63_i = zext i32 %pos2_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="508" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:90  %Range2_V_1 = lshr i54 %p_Val2_s, %tmp_63_i

]]></Node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="509" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:91  %r_V = lshr i54 -1, %tmp_63_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="510" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
:92  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="511" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:93  %Range2_all_ones_1_i_s = select i1 %or_cond173_i_i_i, i1 %Range2_all_ones, i1 %rev2

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_i_s"/></StgValue>
</operation>

<operation id="512" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:94  %or_cond175_i_i_i = and i1 %tmp_62_i, %rev1

]]></Node>
<StgValue><ssdm name="or_cond175_i_i_i"/></StgValue>
</operation>

<operation id="513" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:95  %Range1_all_ones = and i1 %Range2_all_ones_1_i_s, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="514" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
:96  %tmp_64_i = icmp eq i54 %Range2_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="515" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:97  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="516" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:98  %p_180_i_i_i = and i1 %tmp_64_i, %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="p_180_i_i_i"/></StgValue>
</operation>

<operation id="517" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:99  %tmp_66_i = icmp eq i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>

<operation id="518" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
:100  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="519" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:101  %p_177_i_i_i = or i1 %Range1_all_zeros_1, %rev1

]]></Node>
<StgValue><ssdm name="p_177_i_i_i"/></StgValue>
</operation>

<operation id="520" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:102  %tmp_62_i_not = xor i1 %tmp_62_i, true

]]></Node>
<StgValue><ssdm name="tmp_62_i_not"/></StgValue>
</operation>

<operation id="521" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:103  %sel_tmp33_i = or i1 %tmp_61, %tmp_62_i_not

]]></Node>
<StgValue><ssdm name="sel_tmp33_i"/></StgValue>
</operation>

<operation id="522" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:104  %sel_tmp34_i = and i1 %tmp_66_i, %sel_tmp33_i

]]></Node>
<StgValue><ssdm name="sel_tmp34_i"/></StgValue>
</operation>

<operation id="523" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:105  %sel_tmp35_i = select i1 %sel_tmp34_i, i1 %Range1_all_ones_1, i1 %rev1

]]></Node>
<StgValue><ssdm name="sel_tmp35_i"/></StgValue>
</operation>

<operation id="524" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:106  %Range1_all_ones_2_i_s = select i1 %or_cond175_i_i_i, i1 %Range1_all_ones, i1 %sel_tmp35_i

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_i_s"/></StgValue>
</operation>

<operation id="525" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:107  %sel_tmp39_i = select i1 %sel_tmp34_i, i1 %Range1_all_zeros, i1 %p_177_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp39_i"/></StgValue>
</operation>

<operation id="526" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:108  %Range1_all_zeros_2_i = select i1 %or_cond175_i_i_i, i1 %p_180_i_i_i, i1 %sel_tmp39_i

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_i"/></StgValue>
</operation>

<operation id="527" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:109  %deleted_zeros = select i1 %carry_1_i_i_i, i1 %Range1_all_ones_2_i_s, i1 %Range1_all_zeros_2_i

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="528" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:110  %Range1_all_ones_2_i = and i1 %carry_1_i_i_i, %Range1_all_ones_2_i_s

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_i"/></StgValue>
</operation>

<operation id="529" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:111  %tmp_67_i = xor i1 %Range1_all_ones_2_i, true

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="530" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:112  %sel_tmp41_i = xor i1 %tmp_57_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp41_i"/></StgValue>
</operation>

<operation id="531" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:113  %tmp14 = and i1 %p_Result_10, %sel_tmp41_i

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="532" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:114  %sel_tmp46_i = and i1 %tmp14, %p_Result_7

]]></Node>
<StgValue><ssdm name="sel_tmp46_i"/></StgValue>
</operation>

<operation id="533" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:115  %sel_tmp47_i = and i1 %tmp_57_i, %p_Result_7

]]></Node>
<StgValue><ssdm name="sel_tmp47_i"/></StgValue>
</operation>

<operation id="534" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:116  %underflow = select i1 %sel_tmp47_i, i1 %tmp_67_i, i1 %sel_tmp46_i

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="535" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:117  %tmp15 = or i1 %p_Result_7, %sel_tmp41_i

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="536" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:118  %p_179_demorgan_i_i_i = or i1 %tmp15, %deleted_zeros

]]></Node>
<StgValue><ssdm name="p_179_demorgan_i_i_i"/></StgValue>
</operation>

<operation id="537" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:119  %underflow_not_i = xor i1 %underflow, true

]]></Node>
<StgValue><ssdm name="underflow_not_i"/></StgValue>
</operation>

<operation id="538" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:120  %brmerge_i_i_not_i = and i1 %p_179_demorgan_i_i_i, %underflow_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i_not_i"/></StgValue>
</operation>

<operation id="539" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:121  %p_179_demorgan_i_i_no = xor i1 %p_179_demorgan_i_i_i, true

]]></Node>
<StgValue><ssdm name="p_179_demorgan_i_i_no"/></StgValue>
</operation>

<operation id="540" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:122  %brmerge_i = or i1 %underflow_not_i, %p_179_demorgan_i_i_no

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="541" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:123  %p_Val2_11_0_i_i_mux = select i1 %brmerge_i_i_not_i, i8 %p_Val2_5, i8 -1

]]></Node>
<StgValue><ssdm name="p_Val2_11_0_i_i_mux"/></StgValue>
</operation>

<operation id="542" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:124  %sel_tmp50_i_demorgan = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_20

]]></Node>
<StgValue><ssdm name="sel_tmp50_i_demorgan"/></StgValue>
</operation>

<operation id="543" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:125  %sel_tmp50_i = xor i1 %sel_tmp50_i_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp50_i"/></StgValue>
</operation>

<operation id="544" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:126  %sel_tmp51_i = and i1 %tmp_40_i, %sel_tmp50_i

]]></Node>
<StgValue><ssdm name="sel_tmp51_i"/></StgValue>
</operation>

<operation id="545" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:127  %tmp_40 = or i1 %sel_tmp51_i, %tmp_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="546" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:128  %tmp_42 = or i1 %tmp_40, %underflow

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="547" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:129  %sel_tmp52_i = select i1 %tmp_42, i8 0, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="sel_tmp52_i"/></StgValue>
</operation>

<operation id="548" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:130  %sel_tmp55_demorgan_i = or i1 %tmp_demorgan_i, %tmp_40_i

]]></Node>
<StgValue><ssdm name="sel_tmp55_demorgan_i"/></StgValue>
</operation>

<operation id="549" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:131  %sel_tmp55_i = xor i1 %sel_tmp55_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp55_i"/></StgValue>
</operation>

<operation id="550" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:132  %sel_tmp56_i = and i1 %brmerge_i, %sel_tmp55_i

]]></Node>
<StgValue><ssdm name="sel_tmp56_i"/></StgValue>
</operation>

<operation id="551" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:133  %val_V = select i1 %sel_tmp56_i, i8 %p_Val2_11_0_i_i_mux, i8 %sel_tmp52_i

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="552" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:134  %tmp_21 = icmp ugt i8 %val_V, %p_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="553" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %hls_array_data_V_ad_1 = getelementptr [256 x i2]* @hls_array_data_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="hls_array_data_V_ad_1"/></StgValue>
</operation>

<operation id="554" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:136  %data_val_V_cast = select i1 %tmp_21, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="data_val_V_cast"/></StgValue>
</operation>

<operation id="555" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
:137  store i2 %data_val_V_cast, i2* %hls_array_data_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:138  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str34, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="557" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
:139  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="558" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* getelementptr inbounds ([256 x i2]* @hls_array_data_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
