==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210187 ; free virtual = 325286
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210187 ; free virtual = 325286
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210186 ; free virtual = 325285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210185 ; free virtual = 325284
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k' (kernel.cpp:37) in function 'systolic' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:39) in function 'systolic' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:40) in function 'systolic' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 2 with a cyclic factor 12.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210162 ; free virtual = 325260
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:42) in function 'systolic'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:67) in function 'systolic'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210159 ; free virtual = 325258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'systolic' consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0' [1040]  (3.25 ns)
	'fadd' operation ('v1', kernel.cpp:46) [1041]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.35 seconds; current allocated memory: 134.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 142.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_9' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210304 ; free virtual = 325403
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210304 ; free virtual = 325403
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210304 ; free virtual = 325404
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210304 ; free virtual = 325404
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k' (kernel.cpp:37) in function 'systolic' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:39) in function 'systolic' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:40) in function 'systolic' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 2 with a cyclic factor 12.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210281 ; free virtual = 325381
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:42) in function 'systolic'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:67) in function 'systolic'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 210283 ; free virtual = 325383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'systolic' consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0' [1040]  (3.25 ns)
	'fadd' operation ('v1', kernel.cpp:46) [1041]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.71 seconds; current allocated memory: 134.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 142.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_9' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 209104 ; free virtual = 324973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 209105 ; free virtual = 324973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 209106 ; free virtual = 324975
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 209099 ; free virtual = 324968
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k' (kernel.cpp:37) in function 'systolic' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:39) in function 'systolic' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:40) in function 'systolic' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 2 with a cyclic factor 12.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 209081 ; free virtual = 324950
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:42) in function 'systolic'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:67) in function 'systolic'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 209080 ; free virtual = 324949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'systolic' consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0' [1040]  (3.25 ns)
	'fadd' operation ('v1', kernel.cpp:46) [1041]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.27 seconds; current allocated memory: 134.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 142.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_9' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207512 ; free virtual = 324841
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207512 ; free virtual = 324841
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207511 ; free virtual = 324840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207511 ; free virtual = 324840
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k_inner' (kernel.cpp:38) in function 'systolic' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:40) in function 'systolic' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:41) in function 'systolic' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 2 with a cyclic factor 12.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207490 ; free virtual = 324818
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:42) in function 'systolic'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_k_outer' (kernel.cpp:37:64) in function 'systolic'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:67) in function 'systolic'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207488 ; free virtual = 324817
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k_outer_l_k_inner'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k_outer_l_k_inner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln49', kernel.cpp:49) of variable 'v1', kernel.cpp:48 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:47) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k_outer_l_k_inner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln49', kernel.cpp:49) of variable 'v1', kernel.cpp:48 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:47) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k_outer_l_k_inner): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln49', kernel.cpp:49) of variable 'v1', kernel.cpp:48 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:47) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k_outer_l_k_inner): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln49', kernel.cpp:49) of variable 'v1', kernel.cpp:48 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:47) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k_outer_l_k_inner): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln49', kernel.cpp:49) of variable 'v1', kernel.cpp:48 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:47) on array 'v3_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'systolic' consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:47) on array 'v3_0_0' [1066]  (3.25 ns)
	'fadd' operation ('v1', kernel.cpp:48) [1067]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.85 seconds; current allocated memory: 135.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 143.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_7' to 'ap_memory'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207499 ; free virtual = 324828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207499 ; free virtual = 324828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207491 ; free virtual = 324819
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207486 ; free virtual = 324814
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k' (kernel.cpp:37) in function 'systolic' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:39) in function 'systolic' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:40) in function 'systolic' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 2 with a cyclic factor 12.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207474 ; free virtual = 324802
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:42) in function 'systolic'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:67) in function 'systolic'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 207475 ; free virtual = 324803
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'systolic' consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0' [1040]  (3.25 ns)
	'fadd' operation ('v1', kernel.cpp:46) [1041]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.83 seconds; current allocated memory: 134.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 142.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_9' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.28 seconds. CPU system time: 1.99 seconds. Elapsed time: 25.33 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'l_i1' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:39:8)
INFO: [HLS 214-291] Loop 'l_j_inner' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:40:20)
INFO: [HLS 214-186] Unrolling loop 'l_i1' (kernel.cpp:39:8) in function 'systolic' completely with a factor of 12 (kernel.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner' (kernel.cpp:40:20) in function 'systolic' completely with a factor of 12 (kernel.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'v0': Complete partitioning on dimension 1. (kernel.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'v1': Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'v3': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.16 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 523.148 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:21) in function 'systolic'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer' (kernel.cpp:36:28) in function 'systolic' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 523.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_Pipeline_l_bias_i_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 523.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 523.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_Pipeline_l_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k'.
WARNING: [HLS 200-880] The II Violation in module 'systolic_Pipeline_l_k' (loop 'l_k'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v15_write_ln46', kernel.cpp:46) of variable 'v16', kernel.cpp:46 on local variable 'v15' and 'load' operation ('v15_load', kernel.cpp:46) on local variable 'v15'.
WARNING: [HLS 200-880] The II Violation in module 'systolic_Pipeline_l_k' (loop 'l_k'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v15_write_ln46', kernel.cpp:46) of variable 'v16', kernel.cpp:46 on local variable 'v15' and 'load' operation ('v15_load', kernel.cpp:46) on local variable 'v15'.
WARNING: [HLS 200-880] The II Violation in module 'systolic_Pipeline_l_k' (loop 'l_k'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v15_write_ln46', kernel.cpp:46) of variable 'v16', kernel.cpp:46 on local variable 'v15' and 'load' operation ('v15_load', kernel.cpp:46) on local variable 'v15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 15, loop 'l_k'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'systolic_Pipeline_l_k' consists of the following:	'fadd' operation ('v16', kernel.cpp:46) [1335]  (7.26 ns)
	'store' operation ('v15_35_write_ln46', kernel.cpp:46) of variable 'v16', kernel.cpp:46 on local variable 'v15' [1980]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.18 seconds; current allocated memory: 523.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 523.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 523.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 523.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_Pipeline_l_bias_i_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_Pipeline_l_bias_i_l_j' pipeline 'l_bias_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_Pipeline_l_bias_i_l_j' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_Pipeline_l_bias_i_l_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 523.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_Pipeline_l_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_Pipeline_l_k' pipeline 'l_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_Pipeline_l_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 587.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_8_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_9_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_10_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_11_9' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203717 ; free virtual = 323781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203718 ; free virtual = 323782
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203716 ; free virtual = 323780
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203716 ; free virtual = 323780
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k' (kernel.cpp:37) in function 'systolic' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:39) in function 'systolic' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:40) in function 'systolic' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 2 with a cyclic factor 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203697 ; free virtual = 323761
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:41) in function 'systolic'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:66) in function 'systolic'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203695 ; free virtual = 323760
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (9.578ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'systolic' consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0' [197]  (2.32 ns)
	'fadd' operation ('v1', kernel.cpp:46) [198]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.49 seconds; current allocated memory: 118.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.7492ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0' (2.32 ns)
	'fadd' operation ('v1', kernel.cpp:46) (8.43 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 119.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203716 ; free virtual = 323779
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203716 ; free virtual = 323780
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203714 ; free virtual = 323778
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203714 ; free virtual = 323778
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k' (kernel.cpp:37) in function 'systolic' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:39) in function 'systolic' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:40) in function 'systolic' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (kernel.cpp:20) in dimension 2 with a cyclic factor 12.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203690 ; free virtual = 323754
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:42) in function 'systolic'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:67) in function 'systolic'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 203691 ; free virtual = 323755
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'systolic' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_addr_1_write_ln47', kernel.cpp:47) of variable 'v1', kernel.cpp:46 on array 'v3_0_0' and 'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (10.51ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'systolic' consists of the following:
	'load' operation ('v3_0_0_load', kernel.cpp:45) on array 'v3_0_0' [1040]  (3.25 ns)
	'fadd' operation ('v1', kernel.cpp:46) [1041]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.73 seconds; current allocated memory: 134.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 142.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic/v3_7_9' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:29:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:39:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:47:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file systolic_array.cpp
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:47:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:47:35
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:47:51
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:21:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:31:4
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:39:4
WARNING: [HLS 214-167] There are a total of 4 such instances of non-canonical statements in the dataflow region: gemm_systolic_array.cpp:21:2
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file gemm_systolic_array.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 191651 ; free virtual = 322296
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 191651 ; free virtual = 322297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 191644 ; free virtual = 322291
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 191639 ; free virtual = 322287
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:29) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain' (systolic_array.cpp:47) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'init_block_C' (gemm_systolic_array.cpp:22) in function 'gemm_systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (gemm_systolic_array.cpp:24) in function 'gemm_systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (gemm_systolic_array.cpp:33) in function 'gemm_systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (gemm_systolic_array.cpp:41) in function 'gemm_systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:50) in function 'gemm_systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (gemm_systolic_array.cpp:52) in function 'gemm_systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:31) in function 'systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:34) in function 'systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:39) in function 'systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:41) in function 'systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:49) in function 'systolic_array' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:52) in function 'systolic_array' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V' (gemm_systolic_array.cpp:10) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V' (gemm_systolic_array.cpp:11) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo' .
INFO: [XFORM 203-101] Partitioning array 'A' (gemm_systolic_array.cpp:3) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'B' (gemm_systolic_array.cpp:3) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'C' (gemm_systolic_array.cpp:3) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'block_C' (gemm_systolic_array.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V' (gemm_systolic_array.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V' (gemm_systolic_array.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (gemm_systolic_array.cpp:3) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'block_C' (gemm_systolic_array.cpp:14) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:29) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_proc' (systolic_array.cpp:47) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'init_block_A' (gemm_systolic_array.cpp:32)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'init_block_B' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:18)  of function 'gemm_systolic_array'.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][0]1' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][1]2' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][2]3' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][3]4' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][4]5' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][5]6' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][6]7' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][7]8' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][0]9' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][1]10' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][2]11' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][3]12' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][4]13' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][5]14' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][6]15' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][7]16' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][0]17' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][1]18' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][2]19' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][3]20' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][4]21' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][5]22' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][6]23' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][7]24' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][0]25' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][1]26' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][2]27' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][3]28' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][4]29' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][5]30' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][6]31' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][7]32' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][0]33' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][1]34' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][2]35' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][3]36' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][4]37' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][5]38' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][6]39' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][7]40' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][0]41' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][1]42' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][2]43' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][3]44' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][4]45' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][5]46' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][6]47' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][7]48' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][0]49' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][1]50' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][2]51' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][3]52' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][4]53' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][5]54' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][6]55' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][7]56' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][0]57' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][1]58' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][2]59' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][3]60' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][4]61' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][5]62' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][6]63' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][7]64' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][0]' has read and write operations in process function 'PE33'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][1]' has read and write operations in process function 'PE34'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][2]' has read and write operations in process function 'PE35'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][3]' has read and write operations in process function 'PE36'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][4]' has read and write operations in process function 'PE37'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][5]' has read and write operations in process function 'PE38'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][6]' has read and write operations in process function 'PE39'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][7]' has read and write operations in process function 'PE40'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][0]' has read and write operations in process function 'PE41'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][1]' has read and write operations in process function 'PE42'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][2]' has read and write operations in process function 'PE43'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][3]' has read and write operations in process function 'PE44'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][4]' has read and write operations in process function 'PE45'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][5]' has read and write operations in process function 'PE46'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][6]' has read and write operations in process function 'PE47'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][7]' has read and write operations in process function 'PE48'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][0]' has read and write operations in process function 'PE49'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][1]' has read and write operations in process function 'PE50'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][2]' has read and write operations in process function 'PE51'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][3]' has read and write operations in process function 'PE52'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][4]' has read and write operations in process function 'PE53'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][5]' has read and write operations in process function 'PE54'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][6]' has read and write operations in process function 'PE55'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][7]' has read and write operations in process function 'PE56'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][0]' has read and write operations in process function 'PE57'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][1]' has read and write operations in process function 'PE58'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][2]' has read and write operations in process function 'PE59'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][3]' has read and write operations in process function 'PE60'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][4]' has read and write operations in process function 'PE61'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][5]' has read and write operations in process function 'PE62'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][6]' has read and write operations in process function 'PE63'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][7]' has read and write operations in process function 'PE64'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][0]' has read and write operations in process function 'PE65'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][1]' has read and write operations in process function 'PE66'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][2]' has read and write operations in process function 'PE67'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][3]' has read and write operations in process function 'PE68'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][4]' has read and write operations in process function 'PE69'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][5]' has read and write operations in process function 'PE70'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][6]' has read and write operations in process function 'PE71'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][7]' has read and write operations in process function 'PE72'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][0]' has read and write operations in process function 'PE73'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][1]' has read and write operations in process function 'PE74'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][2]' has read and write operations in process function 'PE75'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][3]' has read and write operations in process function 'PE76'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][4]' has read and write operations in process function 'PE77'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][5]' has read and write operations in process function 'PE78'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][6]' has read and write operations in process function 'PE79'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][7]' has read and write operations in process function 'PE80'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][0]' has read and write operations in process function 'PE81'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][1]' has read and write operations in process function 'PE82'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][2]' has read and write operations in process function 'PE83'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][3]' has read and write operations in process function 'PE84'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][4]' has read and write operations in process function 'PE85'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][5]' has read and write operations in process function 'PE86'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][6]' has read and write operations in process function 'PE87'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][7]' has read and write operations in process function 'PE88'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][0]' has read and write operations in process function 'PE89'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][1]' has read and write operations in process function 'PE90'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][2]' has read and write operations in process function 'PE91'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][3]' has read and write operations in process function 'PE92'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][4]' has read and write operations in process function 'PE93'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][5]' has read and write operations in process function 'PE94'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][6]' has read and write operations in process function 'PE95'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][7]' has read and write operations in process function 'PE'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[0]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[1]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[2]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[3]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[4]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[5]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[6]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[7]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[0]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[1]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[2]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[3]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[4]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[5]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[6]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[7]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][0]' has read and write operations in process function 'Block_entry_proc_proc1282'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][0]'  should be updated in process function 'Block_entry_proc_proc1282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][1]' has read and write operations in process function 'Block_entry_proc_proc1283'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][1]'  should be updated in process function 'Block_entry_proc_proc1283', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][2]' has read and write operations in process function 'Block_entry_proc_proc1284'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][2]'  should be updated in process function 'Block_entry_proc_proc1284', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][3]' has read and write operations in process function 'Block_entry_proc_proc1285'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][3]'  should be updated in process function 'Block_entry_proc_proc1285', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][4]' has read and write operations in process function 'Block_entry_proc_proc1286'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][4]'  should be updated in process function 'Block_entry_proc_proc1286', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][5]' has read and write operations in process function 'Block_entry_proc_proc1287'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][5]'  should be updated in process function 'Block_entry_proc_proc1287', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][6]' has read and write operations in process function 'Block_entry_proc_proc1288'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][6]'  should be updated in process function 'Block_entry_proc_proc1288', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][7]' has read and write operations in process function 'Block_entry_proc_proc1289'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][7]'  should be updated in process function 'Block_entry_proc_proc1289', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][0]' has read and write operations in process function 'Block_entry_proc_proc1290'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][0]'  should be updated in process function 'Block_entry_proc_proc1290', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][1]' has read and write operations in process function 'Block_entry_proc_proc1291'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][1]'  should be updated in process function 'Block_entry_proc_proc1291', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][2]' has read and write operations in process function 'Block_entry_proc_proc1292'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][2]'  should be updated in process function 'Block_entry_proc_proc1292', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][3]' has read and write operations in process function 'Block_entry_proc_proc1293'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][3]'  should be updated in process function 'Block_entry_proc_proc1293', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][4]' has read and write operations in process function 'Block_entry_proc_proc1294'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][4]'  should be updated in process function 'Block_entry_proc_proc1294', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][5]' has read and write operations in process function 'Block_entry_proc_proc1295'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][5]'  should be updated in process function 'Block_entry_proc_proc1295', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][6]' has read and write operations in process function 'Block_entry_proc_proc1296'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][6]'  should be updated in process function 'Block_entry_proc_proc1296', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][7]' has read and write operations in process function 'Block_entry_proc_proc1297'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][7]'  should be updated in process function 'Block_entry_proc_proc1297', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][0]' has read and write operations in process function 'Block_entry_proc_proc1298'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][0]'  should be updated in process function 'Block_entry_proc_proc1298', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][1]' has read and write operations in process function 'Block_entry_proc_proc1299'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][1]'  should be updated in process function 'Block_entry_proc_proc1299', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][2]' has read and write operations in process function 'Block_entry_proc_proc1300'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][2]'  should be updated in process function 'Block_entry_proc_proc1300', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][3]' has read and write operations in process function 'Block_entry_proc_proc1301'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][3]'  should be updated in process function 'Block_entry_proc_proc1301', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][4]' has read and write operations in process function 'Block_entry_proc_proc1302'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][4]'  should be updated in process function 'Block_entry_proc_proc1302', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][5]' has read and write operations in process function 'Block_entry_proc_proc1303'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][5]'  should be updated in process function 'Block_entry_proc_proc1303', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][6]' has read and write operations in process function 'Block_entry_proc_proc1304'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][6]'  should be updated in process function 'Block_entry_proc_proc1304', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][7]' has read and write operations in process function 'Block_entry_proc_proc1305'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][7]'  should be updated in process function 'Block_entry_proc_proc1305', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][0]' has read and write operations in process function 'Block_entry_proc_proc1306'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][0]'  should be updated in process function 'Block_entry_proc_proc1306', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][1]' has read and write operations in process function 'Block_entry_proc_proc1307'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][1]'  should be updated in process function 'Block_entry_proc_proc1307', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][2]' has read and write operations in process function 'Block_entry_proc_proc1308'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][2]'  should be updated in process function 'Block_entry_proc_proc1308', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][3]' has read and write operations in process function 'Block_entry_proc_proc1309'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][3]'  should be updated in process function 'Block_entry_proc_proc1309', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][4]' has read and write operations in process function 'Block_entry_proc_proc1310'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][4]'  should be updated in process function 'Block_entry_proc_proc1310', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][5]' has read and write operations in process function 'Block_entry_proc_proc1311'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][5]'  should be updated in process function 'Block_entry_proc_proc1311', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][6]' has read and write operations in process function 'Block_entry_proc_proc1312'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][6]'  should be updated in process function 'Block_entry_proc_proc1312', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][7]' has read and write operations in process function 'Block_entry_proc_proc1313'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][7]'  should be updated in process function 'Block_entry_proc_proc1313', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][0]' has read and write operations in process function 'Block_entry_proc_proc1314'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][0]'  should be updated in process function 'Block_entry_proc_proc1314', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][1]' has read and write operations in process function 'Block_entry_proc_proc1315'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][1]'  should be updated in process function 'Block_entry_proc_proc1315', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][2]' has read and write operations in process function 'Block_entry_proc_proc1316'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][2]'  should be updated in process function 'Block_entry_proc_proc1316', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][3]' has read and write operations in process function 'Block_entry_proc_proc1317'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][3]'  should be updated in process function 'Block_entry_proc_proc1317', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][4]' has read and write operations in process function 'Block_entry_proc_proc1318'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][4]'  should be updated in process function 'Block_entry_proc_proc1318', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][5]' has read and write operations in process function 'Block_entry_proc_proc1319'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][5]'  should be updated in process function 'Block_entry_proc_proc1319', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][6]' has read and write operations in process function 'Block_entry_proc_proc1320'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][6]'  should be updated in process function 'Block_entry_proc_proc1320', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][7]' has read and write operations in process function 'Block_entry_proc_proc1321'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][7]'  should be updated in process function 'Block_entry_proc_proc1321', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][0]' has read and write operations in process function 'Block_entry_proc_proc1322'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][0]'  should be updated in process function 'Block_entry_proc_proc1322', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][1]' has read and write operations in process function 'Block_entry_proc_proc1323'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][1]'  should be updated in process function 'Block_entry_proc_proc1323', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][2]' has read and write operations in process function 'Block_entry_proc_proc1324'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][2]'  should be updated in process function 'Block_entry_proc_proc1324', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][3]' has read and write operations in process function 'Block_entry_proc_proc1325'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][3]'  should be updated in process function 'Block_entry_proc_proc1325', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][4]' has read and write operations in process function 'Block_entry_proc_proc1326'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][4]'  should be updated in process function 'Block_entry_proc_proc1326', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][5]' has read and write operations in process function 'Block_entry_proc_proc1327'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][5]'  should be updated in process function 'Block_entry_proc_proc1327', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][6]' has read and write operations in process function 'Block_entry_proc_proc1328'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][6]'  should be updated in process function 'Block_entry_proc_proc1328', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][7]' has read and write operations in process function 'Block_entry_proc_proc1329'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][7]'  should be updated in process function 'Block_entry_proc_proc1329', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][0]' has read and write operations in process function 'Block_entry_proc_proc1330'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][0]'  should be updated in process function 'Block_entry_proc_proc1330', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][1]' has read and write operations in process function 'Block_entry_proc_proc1331'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][1]'  should be updated in process function 'Block_entry_proc_proc1331', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][2]' has read and write operations in process function 'Block_entry_proc_proc1332'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][2]'  should be updated in process function 'Block_entry_proc_proc1332', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][3]' has read and write operations in process function 'Block_entry_proc_proc1333'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][3]'  should be updated in process function 'Block_entry_proc_proc1333', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][4]' has read and write operations in process function 'Block_entry_proc_proc1334'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][4]'  should be updated in process function 'Block_entry_proc_proc1334', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][5]' has read and write operations in process function 'Block_entry_proc_proc1335'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][5]'  should be updated in process function 'Block_entry_proc_proc1335', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][6]' has read and write operations in process function 'Block_entry_proc_proc1336'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][6]'  should be updated in process function 'Block_entry_proc_proc1336', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][7]' has read and write operations in process function 'Block_entry_proc_proc1337'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][7]'  should be updated in process function 'Block_entry_proc_proc1337', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][0]' has read and write operations in process function 'Block_entry_proc_proc1338'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][0]'  should be updated in process function 'Block_entry_proc_proc1338', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][1]' has read and write operations in process function 'Block_entry_proc_proc1339'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][1]'  should be updated in process function 'Block_entry_proc_proc1339', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][2]' has read and write operations in process function 'Block_entry_proc_proc1340'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][2]'  should be updated in process function 'Block_entry_proc_proc1340', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][3]' has read and write operations in process function 'Block_entry_proc_proc1341'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][3]'  should be updated in process function 'Block_entry_proc_proc1341', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][4]' has read and write operations in process function 'Block_entry_proc_proc1342'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][4]'  should be updated in process function 'Block_entry_proc_proc1342', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][5]' has read and write operations in process function 'Block_entry_proc_proc1343'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][5]'  should be updated in process function 'Block_entry_proc_proc1343', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][6]' has read and write operations in process function 'Block_entry_proc_proc1344'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][6]'  should be updated in process function 'Block_entry_proc_proc1344', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][7]' has read and write operations in process function 'Block_entry_proc_proc1345'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][7]'  should be updated in process function 'Block_entry_proc_proc1345', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array', detected/extracted 66 process function(s): 
	 'systolic_array_Loop_data_load_proc32'
	 'PE33'
	 'PE34'
	 'PE35'
	 'PE36'
	 'PE37'
	 'PE38'
	 'PE39'
	 'PE40'
	 'PE41'
	 'PE42'
	 'PE43'
	 'PE44'
	 'PE45'
	 'PE46'
	 'PE47'
	 'PE48'
	 'PE49'
	 'PE50'
	 'PE51'
	 'PE52'
	 'PE53'
	 'PE54'
	 'PE55'
	 'PE56'
	 'PE57'
	 'PE58'
	 'PE59'
	 'PE60'
	 'PE61'
	 'PE62'
	 'PE63'
	 'PE64'
	 'PE65'
	 'PE66'
	 'PE67'
	 'PE68'
	 'PE69'
	 'PE70'
	 'PE71'
	 'PE72'
	 'PE73'
	 'PE74'
	 'PE75'
	 'PE76'
	 'PE77'
	 'PE78'
	 'PE79'
	 'PE80'
	 'PE81'
	 'PE82'
	 'PE83'
	 'PE84'
	 'PE85'
	 'PE86'
	 'PE87'
	 'PE88'
	 'PE89'
	 'PE90'
	 'PE91'
	 'PE92'
	 'PE93'
	 'PE94'
	 'PE95'
	 'PE'
	 'systolic_array_Loop_data_drain_proc96'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 132 process function(s): 
	 'dataflow_in_loop.entry1346'
	 'Block_entry_proc_proc'
	 'Block_entry_proc_proc1219'
	 'Block_entry_proc_proc1220'
	 'Block_entry_proc_proc1221'
	 'Block_entry_proc_proc1222'
	 'Block_entry_proc_proc1223'
	 'Block_entry_proc_proc1224'
	 'Block_entry_proc_proc1225'
	 'Block_entry_proc_proc1226'
	 'Block_entry_proc_proc1227'
	 'Block_entry_proc_proc1228'
	 'Block_entry_proc_proc1229'
	 'Block_entry_proc_proc1230'
	 'Block_entry_proc_proc1231'
	 'Block_entry_proc_proc1232'
	 'Block_entry_proc_proc1233'
	 'Block_entry_proc_proc1234'
	 'Block_entry_proc_proc1235'
	 'Block_entry_proc_proc1236'
	 'Block_entry_proc_proc1237'
	 'Block_entry_proc_proc1238'
	 'Block_entry_proc_proc1239'
	 'Block_entry_proc_proc1240'
	 'Block_entry_proc_proc1241'
	 'Block_entry_proc_proc1242'
	 'Block_entry_proc_proc1243'
	 'Block_entry_proc_proc1244'
	 'Block_entry_proc_proc1245'
	 'Block_entry_proc_proc1246'
	 'Block_entry_proc_proc1247'
	 'Block_entry_proc_proc1248'
	 'Block_entry_proc_proc1249'
	 'Block_entry_proc_proc1250'
	 'Block_entry_proc_proc1251'
	 'Block_entry_proc_proc1252'
	 'Block_entry_proc_proc1253'
	 'Block_entry_proc_proc1254'
	 'Block_entry_proc_proc1255'
	 'Block_entry_proc_proc1256'
	 'Block_entry_proc_proc1257'
	 'Block_entry_proc_proc1258'
	 'Block_entry_proc_proc1259'
	 'Block_entry_proc_proc1260'
	 'Block_entry_proc_proc1261'
	 'Block_entry_proc_proc1262'
	 'Block_entry_proc_proc1263'
	 'Block_entry_proc_proc1264'
	 'Block_entry_proc_proc1265'
	 'Block_entry_proc_proc1266'
	 'Block_entry_proc_proc1267'
	 'Block_entry_proc_proc1268'
	 'Block_entry_proc_proc1269'
	 'Block_entry_proc_proc1270'
	 'Block_entry_proc_proc1271'
	 'Block_entry_proc_proc1272'
	 'Block_entry_proc_proc1273'
	 'Block_entry_proc_proc1274'
	 'Block_entry_proc_proc1275'
	 'Block_entry_proc_proc1276'
	 'Block_entry_proc_proc1277'
	 'Block_entry_proc_proc1278'
	 'Block_entry_proc_proc1279'
	 'Block_entry_proc_proc1280'
	 'Block_entry_proc_proc1281'
	 'init_block_A_proc'
	 'init_block_B_proc'
	 'systolic_array'
	 'Block_entry_proc_proc1282'
	 'Block_entry_proc_proc1283'
	 'Block_entry_proc_proc1284'
	 'Block_entry_proc_proc1285'
	 'Block_entry_proc_proc1286'
	 'Block_entry_proc_proc1287'
	 'Block_entry_proc_proc1288'
	 'Block_entry_proc_proc1289'
	 'Block_entry_proc_proc1290'
	 'Block_entry_proc_proc1291'
	 'Block_entry_proc_proc1292'
	 'Block_entry_proc_proc1293'
	 'Block_entry_proc_proc1294'
	 'Block_entry_proc_proc1295'
	 'Block_entry_proc_proc1296'
	 'Block_entry_proc_proc1297'
	 'Block_entry_proc_proc1298'
	 'Block_entry_proc_proc1299'
	 'Block_entry_proc_proc1300'
	 'Block_entry_proc_proc1301'
	 'Block_entry_proc_proc1302'
	 'Block_entry_proc_proc1303'
	 'Block_entry_proc_proc1304'
	 'Block_entry_proc_proc1305'
	 'Block_entry_proc_proc1306'
	 'Block_entry_proc_proc1307'
	 'Block_entry_proc_proc1308'
	 'Block_entry_proc_proc1309'
	 'Block_entry_proc_proc1310'
	 'Block_entry_proc_proc1311'
	 'Block_entry_proc_proc1312'
	 'Block_entry_proc_proc1313'
	 'Block_entry_proc_proc1314'
	 'Block_entry_proc_proc1315'
	 'Block_entry_proc_proc1316'
	 'Block_entry_proc_proc1317'
	 'Block_entry_proc_proc1318'
	 'Block_entry_proc_proc1319'
	 'Block_entry_proc_proc1320'
	 'Block_entry_proc_proc1321'
	 'Block_entry_proc_proc1322'
	 'Block_entry_proc_proc1323'
	 'Block_entry_proc_proc1324'
	 'Block_entry_proc_proc1325'
	 'Block_entry_proc_proc1326'
	 'Block_entry_proc_proc1327'
	 'Block_entry_proc_proc1328'
	 'Block_entry_proc_proc1329'
	 'Block_entry_proc_proc1330'
	 'Block_entry_proc_proc1331'
	 'Block_entry_proc_proc1332'
	 'Block_entry_proc_proc1333'
	 'Block_entry_proc_proc1334'
	 'Block_entry_proc_proc1335'
	 'Block_entry_proc_proc1336'
	 'Block_entry_proc_proc1337'
	 'Block_entry_proc_proc1338'
	 'Block_entry_proc_proc1339'
	 'Block_entry_proc_proc1340'
	 'Block_entry_proc_proc1341'
	 'Block_entry_proc_proc1342'
	 'Block_entry_proc_proc1343'
	 'Block_entry_proc_proc1344'
	 'Block_entry_proc_proc1345'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1061.227 ; gain = 530.730 ; free physical = 191604 ; free virtual = 322254
WARNING: [XFORM 203-631] Renaming function 'systolic_array_Loop_data_load_proc32' to 'systolic_array_Loop_' (systolic_array.cpp:29:40)
WARNING: [XFORM 203-631] Renaming function 'systolic_array_Loop_data_drain_proc96' to 'systolic_array_Loop_.1' (systolic_array.cpp:47:41)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (gemm_systolic_array.cpp:18:35)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry1346' to 'dataflow_in_loop.ent' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1345' to 'Block_entry_proc_pro' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1344' to 'Block_entry_proc_pro.1' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1343' to 'Block_entry_proc_pro.2' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1342' to 'Block_entry_proc_pro.3' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1341' to 'Block_entry_proc_pro.4' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1340' to 'Block_entry_proc_pro.5' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1339' to 'Block_entry_proc_pro.6' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1338' to 'Block_entry_proc_pro.7' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1337' to 'Block_entry_proc_pro.8' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1336' to 'Block_entry_proc_pro.9' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1335' to 'Block_entry_proc_pro.10' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1334' to 'Block_entry_proc_pro.11' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1333' to 'Block_entry_proc_pro.12' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1332' to 'Block_entry_proc_pro.13' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1331' to 'Block_entry_proc_pro.14' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1330' to 'Block_entry_proc_pro.15' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1329' to 'Block_entry_proc_pro.16' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1328' to 'Block_entry_proc_pro.17' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1327' to 'Block_entry_proc_pro.18' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1326' to 'Block_entry_proc_pro.19' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1325' to 'Block_entry_proc_pro.20' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1324' to 'Block_entry_proc_pro.21' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1323' to 'Block_entry_proc_pro.22' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1322' to 'Block_entry_proc_pro.23' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1321' to 'Block_entry_proc_pro.24' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1320' to 'Block_entry_proc_pro.25' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1319' to 'Block_entry_proc_pro.26' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1318' to 'Block_entry_proc_pro.27' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1317' to 'Block_entry_proc_pro.28' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1316' to 'Block_entry_proc_pro.29' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1315' to 'Block_entry_proc_pro.30' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1314' to 'Block_entry_proc_pro.31' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1313' to 'Block_entry_proc_pro.32' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1312' to 'Block_entry_proc_pro.33' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1311' to 'Block_entry_proc_pro.34' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1310' to 'Block_entry_proc_pro.35' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1309' to 'Block_entry_proc_pro.36' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1308' to 'Block_entry_proc_pro.37' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1307' to 'Block_entry_proc_pro.38' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1306' to 'Block_entry_proc_pro.39' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1305' to 'Block_entry_proc_pro.40' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1304' to 'Block_entry_proc_pro.41' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1303' to 'Block_entry_proc_pro.42' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1302' to 'Block_entry_proc_pro.43' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1301' to 'Block_entry_proc_pro.44' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1300' to 'Block_entry_proc_pro.45' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1299' to 'Block_entry_proc_pro.46' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1298' to 'Block_entry_proc_pro.47' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1297' to 'Block_entry_proc_pro.48' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1296' to 'Block_entry_proc_pro.49' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1295' to 'Block_entry_proc_pro.50' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1294' to 'Block_entry_proc_pro.51' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1293' to 'Block_entry_proc_pro.52' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1292' to 'Block_entry_proc_pro.53' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1291' to 'Block_entry_proc_pro.54' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1290' to 'Block_entry_proc_pro.55' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1289' to 'Block_entry_proc_pro.56' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1288' to 'Block_entry_proc_pro.57' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1287' to 'Block_entry_proc_pro.58' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1286' to 'Block_entry_proc_pro.59' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1285' to 'Block_entry_proc_pro.60' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1284' to 'Block_entry_proc_pro.61' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1283' to 'Block_entry_proc_pro.62' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1282' to 'Block_entry_proc_pro.63' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1281' to 'Block_entry_proc_pro.64' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1280' to 'Block_entry_proc_pro.65' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1279' to 'Block_entry_proc_pro.66' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1278' to 'Block_entry_proc_pro.67' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1277' to 'Block_entry_proc_pro.68' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1276' to 'Block_entry_proc_pro.69' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1275' to 'Block_entry_proc_pro.70' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1274' to 'Block_entry_proc_pro.71' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1273' to 'Block_entry_proc_pro.72' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1272' to 'Block_entry_proc_pro.73' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1271' to 'Block_entry_proc_pro.74' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1270' to 'Block_entry_proc_pro.75' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1269' to 'Block_entry_proc_pro.76' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1268' to 'Block_entry_proc_pro.77' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1267' to 'Block_entry_proc_pro.78' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1266' to 'Block_entry_proc_pro.79' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1265' to 'Block_entry_proc_pro.80' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1264' to 'Block_entry_proc_pro.81' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1263' to 'Block_entry_proc_pro.82' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1262' to 'Block_entry_proc_pro.83' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1261' to 'Block_entry_proc_pro.84' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1260' to 'Block_entry_proc_pro.85' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1259' to 'Block_entry_proc_pro.86' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1258' to 'Block_entry_proc_pro.87' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1257' to 'Block_entry_proc_pro.88' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1256' to 'Block_entry_proc_pro.89' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1255' to 'Block_entry_proc_pro.90' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1254' to 'Block_entry_proc_pro.91' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1253' to 'Block_entry_proc_pro.92' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1252' to 'Block_entry_proc_pro.93' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1251' to 'Block_entry_proc_pro.94' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1250' to 'Block_entry_proc_pro.95' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1249' to 'Block_entry_proc_pro.96' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1248' to 'Block_entry_proc_pro.97' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1247' to 'Block_entry_proc_pro.98' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1246' to 'Block_entry_proc_pro.99' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1245' to 'Block_entry_proc_pro.100' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1244' to 'Block_entry_proc_pro.101' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1243' to 'Block_entry_proc_pro.102' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1242' to 'Block_entry_proc_pro.103' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1241' to 'Block_entry_proc_pro.104' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1240' to 'Block_entry_proc_pro.105' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1239' to 'Block_entry_proc_pro.106' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1238' to 'Block_entry_proc_pro.107' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1237' to 'Block_entry_proc_pro.108' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1236' to 'Block_entry_proc_pro.109' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1235' to 'Block_entry_proc_pro.110' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1234' to 'Block_entry_proc_pro.111' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1233' to 'Block_entry_proc_pro.112' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1232' to 'Block_entry_proc_pro.113' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1231' to 'Block_entry_proc_pro.114' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1230' to 'Block_entry_proc_pro.115' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1229' to 'Block_entry_proc_pro.116' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1228' to 'Block_entry_proc_pro.117' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1227' to 'Block_entry_proc_pro.118' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1226' to 'Block_entry_proc_pro.119' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1225' to 'Block_entry_proc_pro.120' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1224' to 'Block_entry_proc_pro.121' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1223' to 'Block_entry_proc_pro.122' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1222' to 'Block_entry_proc_pro.123' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1221' to 'Block_entry_proc_pro.124' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1220' to 'Block_entry_proc_pro.125' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc1219' to 'Block_entry_proc_pro.126' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc' to 'Block_entry_proc_pro.127' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry72' to 'dataflow_in_loop.ent.1' 
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.ent' to 'dataflow_in_loop.ent.1.1' (gemm_systolic_array.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 3236.684 ; gain = 2706.188 ; free physical = 189837 ; free virtual = 320488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gemm_systolic_array' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent.1' to 'dataflow_in_loop_ent_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent.1.1' to 'dataflow_in_loop_ent_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.127' to 'Block_entry_proc_pro_127'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.126' to 'Block_entry_proc_pro_126'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.125' to 'Block_entry_proc_pro_125'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.124' to 'Block_entry_proc_pro_124'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.123' to 'Block_entry_proc_pro_123'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.122' to 'Block_entry_proc_pro_122'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.121' to 'Block_entry_proc_pro_121'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.120' to 'Block_entry_proc_pro_120'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.119' to 'Block_entry_proc_pro_119'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.118' to 'Block_entry_proc_pro_118'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.117' to 'Block_entry_proc_pro_117'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.116' to 'Block_entry_proc_pro_116'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.115' to 'Block_entry_proc_pro_115'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.114' to 'Block_entry_proc_pro_114'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.113' to 'Block_entry_proc_pro_113'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.112' to 'Block_entry_proc_pro_112'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.111' to 'Block_entry_proc_pro_111'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.110' to 'Block_entry_proc_pro_110'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.109' to 'Block_entry_proc_pro_109'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.108' to 'Block_entry_proc_pro_108'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.107' to 'Block_entry_proc_pro_107'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.106' to 'Block_entry_proc_pro_106'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.105' to 'Block_entry_proc_pro_105'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.104' to 'Block_entry_proc_pro_104'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.103' to 'Block_entry_proc_pro_103'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.102' to 'Block_entry_proc_pro_102'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.101' to 'Block_entry_proc_pro_101'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.100' to 'Block_entry_proc_pro_100'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.99' to 'Block_entry_proc_pro_99'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.98' to 'Block_entry_proc_pro_98'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.97' to 'Block_entry_proc_pro_97'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.96' to 'Block_entry_proc_pro_96'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.95' to 'Block_entry_proc_pro_95'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.94' to 'Block_entry_proc_pro_94'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.93' to 'Block_entry_proc_pro_93'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.92' to 'Block_entry_proc_pro_92'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.91' to 'Block_entry_proc_pro_91'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.90' to 'Block_entry_proc_pro_90'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.89' to 'Block_entry_proc_pro_89'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.88' to 'Block_entry_proc_pro_88'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.87' to 'Block_entry_proc_pro_87'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.86' to 'Block_entry_proc_pro_86'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.85' to 'Block_entry_proc_pro_85'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.84' to 'Block_entry_proc_pro_84'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.83' to 'Block_entry_proc_pro_83'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.82' to 'Block_entry_proc_pro_82'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.81' to 'Block_entry_proc_pro_81'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.80' to 'Block_entry_proc_pro_80'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.79' to 'Block_entry_proc_pro_79'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.78' to 'Block_entry_proc_pro_78'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.77' to 'Block_entry_proc_pro_77'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.76' to 'Block_entry_proc_pro_76'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.75' to 'Block_entry_proc_pro_75'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.74' to 'Block_entry_proc_pro_74'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.73' to 'Block_entry_proc_pro_73'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.72' to 'Block_entry_proc_pro_72'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.71' to 'Block_entry_proc_pro_71'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.70' to 'Block_entry_proc_pro_70'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.69' to 'Block_entry_proc_pro_69'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.68' to 'Block_entry_proc_pro_68'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.67' to 'Block_entry_proc_pro_67'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.66' to 'Block_entry_proc_pro_66'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.65' to 'Block_entry_proc_pro_65'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.64' to 'Block_entry_proc_pro_64'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_Loop_' to 'systolic_array_Loop_s'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_Loop_.1' to 'systolic_array_Loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.63' to 'Block_entry_proc_pro_63'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.62' to 'Block_entry_proc_pro_62'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.61' to 'Block_entry_proc_pro_61'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.60' to 'Block_entry_proc_pro_60'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.59' to 'Block_entry_proc_pro_59'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.58' to 'Block_entry_proc_pro_58'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.57' to 'Block_entry_proc_pro_57'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.56' to 'Block_entry_proc_pro_56'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.55' to 'Block_entry_proc_pro_55'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.54' to 'Block_entry_proc_pro_54'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.53' to 'Block_entry_proc_pro_53'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.52' to 'Block_entry_proc_pro_52'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.51' to 'Block_entry_proc_pro_51'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.50' to 'Block_entry_proc_pro_50'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.49' to 'Block_entry_proc_pro_49'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.48' to 'Block_entry_proc_pro_48'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.47' to 'Block_entry_proc_pro_47'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.46' to 'Block_entry_proc_pro_46'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.45' to 'Block_entry_proc_pro_45'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.44' to 'Block_entry_proc_pro_44'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.43' to 'Block_entry_proc_pro_43'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.42' to 'Block_entry_proc_pro_42'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.41' to 'Block_entry_proc_pro_41'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.40' to 'Block_entry_proc_pro_40'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.39' to 'Block_entry_proc_pro_39'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.38' to 'Block_entry_proc_pro_38'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.37' to 'Block_entry_proc_pro_37'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.36' to 'Block_entry_proc_pro_36'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.35' to 'Block_entry_proc_pro_35'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.34' to 'Block_entry_proc_pro_34'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.33' to 'Block_entry_proc_pro_33'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.32' to 'Block_entry_proc_pro_32'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.31' to 'Block_entry_proc_pro_31'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.30' to 'Block_entry_proc_pro_30'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.29' to 'Block_entry_proc_pro_29'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.28' to 'Block_entry_proc_pro_28'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.27' to 'Block_entry_proc_pro_27'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.26' to 'Block_entry_proc_pro_26'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.25' to 'Block_entry_proc_pro_25'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.24' to 'Block_entry_proc_pro_24'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.23' to 'Block_entry_proc_pro_23'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.22' to 'Block_entry_proc_pro_22'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.21' to 'Block_entry_proc_pro_21'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.20' to 'Block_entry_proc_pro_20'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.19' to 'Block_entry_proc_pro_19'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.18' to 'Block_entry_proc_pro_18'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.17' to 'Block_entry_proc_pro_17'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.16' to 'Block_entry_proc_pro_16'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.15' to 'Block_entry_proc_pro_15'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.14' to 'Block_entry_proc_pro_14'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.13' to 'Block_entry_proc_pro_13'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.12' to 'Block_entry_proc_pro_12'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.11' to 'Block_entry_proc_pro_11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.10' to 'Block_entry_proc_pro_10'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.9' to 'Block_entry_proc_pro_9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.8' to 'Block_entry_proc_pro_8'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.7' to 'Block_entry_proc_pro_7'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.6' to 'Block_entry_proc_pro_6'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.5' to 'Block_entry_proc_pro_5'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.4' to 'Block_entry_proc_pro_4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.3' to 'Block_entry_proc_pro_3'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.2' to 'Block_entry_proc_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.1' to 'Block_entry_proc_pro_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.23 seconds; current allocated memory: 2.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 2.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_A_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_B_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 2.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE33' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE33' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE33' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE33' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE33' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE34' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE34' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE34' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE34' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE34' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE35' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE35' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE35' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE35' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE35' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE36' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE36' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE36' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE36' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE36' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE37' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE37' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE37' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE37' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE37' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE38' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE38' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE38' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE38' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE38' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 2.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE39' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE40' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 2.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE41' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE42' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 2.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE43' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 2.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE44' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 2.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE45' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 2.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE46' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 2.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE47' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 2.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE48' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 2.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE49' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 2.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE50' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 2.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE51' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 2.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE52' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 2.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE53' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 2.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE54' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 2.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE55' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 2.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE56' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 2.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE57' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 2.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE58' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 2.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE59' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 2.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE60' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE61' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE62' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE63' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE64' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 2.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE65' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 2.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE66' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 2.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE67' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 2.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE68' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 2.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE69' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE70' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 2.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE71' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 2.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE72' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 2.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE73' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 2.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE74' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE75' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE76' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE77' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE78' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE79' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 2.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE80' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE81' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 2.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE82' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 2.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE83' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 2.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE84' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 2.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE85' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 2.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE86' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 2.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE87' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 2.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE88' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 2.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE89' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 2.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE90' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 2.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE91' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 2.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE92' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 2.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE93' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 2.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE94' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 2.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE95' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 2.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 2.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 2.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 2.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 2.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.37 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 2.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 2.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 2.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent_1'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 2.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_127'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_126'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_125'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_124'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_123'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_122'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_121'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_120'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_119'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_118'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_117'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_116'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_115'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_114'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_113'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_112'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_111'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_110'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_109'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_108'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_107'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_106'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_105'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_104'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_103'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_102'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_101'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_100'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_99'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_98'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_97'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_96'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_95'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_94'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_93'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_92'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_91'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_90'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_89'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_88'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_87'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_86'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_85'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_84'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_83'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_82'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_81'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_80'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_79'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_78'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_77'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_76'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_75'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_74'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_73'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_72'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_71'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_70'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_69'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_68'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_67'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_66'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_65'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_64'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_A_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_A_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_B_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_B_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_s'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 2.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1' to 'gemm_systolic_arrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1' to 'gemm_systolic_arrcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE33'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 2.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE34'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE35'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE36'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE37'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE38'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE39'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE40'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE41'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE42'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE43'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE44'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE45'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE46'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE47'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE48'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE49'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE50'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE51'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE52'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE53'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE54'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE55'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE56'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE57'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE58'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE59'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE60'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE61'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE62'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE63'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE64'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE65'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE66'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE67'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE68'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE69'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE70'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE71'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE72'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE73'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE74'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE75'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE76'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE77'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE78'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE79'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE80'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE81'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE82'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE83'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE84'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE85'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE86'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE87'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE88'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE89'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE90'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE91'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 2.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE92'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 2.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE93'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE94'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE95'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 2.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 2.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_systolic_array_Loop_1_U0' to 'start_for_systolidEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 2.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_63'.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_62'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_61'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_60'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_59'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_58'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_57'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_56'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_55'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_54'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_53'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_52'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_51'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_50'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_49'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_48'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_47'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_46'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_45'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_44'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_43'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_42'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_41'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_40'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_39'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_38'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_37'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_36'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_35'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_34'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_33'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_32'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_31'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_30'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 2.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_29'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_28'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_27'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_26'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_25'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_24'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_23'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_22'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_21'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_20'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_19'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_18'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_17'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_15'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_14'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_13'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_12'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_11'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_10'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_9'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_8'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_7'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_6'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_5'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_4'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dataflow_in_loop_ent_1_1_U0' to 'start_for_datafloeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 2.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 2.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm_systolic_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array'.
INFO: [HLS 200-111]  Elapsed time: 4.62 seconds; current allocated memory: 2.293 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.11 MHz
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolidEe_U(start_for_systolidEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c65_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c129_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c1_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c2_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c3_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c4_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c5_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c6_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c7_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c8_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c9_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c10_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c11_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c12_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c13_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c14_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c15_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c16_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c17_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c18_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c19_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c20_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c21_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c22_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c23_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c24_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c25_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c26_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c27_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c28_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c29_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c30_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c31_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c32_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c33_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c34_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c35_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c36_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c37_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c38_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c39_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c40_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c41_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c42_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c43_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c44_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c45_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c46_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c47_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c48_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c49_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c50_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c51_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c52_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c53_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c54_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c55_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c56_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c57_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c58_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c59_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c60_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c61_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c62_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c63_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_0_i_c64_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c65_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c66_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c67_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c68_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c69_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c70_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c71_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c72_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c73_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c74_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c75_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c76_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c77_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c78_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c79_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c80_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c81_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c82_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c83_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c84_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c85_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c86_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c87_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c88_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c89_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c90_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c91_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c92_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c93_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c94_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c95_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c96_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c97_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c98_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c99_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c100_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c101_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c102_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c103_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c104_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c105_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c106_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c107_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c108_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c109_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c110_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c111_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c112_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c113_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c114_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c115_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c116_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c117_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c118_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c119_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c120_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c121_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c122_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c123_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c124_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c125_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c126_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c127_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_c128_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:29:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:39:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: systolic_array.cpp:47:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file systolic_array.cpp
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:47:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:47:35
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: gemm_systolic_array.cpp:47:51
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:21:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:31:4
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: gemm_systolic_array.cpp:39:4
WARNING: [HLS 214-167] There are a total of 4 such instances of non-canonical statements in the dataflow region: gemm_systolic_array.cpp:21:2
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file gemm_systolic_array.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 191993 ; free virtual = 322273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 192009 ; free virtual = 322289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 192002 ; free virtual = 322283
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 191997 ; free virtual = 322279
INFO: [XFORM 203-502] Unrolling small iteration loop 'block_gemm' (gemm_systolic_array.cpp:17) in function 'gemm_systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_load' (systolic_array.cpp:29) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'data_drain' (systolic_array.cpp:47) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'block_gemm' (gemm_systolic_array.cpp:17) in function 'gemm_systolic_array' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'init_block_C' (gemm_systolic_array.cpp:22) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (gemm_systolic_array.cpp:24) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (gemm_systolic_array.cpp:33) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (gemm_systolic_array.cpp:41) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:50) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4.1' (gemm_systolic_array.cpp:52) in function 'gemm_systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systolic_array.cpp:31) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (systolic_array.cpp:34) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'systolic_array' (systolic_array.cpp:39) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (systolic_array.cpp:41) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (systolic_array.cpp:49) in function 'systolic_array' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (systolic_array.cpp:52) in function 'systolic_array' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_A_loader.V' (gemm_systolic_array.cpp:10) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'block_B_loader.V' (gemm_systolic_array.cpp:11) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_fifo' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_fifo' .
INFO: [XFORM 203-101] Partitioning array 'A' (gemm_systolic_array.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (gemm_systolic_array.cpp:3) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'C' (gemm_systolic_array.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_C' (gemm_systolic_array.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_A_loader.V' (gemm_systolic_array.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'block_B_loader.V' (gemm_systolic_array.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (gemm_systolic_array.cpp:3) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'block_C' (gemm_systolic_array.cpp:14) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_fifo' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_fifo' in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:29) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_proc' (systolic_array.cpp:47) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'init_block_A' (gemm_systolic_array.cpp:32)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'init_block_B' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (gemm_systolic_array.cpp:18)  of function 'gemm_systolic_array'.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][0]1' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][1]2' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][2]3' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][3]4' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][4]5' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][5]6' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][6]7' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][7]8' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][8]9' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][9]10' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][10]11' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[0][11]12' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][0]13' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][1]14' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][2]15' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][3]16' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][4]17' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][5]18' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][6]19' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][7]20' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][8]21' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][9]22' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][10]23' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[1][11]24' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][0]25' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][1]26' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][2]27' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][3]28' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][4]29' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][5]30' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][6]31' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][7]32' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][8]33' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][9]34' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][10]35' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[2][11]36' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][0]37' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][1]38' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][2]39' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][3]40' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][4]41' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][5]42' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][6]43' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][7]44' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][8]45' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][9]46' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][10]47' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[3][11]48' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][0]49' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][1]50' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][2]51' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][3]52' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][4]53' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][5]54' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][6]55' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][7]56' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][8]57' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][9]58' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][10]59' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[4][11]60' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][0]61' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][1]62' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][2]63' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][3]64' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][4]65' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][5]66' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][6]67' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][7]68' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][8]69' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][9]70' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][10]71' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[5][11]72' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][0]73' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][1]74' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][2]75' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][3]76' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][4]77' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][5]78' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][6]79' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][7]80' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][8]81' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][9]82' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][10]83' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[6][11]84' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][0]85' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][1]86' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][2]87' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][3]88' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][4]89' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][5]90' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][6]91' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][7]92' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][8]93' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][9]94' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][10]95' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[7][11]96' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][0]97' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][1]98' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][2]99' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][3]100' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][4]101' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][5]102' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][6]103' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][7]104' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][8]105' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][9]106' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][10]107' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[8][11]108' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][0]109' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][1]110' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][2]111' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][3]112' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][4]113' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][5]114' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][6]115' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][7]116' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][8]117' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][9]118' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][10]119' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[9][11]120' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][0]121' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][1]122' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][2]123' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][3]124' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][4]125' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][5]126' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][6]127' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][7]128' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][8]129' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][9]130' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][10]131' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[10][11]132' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][0]133' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][1]134' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][2]135' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][3]136' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][4]137' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][5]138' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][6]139' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][7]140' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][8]141' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][9]142' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][10]143' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'block_C[11][11]144' in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[0][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[1][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[2][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[3][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[4][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[5][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[6][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[7][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[8][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[9][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[10][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][4]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][5]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][6]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][7]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][8]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][9]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][10]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'C[11][11]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][0]' has read and write operations in process function 'PE38'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][1]' has read and write operations in process function 'PE39'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][2]' has read and write operations in process function 'PE40'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][3]' has read and write operations in process function 'PE41'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][4]' has read and write operations in process function 'PE42'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][5]' has read and write operations in process function 'PE43'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][6]' has read and write operations in process function 'PE44'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][7]' has read and write operations in process function 'PE45'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][8]' has read and write operations in process function 'PE46'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][9]' has read and write operations in process function 'PE47'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][10]' has read and write operations in process function 'PE48'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][11]' has read and write operations in process function 'PE49'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][0]' has read and write operations in process function 'PE50'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][1]' has read and write operations in process function 'PE51'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][2]' has read and write operations in process function 'PE52'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][3]' has read and write operations in process function 'PE53'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][4]' has read and write operations in process function 'PE54'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][5]' has read and write operations in process function 'PE55'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][6]' has read and write operations in process function 'PE56'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][7]' has read and write operations in process function 'PE57'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][8]' has read and write operations in process function 'PE58'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][9]' has read and write operations in process function 'PE59'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][10]' has read and write operations in process function 'PE60'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][11]' has read and write operations in process function 'PE61'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][0]' has read and write operations in process function 'PE62'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][1]' has read and write operations in process function 'PE63'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][2]' has read and write operations in process function 'PE64'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][3]' has read and write operations in process function 'PE65'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][4]' has read and write operations in process function 'PE66'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][5]' has read and write operations in process function 'PE67'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][6]' has read and write operations in process function 'PE68'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][7]' has read and write operations in process function 'PE69'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][8]' has read and write operations in process function 'PE70'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][9]' has read and write operations in process function 'PE71'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][10]' has read and write operations in process function 'PE72'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][11]' has read and write operations in process function 'PE73'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][0]' has read and write operations in process function 'PE74'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][1]' has read and write operations in process function 'PE75'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][2]' has read and write operations in process function 'PE76'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][3]' has read and write operations in process function 'PE77'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][4]' has read and write operations in process function 'PE78'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][5]' has read and write operations in process function 'PE79'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][6]' has read and write operations in process function 'PE80'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][7]' has read and write operations in process function 'PE81'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][8]' has read and write operations in process function 'PE82'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][9]' has read and write operations in process function 'PE83'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][10]' has read and write operations in process function 'PE84'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][11]' has read and write operations in process function 'PE85'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][0]' has read and write operations in process function 'PE86'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][1]' has read and write operations in process function 'PE87'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][2]' has read and write operations in process function 'PE88'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][3]' has read and write operations in process function 'PE89'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][4]' has read and write operations in process function 'PE90'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][5]' has read and write operations in process function 'PE91'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][6]' has read and write operations in process function 'PE92'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][7]' has read and write operations in process function 'PE93'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][8]' has read and write operations in process function 'PE94'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][9]' has read and write operations in process function 'PE95'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][10]' has read and write operations in process function 'PE96'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][11]' has read and write operations in process function 'PE97'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][0]' has read and write operations in process function 'PE98'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][1]' has read and write operations in process function 'PE99'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][2]' has read and write operations in process function 'PE100'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][3]' has read and write operations in process function 'PE101'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][4]' has read and write operations in process function 'PE102'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][5]' has read and write operations in process function 'PE103'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][6]' has read and write operations in process function 'PE104'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][7]' has read and write operations in process function 'PE105'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][8]' has read and write operations in process function 'PE106'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][9]' has read and write operations in process function 'PE107'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][10]' has read and write operations in process function 'PE108'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][11]' has read and write operations in process function 'PE109'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][0]' has read and write operations in process function 'PE110'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][1]' has read and write operations in process function 'PE111'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][2]' has read and write operations in process function 'PE112'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][3]' has read and write operations in process function 'PE113'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][4]' has read and write operations in process function 'PE114'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][5]' has read and write operations in process function 'PE115'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][6]' has read and write operations in process function 'PE116'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][7]' has read and write operations in process function 'PE117'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][8]' has read and write operations in process function 'PE118'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][9]' has read and write operations in process function 'PE119'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][10]' has read and write operations in process function 'PE120'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][11]' has read and write operations in process function 'PE121'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][0]' has read and write operations in process function 'PE122'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][1]' has read and write operations in process function 'PE123'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][2]' has read and write operations in process function 'PE124'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][3]' has read and write operations in process function 'PE125'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][4]' has read and write operations in process function 'PE126'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][5]' has read and write operations in process function 'PE127'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][6]' has read and write operations in process function 'PE128'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][7]' has read and write operations in process function 'PE129'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][8]' has read and write operations in process function 'PE130'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][9]' has read and write operations in process function 'PE131'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][10]' has read and write operations in process function 'PE132'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][11]' has read and write operations in process function 'PE133'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][0]' has read and write operations in process function 'PE134'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][1]' has read and write operations in process function 'PE135'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][2]' has read and write operations in process function 'PE136'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][3]' has read and write operations in process function 'PE137'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][4]' has read and write operations in process function 'PE138'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][5]' has read and write operations in process function 'PE139'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][6]' has read and write operations in process function 'PE140'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][7]' has read and write operations in process function 'PE141'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][8]' has read and write operations in process function 'PE142'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][9]' has read and write operations in process function 'PE143'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][10]' has read and write operations in process function 'PE144'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][11]' has read and write operations in process function 'PE145'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][0]' has read and write operations in process function 'PE146'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][1]' has read and write operations in process function 'PE147'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][2]' has read and write operations in process function 'PE148'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][3]' has read and write operations in process function 'PE149'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][4]' has read and write operations in process function 'PE150'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][5]' has read and write operations in process function 'PE151'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][6]' has read and write operations in process function 'PE152'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][7]' has read and write operations in process function 'PE153'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][8]' has read and write operations in process function 'PE154'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][9]' has read and write operations in process function 'PE155'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][10]' has read and write operations in process function 'PE156'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][11]' has read and write operations in process function 'PE157'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][0]' has read and write operations in process function 'PE158'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][1]' has read and write operations in process function 'PE159'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][2]' has read and write operations in process function 'PE160'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][3]' has read and write operations in process function 'PE161'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][4]' has read and write operations in process function 'PE162'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][5]' has read and write operations in process function 'PE163'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][6]' has read and write operations in process function 'PE164'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][7]' has read and write operations in process function 'PE165'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][8]' has read and write operations in process function 'PE166'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][9]' has read and write operations in process function 'PE167'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][10]' has read and write operations in process function 'PE168'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][11]' has read and write operations in process function 'PE169'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][0]' has read and write operations in process function 'PE170'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][1]' has read and write operations in process function 'PE171'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][2]' has read and write operations in process function 'PE172'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][3]' has read and write operations in process function 'PE173'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][4]' has read and write operations in process function 'PE174'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][5]' has read and write operations in process function 'PE175'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][6]' has read and write operations in process function 'PE176'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][7]' has read and write operations in process function 'PE177'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][8]' has read and write operations in process function 'PE178'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][9]' has read and write operations in process function 'PE179'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][10]' has read and write operations in process function 'PE180'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][11]' has read and write operations in process function 'PE'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[0]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[1]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[2]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[3]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[4]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[5]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[6]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[7]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[8]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[9]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[10]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'A[11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'A[11]' has read operations in process function 'init_block_A_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[0]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[1]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[2]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[3]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[4]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[5]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[6]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[7]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[8]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[9]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[10]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'B[11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'B[11]' has read operations in process function 'init_block_B_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][0]' has read and write operations in process function 'Block_entry_proc_proc2679'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][0]'  should be updated in process function 'Block_entry_proc_proc2679', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][1]' has read and write operations in process function 'Block_entry_proc_proc2680'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][1]'  should be updated in process function 'Block_entry_proc_proc2680', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][2]' has read and write operations in process function 'Block_entry_proc_proc2681'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][2]'  should be updated in process function 'Block_entry_proc_proc2681', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][3]' has read and write operations in process function 'Block_entry_proc_proc2682'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][3]'  should be updated in process function 'Block_entry_proc_proc2682', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][4]' has read and write operations in process function 'Block_entry_proc_proc2683'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][4]'  should be updated in process function 'Block_entry_proc_proc2683', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][5]' has read and write operations in process function 'Block_entry_proc_proc2684'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][5]'  should be updated in process function 'Block_entry_proc_proc2684', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][6]' has read and write operations in process function 'Block_entry_proc_proc2685'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][6]'  should be updated in process function 'Block_entry_proc_proc2685', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][7]' has read and write operations in process function 'Block_entry_proc_proc2686'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][7]'  should be updated in process function 'Block_entry_proc_proc2686', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][8]' has read and write operations in process function 'Block_entry_proc_proc2687'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][8]'  should be updated in process function 'Block_entry_proc_proc2687', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][9]' has read and write operations in process function 'Block_entry_proc_proc2688'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][9]'  should be updated in process function 'Block_entry_proc_proc2688', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][10]' has read and write operations in process function 'Block_entry_proc_proc2689'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][10]'  should be updated in process function 'Block_entry_proc_proc2689', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[0][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[0][11]' has read and write operations in process function 'Block_entry_proc_proc2690'.
WARNING: [XFORM 203-713] All the elements of global array 'C[0][11]'  should be updated in process function 'Block_entry_proc_proc2690', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][0]' has read and write operations in process function 'Block_entry_proc_proc2691'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][0]'  should be updated in process function 'Block_entry_proc_proc2691', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][1]' has read and write operations in process function 'Block_entry_proc_proc2692'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][1]'  should be updated in process function 'Block_entry_proc_proc2692', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][2]' has read and write operations in process function 'Block_entry_proc_proc2693'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][2]'  should be updated in process function 'Block_entry_proc_proc2693', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][3]' has read and write operations in process function 'Block_entry_proc_proc2694'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][3]'  should be updated in process function 'Block_entry_proc_proc2694', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][4]' has read and write operations in process function 'Block_entry_proc_proc2695'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][4]'  should be updated in process function 'Block_entry_proc_proc2695', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][5]' has read and write operations in process function 'Block_entry_proc_proc2696'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][5]'  should be updated in process function 'Block_entry_proc_proc2696', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][6]' has read and write operations in process function 'Block_entry_proc_proc2697'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][6]'  should be updated in process function 'Block_entry_proc_proc2697', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][7]' has read and write operations in process function 'Block_entry_proc_proc2698'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][7]'  should be updated in process function 'Block_entry_proc_proc2698', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][8]' has read and write operations in process function 'Block_entry_proc_proc2699'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][8]'  should be updated in process function 'Block_entry_proc_proc2699', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][9]' has read and write operations in process function 'Block_entry_proc_proc2700'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][9]'  should be updated in process function 'Block_entry_proc_proc2700', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][10]' has read and write operations in process function 'Block_entry_proc_proc2701'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][10]'  should be updated in process function 'Block_entry_proc_proc2701', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[1][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[1][11]' has read and write operations in process function 'Block_entry_proc_proc2702'.
WARNING: [XFORM 203-713] All the elements of global array 'C[1][11]'  should be updated in process function 'Block_entry_proc_proc2702', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][0]' has read and write operations in process function 'Block_entry_proc_proc2703'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][0]'  should be updated in process function 'Block_entry_proc_proc2703', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][1]' has read and write operations in process function 'Block_entry_proc_proc2704'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][1]'  should be updated in process function 'Block_entry_proc_proc2704', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][2]' has read and write operations in process function 'Block_entry_proc_proc2705'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][2]'  should be updated in process function 'Block_entry_proc_proc2705', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][3]' has read and write operations in process function 'Block_entry_proc_proc2706'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][3]'  should be updated in process function 'Block_entry_proc_proc2706', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][4]' has read and write operations in process function 'Block_entry_proc_proc2707'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][4]'  should be updated in process function 'Block_entry_proc_proc2707', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][5]' has read and write operations in process function 'Block_entry_proc_proc2708'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][5]'  should be updated in process function 'Block_entry_proc_proc2708', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][6]' has read and write operations in process function 'Block_entry_proc_proc2709'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][6]'  should be updated in process function 'Block_entry_proc_proc2709', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][7]' has read and write operations in process function 'Block_entry_proc_proc2710'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][7]'  should be updated in process function 'Block_entry_proc_proc2710', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][8]' has read and write operations in process function 'Block_entry_proc_proc2711'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][8]'  should be updated in process function 'Block_entry_proc_proc2711', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][9]' has read and write operations in process function 'Block_entry_proc_proc2712'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][9]'  should be updated in process function 'Block_entry_proc_proc2712', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][10]' has read and write operations in process function 'Block_entry_proc_proc2713'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][10]'  should be updated in process function 'Block_entry_proc_proc2713', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[2][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[2][11]' has read and write operations in process function 'Block_entry_proc_proc2714'.
WARNING: [XFORM 203-713] All the elements of global array 'C[2][11]'  should be updated in process function 'Block_entry_proc_proc2714', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][0]' has read and write operations in process function 'Block_entry_proc_proc2715'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][0]'  should be updated in process function 'Block_entry_proc_proc2715', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][1]' has read and write operations in process function 'Block_entry_proc_proc2716'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][1]'  should be updated in process function 'Block_entry_proc_proc2716', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][2]' has read and write operations in process function 'Block_entry_proc_proc2717'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][2]'  should be updated in process function 'Block_entry_proc_proc2717', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][3]' has read and write operations in process function 'Block_entry_proc_proc2718'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][3]'  should be updated in process function 'Block_entry_proc_proc2718', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][4]' has read and write operations in process function 'Block_entry_proc_proc2719'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][4]'  should be updated in process function 'Block_entry_proc_proc2719', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][5]' has read and write operations in process function 'Block_entry_proc_proc2720'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][5]'  should be updated in process function 'Block_entry_proc_proc2720', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][6]' has read and write operations in process function 'Block_entry_proc_proc2721'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][6]'  should be updated in process function 'Block_entry_proc_proc2721', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][7]' has read and write operations in process function 'Block_entry_proc_proc2722'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][7]'  should be updated in process function 'Block_entry_proc_proc2722', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][8]' has read and write operations in process function 'Block_entry_proc_proc2723'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][8]'  should be updated in process function 'Block_entry_proc_proc2723', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][9]' has read and write operations in process function 'Block_entry_proc_proc2724'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][9]'  should be updated in process function 'Block_entry_proc_proc2724', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][10]' has read and write operations in process function 'Block_entry_proc_proc2725'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][10]'  should be updated in process function 'Block_entry_proc_proc2725', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[3][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[3][11]' has read and write operations in process function 'Block_entry_proc_proc2726'.
WARNING: [XFORM 203-713] All the elements of global array 'C[3][11]'  should be updated in process function 'Block_entry_proc_proc2726', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][0]' has read and write operations in process function 'Block_entry_proc_proc2727'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][0]'  should be updated in process function 'Block_entry_proc_proc2727', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][1]' has read and write operations in process function 'Block_entry_proc_proc2728'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][1]'  should be updated in process function 'Block_entry_proc_proc2728', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][2]' has read and write operations in process function 'Block_entry_proc_proc2729'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][2]'  should be updated in process function 'Block_entry_proc_proc2729', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][3]' has read and write operations in process function 'Block_entry_proc_proc2730'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][3]'  should be updated in process function 'Block_entry_proc_proc2730', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][4]' has read and write operations in process function 'Block_entry_proc_proc2731'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][4]'  should be updated in process function 'Block_entry_proc_proc2731', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][5]' has read and write operations in process function 'Block_entry_proc_proc2732'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][5]'  should be updated in process function 'Block_entry_proc_proc2732', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][6]' has read and write operations in process function 'Block_entry_proc_proc2733'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][6]'  should be updated in process function 'Block_entry_proc_proc2733', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][7]' has read and write operations in process function 'Block_entry_proc_proc2734'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][7]'  should be updated in process function 'Block_entry_proc_proc2734', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][8]' has read and write operations in process function 'Block_entry_proc_proc2735'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][8]'  should be updated in process function 'Block_entry_proc_proc2735', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][9]' has read and write operations in process function 'Block_entry_proc_proc2736'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][9]'  should be updated in process function 'Block_entry_proc_proc2736', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][10]' has read and write operations in process function 'Block_entry_proc_proc2737'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][10]'  should be updated in process function 'Block_entry_proc_proc2737', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[4][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[4][11]' has read and write operations in process function 'Block_entry_proc_proc2738'.
WARNING: [XFORM 203-713] All the elements of global array 'C[4][11]'  should be updated in process function 'Block_entry_proc_proc2738', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][0]' has read and write operations in process function 'Block_entry_proc_proc2739'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][0]'  should be updated in process function 'Block_entry_proc_proc2739', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][1]' has read and write operations in process function 'Block_entry_proc_proc2740'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][1]'  should be updated in process function 'Block_entry_proc_proc2740', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][2]' has read and write operations in process function 'Block_entry_proc_proc2741'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][2]'  should be updated in process function 'Block_entry_proc_proc2741', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][3]' has read and write operations in process function 'Block_entry_proc_proc2742'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][3]'  should be updated in process function 'Block_entry_proc_proc2742', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][4]' has read and write operations in process function 'Block_entry_proc_proc2743'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][4]'  should be updated in process function 'Block_entry_proc_proc2743', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][5]' has read and write operations in process function 'Block_entry_proc_proc2744'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][5]'  should be updated in process function 'Block_entry_proc_proc2744', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][6]' has read and write operations in process function 'Block_entry_proc_proc2745'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][6]'  should be updated in process function 'Block_entry_proc_proc2745', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][7]' has read and write operations in process function 'Block_entry_proc_proc2746'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][7]'  should be updated in process function 'Block_entry_proc_proc2746', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][8]' has read and write operations in process function 'Block_entry_proc_proc2747'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][8]'  should be updated in process function 'Block_entry_proc_proc2747', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][9]' has read and write operations in process function 'Block_entry_proc_proc2748'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][9]'  should be updated in process function 'Block_entry_proc_proc2748', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][10]' has read and write operations in process function 'Block_entry_proc_proc2749'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][10]'  should be updated in process function 'Block_entry_proc_proc2749', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[5][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[5][11]' has read and write operations in process function 'Block_entry_proc_proc2750'.
WARNING: [XFORM 203-713] All the elements of global array 'C[5][11]'  should be updated in process function 'Block_entry_proc_proc2750', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][0]' has read and write operations in process function 'Block_entry_proc_proc2751'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][0]'  should be updated in process function 'Block_entry_proc_proc2751', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][1]' has read and write operations in process function 'Block_entry_proc_proc2752'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][1]'  should be updated in process function 'Block_entry_proc_proc2752', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][2]' has read and write operations in process function 'Block_entry_proc_proc2753'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][2]'  should be updated in process function 'Block_entry_proc_proc2753', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][3]' has read and write operations in process function 'Block_entry_proc_proc2754'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][3]'  should be updated in process function 'Block_entry_proc_proc2754', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][4]' has read and write operations in process function 'Block_entry_proc_proc2755'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][4]'  should be updated in process function 'Block_entry_proc_proc2755', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][5]' has read and write operations in process function 'Block_entry_proc_proc2756'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][5]'  should be updated in process function 'Block_entry_proc_proc2756', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][6]' has read and write operations in process function 'Block_entry_proc_proc2757'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][6]'  should be updated in process function 'Block_entry_proc_proc2757', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][7]' has read and write operations in process function 'Block_entry_proc_proc2758'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][7]'  should be updated in process function 'Block_entry_proc_proc2758', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][8]' has read and write operations in process function 'Block_entry_proc_proc2759'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][8]'  should be updated in process function 'Block_entry_proc_proc2759', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][9]' has read and write operations in process function 'Block_entry_proc_proc2760'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][9]'  should be updated in process function 'Block_entry_proc_proc2760', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][10]' has read and write operations in process function 'Block_entry_proc_proc2761'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][10]'  should be updated in process function 'Block_entry_proc_proc2761', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[6][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[6][11]' has read and write operations in process function 'Block_entry_proc_proc2762'.
WARNING: [XFORM 203-713] All the elements of global array 'C[6][11]'  should be updated in process function 'Block_entry_proc_proc2762', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][0]' has read and write operations in process function 'Block_entry_proc_proc2763'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][0]'  should be updated in process function 'Block_entry_proc_proc2763', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][1]' has read and write operations in process function 'Block_entry_proc_proc2764'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][1]'  should be updated in process function 'Block_entry_proc_proc2764', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][2]' has read and write operations in process function 'Block_entry_proc_proc2765'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][2]'  should be updated in process function 'Block_entry_proc_proc2765', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][3]' has read and write operations in process function 'Block_entry_proc_proc2766'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][3]'  should be updated in process function 'Block_entry_proc_proc2766', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][4]' has read and write operations in process function 'Block_entry_proc_proc2767'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][4]'  should be updated in process function 'Block_entry_proc_proc2767', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][5]' has read and write operations in process function 'Block_entry_proc_proc2768'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][5]'  should be updated in process function 'Block_entry_proc_proc2768', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][6]' has read and write operations in process function 'Block_entry_proc_proc2769'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][6]'  should be updated in process function 'Block_entry_proc_proc2769', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][7]' has read and write operations in process function 'Block_entry_proc_proc2770'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][7]'  should be updated in process function 'Block_entry_proc_proc2770', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][8]' has read and write operations in process function 'Block_entry_proc_proc2771'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][8]'  should be updated in process function 'Block_entry_proc_proc2771', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][9]' has read and write operations in process function 'Block_entry_proc_proc2772'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][9]'  should be updated in process function 'Block_entry_proc_proc2772', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][10]' has read and write operations in process function 'Block_entry_proc_proc2773'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][10]'  should be updated in process function 'Block_entry_proc_proc2773', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[7][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[7][11]' has read and write operations in process function 'Block_entry_proc_proc2774'.
WARNING: [XFORM 203-713] All the elements of global array 'C[7][11]'  should be updated in process function 'Block_entry_proc_proc2774', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][0]' has read and write operations in process function 'Block_entry_proc_proc2775'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][0]'  should be updated in process function 'Block_entry_proc_proc2775', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][1]' has read and write operations in process function 'Block_entry_proc_proc2776'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][1]'  should be updated in process function 'Block_entry_proc_proc2776', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][2]' has read and write operations in process function 'Block_entry_proc_proc2777'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][2]'  should be updated in process function 'Block_entry_proc_proc2777', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][3]' has read and write operations in process function 'Block_entry_proc_proc2778'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][3]'  should be updated in process function 'Block_entry_proc_proc2778', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][4]' has read and write operations in process function 'Block_entry_proc_proc2779'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][4]'  should be updated in process function 'Block_entry_proc_proc2779', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][5]' has read and write operations in process function 'Block_entry_proc_proc2780'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][5]'  should be updated in process function 'Block_entry_proc_proc2780', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][6]' has read and write operations in process function 'Block_entry_proc_proc2781'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][6]'  should be updated in process function 'Block_entry_proc_proc2781', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][7]' has read and write operations in process function 'Block_entry_proc_proc2782'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][7]'  should be updated in process function 'Block_entry_proc_proc2782', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][8]' has read and write operations in process function 'Block_entry_proc_proc2783'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][8]'  should be updated in process function 'Block_entry_proc_proc2783', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][9]' has read and write operations in process function 'Block_entry_proc_proc2784'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][9]'  should be updated in process function 'Block_entry_proc_proc2784', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][10]' has read and write operations in process function 'Block_entry_proc_proc2785'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][10]'  should be updated in process function 'Block_entry_proc_proc2785', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[8][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[8][11]' has read and write operations in process function 'Block_entry_proc_proc2786'.
WARNING: [XFORM 203-713] All the elements of global array 'C[8][11]'  should be updated in process function 'Block_entry_proc_proc2786', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][0]' has read and write operations in process function 'Block_entry_proc_proc2787'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][0]'  should be updated in process function 'Block_entry_proc_proc2787', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][1]' has read and write operations in process function 'Block_entry_proc_proc2788'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][1]'  should be updated in process function 'Block_entry_proc_proc2788', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][2]' has read and write operations in process function 'Block_entry_proc_proc2789'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][2]'  should be updated in process function 'Block_entry_proc_proc2789', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][3]' has read and write operations in process function 'Block_entry_proc_proc2790'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][3]'  should be updated in process function 'Block_entry_proc_proc2790', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][4]' has read and write operations in process function 'Block_entry_proc_proc2791'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][4]'  should be updated in process function 'Block_entry_proc_proc2791', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][5]' has read and write operations in process function 'Block_entry_proc_proc2792'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][5]'  should be updated in process function 'Block_entry_proc_proc2792', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][6]' has read and write operations in process function 'Block_entry_proc_proc2793'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][6]'  should be updated in process function 'Block_entry_proc_proc2793', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][7]' has read and write operations in process function 'Block_entry_proc_proc2794'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][7]'  should be updated in process function 'Block_entry_proc_proc2794', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][8]' has read and write operations in process function 'Block_entry_proc_proc2795'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][8]'  should be updated in process function 'Block_entry_proc_proc2795', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][9]' has read and write operations in process function 'Block_entry_proc_proc2796'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][9]'  should be updated in process function 'Block_entry_proc_proc2796', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][10]' has read and write operations in process function 'Block_entry_proc_proc2797'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][10]'  should be updated in process function 'Block_entry_proc_proc2797', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[9][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[9][11]' has read and write operations in process function 'Block_entry_proc_proc2798'.
WARNING: [XFORM 203-713] All the elements of global array 'C[9][11]'  should be updated in process function 'Block_entry_proc_proc2798', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][0]' has read and write operations in process function 'Block_entry_proc_proc2799'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][0]'  should be updated in process function 'Block_entry_proc_proc2799', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][1]' has read and write operations in process function 'Block_entry_proc_proc2800'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][1]'  should be updated in process function 'Block_entry_proc_proc2800', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][2]' has read and write operations in process function 'Block_entry_proc_proc2801'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][2]'  should be updated in process function 'Block_entry_proc_proc2801', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][3]' has read and write operations in process function 'Block_entry_proc_proc2802'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][3]'  should be updated in process function 'Block_entry_proc_proc2802', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][4]' has read and write operations in process function 'Block_entry_proc_proc2803'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][4]'  should be updated in process function 'Block_entry_proc_proc2803', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][5]' has read and write operations in process function 'Block_entry_proc_proc2804'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][5]'  should be updated in process function 'Block_entry_proc_proc2804', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][6]' has read and write operations in process function 'Block_entry_proc_proc2805'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][6]'  should be updated in process function 'Block_entry_proc_proc2805', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][7]' has read and write operations in process function 'Block_entry_proc_proc2806'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][7]'  should be updated in process function 'Block_entry_proc_proc2806', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][8]' has read and write operations in process function 'Block_entry_proc_proc2807'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][8]'  should be updated in process function 'Block_entry_proc_proc2807', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][9]' has read and write operations in process function 'Block_entry_proc_proc2808'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][9]'  should be updated in process function 'Block_entry_proc_proc2808', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][10]' has read and write operations in process function 'Block_entry_proc_proc2809'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][10]'  should be updated in process function 'Block_entry_proc_proc2809', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[10][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[10][11]' has read and write operations in process function 'Block_entry_proc_proc2810'.
WARNING: [XFORM 203-713] All the elements of global array 'C[10][11]'  should be updated in process function 'Block_entry_proc_proc2810', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][0]' has read and write operations in process function 'Block_entry_proc_proc2811'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][0]'  should be updated in process function 'Block_entry_proc_proc2811', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][1]' has read and write operations in process function 'Block_entry_proc_proc2812'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][1]'  should be updated in process function 'Block_entry_proc_proc2812', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][2]' has read and write operations in process function 'Block_entry_proc_proc2813'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][2]'  should be updated in process function 'Block_entry_proc_proc2813', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][3]' has read and write operations in process function 'Block_entry_proc_proc2814'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][3]'  should be updated in process function 'Block_entry_proc_proc2814', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][4]' has read and write operations in process function 'Block_entry_proc_proc2815'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][4]'  should be updated in process function 'Block_entry_proc_proc2815', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][5]' has read and write operations in process function 'Block_entry_proc_proc2816'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][5]'  should be updated in process function 'Block_entry_proc_proc2816', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][6]' has read and write operations in process function 'Block_entry_proc_proc2817'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][6]'  should be updated in process function 'Block_entry_proc_proc2817', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][7]' has read and write operations in process function 'Block_entry_proc_proc2818'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][7]'  should be updated in process function 'Block_entry_proc_proc2818', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][8]' has read and write operations in process function 'Block_entry_proc_proc2819'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][8]'  should be updated in process function 'Block_entry_proc_proc2819', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][9]' has read and write operations in process function 'Block_entry_proc_proc2820'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][9]'  should be updated in process function 'Block_entry_proc_proc2820', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][10]' has read and write operations in process function 'Block_entry_proc_proc2821'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][10]'  should be updated in process function 'Block_entry_proc_proc2821', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'C[11][11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'C[11][11]' has read and write operations in process function 'Block_entry_proc_proc2822'.
WARNING: [XFORM 203-713] All the elements of global array 'C[11][11]'  should be updated in process function 'Block_entry_proc_proc2822', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array', detected/extracted 146 process function(s): 
	 'systolic_array_Loop_data_load_proc37'
	 'PE38'
	 'PE39'
	 'PE40'
	 'PE41'
	 'PE42'
	 'PE43'
	 'PE44'
	 'PE45'
	 'PE46'
	 'PE47'
	 'PE48'
	 'PE49'
	 'PE50'
	 'PE51'
	 'PE52'
	 'PE53'
	 'PE54'
	 'PE55'
	 'PE56'
	 'PE57'
	 'PE58'
	 'PE59'
	 'PE60'
	 'PE61'
	 'PE62'
	 'PE63'
	 'PE64'
	 'PE65'
	 'PE66'
	 'PE67'
	 'PE68'
	 'PE69'
	 'PE70'
	 'PE71'
	 'PE72'
	 'PE73'
	 'PE74'
	 'PE75'
	 'PE76'
	 'PE77'
	 'PE78'
	 'PE79'
	 'PE80'
	 'PE81'
	 'PE82'
	 'PE83'
	 'PE84'
	 'PE85'
	 'PE86'
	 'PE87'
	 'PE88'
	 'PE89'
	 'PE90'
	 'PE91'
	 'PE92'
	 'PE93'
	 'PE94'
	 'PE95'
	 'PE96'
	 'PE97'
	 'PE98'
	 'PE99'
	 'PE100'
	 'PE101'
	 'PE102'
	 'PE103'
	 'PE104'
	 'PE105'
	 'PE106'
	 'PE107'
	 'PE108'
	 'PE109'
	 'PE110'
	 'PE111'
	 'PE112'
	 'PE113'
	 'PE114'
	 'PE115'
	 'PE116'
	 'PE117'
	 'PE118'
	 'PE119'
	 'PE120'
	 'PE121'
	 'PE122'
	 'PE123'
	 'PE124'
	 'PE125'
	 'PE126'
	 'PE127'
	 'PE128'
	 'PE129'
	 'PE130'
	 'PE131'
	 'PE132'
	 'PE133'
	 'PE134'
	 'PE135'
	 'PE136'
	 'PE137'
	 'PE138'
	 'PE139'
	 'PE140'
	 'PE141'
	 'PE142'
	 'PE143'
	 'PE144'
	 'PE145'
	 'PE146'
	 'PE147'
	 'PE148'
	 'PE149'
	 'PE150'
	 'PE151'
	 'PE152'
	 'PE153'
	 'PE154'
	 'PE155'
	 'PE156'
	 'PE157'
	 'PE158'
	 'PE159'
	 'PE160'
	 'PE161'
	 'PE162'
	 'PE163'
	 'PE164'
	 'PE165'
	 'PE166'
	 'PE167'
	 'PE168'
	 'PE169'
	 'PE170'
	 'PE171'
	 'PE172'
	 'PE173'
	 'PE174'
	 'PE175'
	 'PE176'
	 'PE177'
	 'PE178'
	 'PE179'
	 'PE180'
	 'PE'
	 'systolic_array_Loop_data_drain_proc181'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop', detected/extracted 292 process function(s): 
	 'dataflow_in_loop.entry2823'
	 'Block_entry_proc_proc'
	 'Block_entry_proc_proc2536'
	 'Block_entry_proc_proc2537'
	 'Block_entry_proc_proc2538'
	 'Block_entry_proc_proc2539'
	 'Block_entry_proc_proc2540'
	 'Block_entry_proc_proc2541'
	 'Block_entry_proc_proc2542'
	 'Block_entry_proc_proc2543'
	 'Block_entry_proc_proc2544'
	 'Block_entry_proc_proc2545'
	 'Block_entry_proc_proc2546'
	 'Block_entry_proc_proc2547'
	 'Block_entry_proc_proc2548'
	 'Block_entry_proc_proc2549'
	 'Block_entry_proc_proc2550'
	 'Block_entry_proc_proc2551'
	 'Block_entry_proc_proc2552'
	 'Block_entry_proc_proc2553'
	 'Block_entry_proc_proc2554'
	 'Block_entry_proc_proc2555'
	 'Block_entry_proc_proc2556'
	 'Block_entry_proc_proc2557'
	 'Block_entry_proc_proc2558'
	 'Block_entry_proc_proc2559'
	 'Block_entry_proc_proc2560'
	 'Block_entry_proc_proc2561'
	 'Block_entry_proc_proc2562'
	 'Block_entry_proc_proc2563'
	 'Block_entry_proc_proc2564'
	 'Block_entry_proc_proc2565'
	 'Block_entry_proc_proc2566'
	 'Block_entry_proc_proc2567'
	 'Block_entry_proc_proc2568'
	 'Block_entry_proc_proc2569'
	 'Block_entry_proc_proc2570'
	 'Block_entry_proc_proc2571'
	 'Block_entry_proc_proc2572'
	 'Block_entry_proc_proc2573'
	 'Block_entry_proc_proc2574'
	 'Block_entry_proc_proc2575'
	 'Block_entry_proc_proc2576'
	 'Block_entry_proc_proc2577'
	 'Block_entry_proc_proc2578'
	 'Block_entry_proc_proc2579'
	 'Block_entry_proc_proc2580'
	 'Block_entry_proc_proc2581'
	 'Block_entry_proc_proc2582'
	 'Block_entry_proc_proc2583'
	 'Block_entry_proc_proc2584'
	 'Block_entry_proc_proc2585'
	 'Block_entry_proc_proc2586'
	 'Block_entry_proc_proc2587'
	 'Block_entry_proc_proc2588'
	 'Block_entry_proc_proc2589'
	 'Block_entry_proc_proc2590'
	 'Block_entry_proc_proc2591'
	 'Block_entry_proc_proc2592'
	 'Block_entry_proc_proc2593'
	 'Block_entry_proc_proc2594'
	 'Block_entry_proc_proc2595'
	 'Block_entry_proc_proc2596'
	 'Block_entry_proc_proc2597'
	 'Block_entry_proc_proc2598'
	 'Block_entry_proc_proc2599'
	 'Block_entry_proc_proc2600'
	 'Block_entry_proc_proc2601'
	 'Block_entry_proc_proc2602'
	 'Block_entry_proc_proc2603'
	 'Block_entry_proc_proc2604'
	 'Block_entry_proc_proc2605'
	 'Block_entry_proc_proc2606'
	 'Block_entry_proc_proc2607'
	 'Block_entry_proc_proc2608'
	 'Block_entry_proc_proc2609'
	 'Block_entry_proc_proc2610'
	 'Block_entry_proc_proc2611'
	 'Block_entry_proc_proc2612'
	 'Block_entry_proc_proc2613'
	 'Block_entry_proc_proc2614'
	 'Block_entry_proc_proc2615'
	 'Block_entry_proc_proc2616'
	 'Block_entry_proc_proc2617'
	 'Block_entry_proc_proc2618'
	 'Block_entry_proc_proc2619'
	 'Block_entry_proc_proc2620'
	 'Block_entry_proc_proc2621'
	 'Block_entry_proc_proc2622'
	 'Block_entry_proc_proc2623'
	 'Block_entry_proc_proc2624'
	 'Block_entry_proc_proc2625'
	 'Block_entry_proc_proc2626'
	 'Block_entry_proc_proc2627'
	 'Block_entry_proc_proc2628'
	 'Block_entry_proc_proc2629'
	 'Block_entry_proc_proc2630'
	 'Block_entry_proc_proc2631'
	 'Block_entry_proc_proc2632'
	 'Block_entry_proc_proc2633'
	 'Block_entry_proc_proc2634'
	 'Block_entry_proc_proc2635'
	 'Block_entry_proc_proc2636'
	 'Block_entry_proc_proc2637'
	 'Block_entry_proc_proc2638'
	 'Block_entry_proc_proc2639'
	 'Block_entry_proc_proc2640'
	 'Block_entry_proc_proc2641'
	 'Block_entry_proc_proc2642'
	 'Block_entry_proc_proc2643'
	 'Block_entry_proc_proc2644'
	 'Block_entry_proc_proc2645'
	 'Block_entry_proc_proc2646'
	 'Block_entry_proc_proc2647'
	 'Block_entry_proc_proc2648'
	 'Block_entry_proc_proc2649'
	 'Block_entry_proc_proc2650'
	 'Block_entry_proc_proc2651'
	 'Block_entry_proc_proc2652'
	 'Block_entry_proc_proc2653'
	 'Block_entry_proc_proc2654'
	 'Block_entry_proc_proc2655'
	 'Block_entry_proc_proc2656'
	 'Block_entry_proc_proc2657'
	 'Block_entry_proc_proc2658'
	 'Block_entry_proc_proc2659'
	 'Block_entry_proc_proc2660'
	 'Block_entry_proc_proc2661'
	 'Block_entry_proc_proc2662'
	 'Block_entry_proc_proc2663'
	 'Block_entry_proc_proc2664'
	 'Block_entry_proc_proc2665'
	 'Block_entry_proc_proc2666'
	 'Block_entry_proc_proc2667'
	 'Block_entry_proc_proc2668'
	 'Block_entry_proc_proc2669'
	 'Block_entry_proc_proc2670'
	 'Block_entry_proc_proc2671'
	 'Block_entry_proc_proc2672'
	 'Block_entry_proc_proc2673'
	 'Block_entry_proc_proc2674'
	 'Block_entry_proc_proc2675'
	 'Block_entry_proc_proc2676'
	 'Block_entry_proc_proc2677'
	 'Block_entry_proc_proc2678'
	 'init_block_A_proc'
	 'init_block_B_proc'
	 'systolic_array'
	 'Block_entry_proc_proc2679'
	 'Block_entry_proc_proc2680'
	 'Block_entry_proc_proc2681'
	 'Block_entry_proc_proc2682'
	 'Block_entry_proc_proc2683'
	 'Block_entry_proc_proc2684'
	 'Block_entry_proc_proc2685'
	 'Block_entry_proc_proc2686'
	 'Block_entry_proc_proc2687'
	 'Block_entry_proc_proc2688'
	 'Block_entry_proc_proc2689'
	 'Block_entry_proc_proc2690'
	 'Block_entry_proc_proc2691'
	 'Block_entry_proc_proc2692'
	 'Block_entry_proc_proc2693'
	 'Block_entry_proc_proc2694'
	 'Block_entry_proc_proc2695'
	 'Block_entry_proc_proc2696'
	 'Block_entry_proc_proc2697'
	 'Block_entry_proc_proc2698'
	 'Block_entry_proc_proc2699'
	 'Block_entry_proc_proc2700'
	 'Block_entry_proc_proc2701'
	 'Block_entry_proc_proc2702'
	 'Block_entry_proc_proc2703'
	 'Block_entry_proc_proc2704'
	 'Block_entry_proc_proc2705'
	 'Block_entry_proc_proc2706'
	 'Block_entry_proc_proc2707'
	 'Block_entry_proc_proc2708'
	 'Block_entry_proc_proc2709'
	 'Block_entry_proc_proc2710'
	 'Block_entry_proc_proc2711'
	 'Block_entry_proc_proc2712'
	 'Block_entry_proc_proc2713'
	 'Block_entry_proc_proc2714'
	 'Block_entry_proc_proc2715'
	 'Block_entry_proc_proc2716'
	 'Block_entry_proc_proc2717'
	 'Block_entry_proc_proc2718'
	 'Block_entry_proc_proc2719'
	 'Block_entry_proc_proc2720'
	 'Block_entry_proc_proc2721'
	 'Block_entry_proc_proc2722'
	 'Block_entry_proc_proc2723'
	 'Block_entry_proc_proc2724'
	 'Block_entry_proc_proc2725'
	 'Block_entry_proc_proc2726'
	 'Block_entry_proc_proc2727'
	 'Block_entry_proc_proc2728'
	 'Block_entry_proc_proc2729'
	 'Block_entry_proc_proc2730'
	 'Block_entry_proc_proc2731'
	 'Block_entry_proc_proc2732'
	 'Block_entry_proc_proc2733'
	 'Block_entry_proc_proc2734'
	 'Block_entry_proc_proc2735'
	 'Block_entry_proc_proc2736'
	 'Block_entry_proc_proc2737'
	 'Block_entry_proc_proc2738'
	 'Block_entry_proc_proc2739'
	 'Block_entry_proc_proc2740'
	 'Block_entry_proc_proc2741'
	 'Block_entry_proc_proc2742'
	 'Block_entry_proc_proc2743'
	 'Block_entry_proc_proc2744'
	 'Block_entry_proc_proc2745'
	 'Block_entry_proc_proc2746'
	 'Block_entry_proc_proc2747'
	 'Block_entry_proc_proc2748'
	 'Block_entry_proc_proc2749'
	 'Block_entry_proc_proc2750'
	 'Block_entry_proc_proc2751'
	 'Block_entry_proc_proc2752'
	 'Block_entry_proc_proc2753'
	 'Block_entry_proc_proc2754'
	 'Block_entry_proc_proc2755'
	 'Block_entry_proc_proc2756'
	 'Block_entry_proc_proc2757'
	 'Block_entry_proc_proc2758'
	 'Block_entry_proc_proc2759'
	 'Block_entry_proc_proc2760'
	 'Block_entry_proc_proc2761'
	 'Block_entry_proc_proc2762'
	 'Block_entry_proc_proc2763'
	 'Block_entry_proc_proc2764'
	 'Block_entry_proc_proc2765'
	 'Block_entry_proc_proc2766'
	 'Block_entry_proc_proc2767'
	 'Block_entry_proc_proc2768'
	 'Block_entry_proc_proc2769'
	 'Block_entry_proc_proc2770'
	 'Block_entry_proc_proc2771'
	 'Block_entry_proc_proc2772'
	 'Block_entry_proc_proc2773'
	 'Block_entry_proc_proc2774'
	 'Block_entry_proc_proc2775'
	 'Block_entry_proc_proc2776'
	 'Block_entry_proc_proc2777'
	 'Block_entry_proc_proc2778'
	 'Block_entry_proc_proc2779'
	 'Block_entry_proc_proc2780'
	 'Block_entry_proc_proc2781'
	 'Block_entry_proc_proc2782'
	 'Block_entry_proc_proc2783'
	 'Block_entry_proc_proc2784'
	 'Block_entry_proc_proc2785'
	 'Block_entry_proc_proc2786'
	 'Block_entry_proc_proc2787'
	 'Block_entry_proc_proc2788'
	 'Block_entry_proc_proc2789'
	 'Block_entry_proc_proc2790'
	 'Block_entry_proc_proc2791'
	 'Block_entry_proc_proc2792'
	 'Block_entry_proc_proc2793'
	 'Block_entry_proc_proc2794'
	 'Block_entry_proc_proc2795'
	 'Block_entry_proc_proc2796'
	 'Block_entry_proc_proc2797'
	 'Block_entry_proc_proc2798'
	 'Block_entry_proc_proc2799'
	 'Block_entry_proc_proc2800'
	 'Block_entry_proc_proc2801'
	 'Block_entry_proc_proc2802'
	 'Block_entry_proc_proc2803'
	 'Block_entry_proc_proc2804'
	 'Block_entry_proc_proc2805'
	 'Block_entry_proc_proc2806'
	 'Block_entry_proc_proc2807'
	 'Block_entry_proc_proc2808'
	 'Block_entry_proc_proc2809'
	 'Block_entry_proc_proc2810'
	 'Block_entry_proc_proc2811'
	 'Block_entry_proc_proc2812'
	 'Block_entry_proc_proc2813'
	 'Block_entry_proc_proc2814'
	 'Block_entry_proc_proc2815'
	 'Block_entry_proc_proc2816'
	 'Block_entry_proc_proc2817'
	 'Block_entry_proc_proc2818'
	 'Block_entry_proc_proc2819'
	 'Block_entry_proc_proc2820'
	 'Block_entry_proc_proc2821'
	 'Block_entry_proc_proc2822'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:31 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 191951 ; free virtual = 322236
WARNING: [XFORM 203-631] Renaming function 'systolic_array_Loop_data_load_proc37' to 'systolic_array_Loop_' (systolic_array.cpp:29:40)
WARNING: [XFORM 203-631] Renaming function 'systolic_array_Loop_data_drain_proc181' to 'systolic_array_Loop_.1' (systolic_array.cpp:47:41)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry2823' to 'dataflow_in_loop.ent' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2822' to 'Block_entry_proc_pro' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2821' to 'Block_entry_proc_pro.1' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2820' to 'Block_entry_proc_pro.2' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2819' to 'Block_entry_proc_pro.3' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2818' to 'Block_entry_proc_pro.4' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2817' to 'Block_entry_proc_pro.5' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2816' to 'Block_entry_proc_pro.6' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2815' to 'Block_entry_proc_pro.7' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2814' to 'Block_entry_proc_pro.8' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2813' to 'Block_entry_proc_pro.9' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2812' to 'Block_entry_proc_pro.10' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2811' to 'Block_entry_proc_pro.11' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2810' to 'Block_entry_proc_pro.12' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2809' to 'Block_entry_proc_pro.13' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2808' to 'Block_entry_proc_pro.14' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2807' to 'Block_entry_proc_pro.15' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2806' to 'Block_entry_proc_pro.16' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2805' to 'Block_entry_proc_pro.17' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2804' to 'Block_entry_proc_pro.18' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2803' to 'Block_entry_proc_pro.19' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2802' to 'Block_entry_proc_pro.20' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2801' to 'Block_entry_proc_pro.21' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2800' to 'Block_entry_proc_pro.22' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2799' to 'Block_entry_proc_pro.23' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2798' to 'Block_entry_proc_pro.24' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2797' to 'Block_entry_proc_pro.25' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2796' to 'Block_entry_proc_pro.26' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2795' to 'Block_entry_proc_pro.27' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2794' to 'Block_entry_proc_pro.28' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2793' to 'Block_entry_proc_pro.29' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2792' to 'Block_entry_proc_pro.30' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2791' to 'Block_entry_proc_pro.31' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2790' to 'Block_entry_proc_pro.32' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2789' to 'Block_entry_proc_pro.33' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2788' to 'Block_entry_proc_pro.34' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2787' to 'Block_entry_proc_pro.35' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2786' to 'Block_entry_proc_pro.36' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2785' to 'Block_entry_proc_pro.37' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2784' to 'Block_entry_proc_pro.38' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2783' to 'Block_entry_proc_pro.39' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2782' to 'Block_entry_proc_pro.40' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2781' to 'Block_entry_proc_pro.41' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2780' to 'Block_entry_proc_pro.42' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2779' to 'Block_entry_proc_pro.43' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2778' to 'Block_entry_proc_pro.44' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2777' to 'Block_entry_proc_pro.45' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2776' to 'Block_entry_proc_pro.46' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2775' to 'Block_entry_proc_pro.47' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2774' to 'Block_entry_proc_pro.48' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2773' to 'Block_entry_proc_pro.49' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2772' to 'Block_entry_proc_pro.50' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2771' to 'Block_entry_proc_pro.51' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2770' to 'Block_entry_proc_pro.52' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2769' to 'Block_entry_proc_pro.53' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2768' to 'Block_entry_proc_pro.54' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2767' to 'Block_entry_proc_pro.55' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2766' to 'Block_entry_proc_pro.56' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2765' to 'Block_entry_proc_pro.57' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2764' to 'Block_entry_proc_pro.58' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2763' to 'Block_entry_proc_pro.59' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2762' to 'Block_entry_proc_pro.60' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2761' to 'Block_entry_proc_pro.61' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2760' to 'Block_entry_proc_pro.62' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2759' to 'Block_entry_proc_pro.63' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2758' to 'Block_entry_proc_pro.64' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2757' to 'Block_entry_proc_pro.65' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2756' to 'Block_entry_proc_pro.66' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2755' to 'Block_entry_proc_pro.67' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2754' to 'Block_entry_proc_pro.68' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2753' to 'Block_entry_proc_pro.69' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2752' to 'Block_entry_proc_pro.70' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2751' to 'Block_entry_proc_pro.71' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2750' to 'Block_entry_proc_pro.72' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2749' to 'Block_entry_proc_pro.73' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2748' to 'Block_entry_proc_pro.74' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2747' to 'Block_entry_proc_pro.75' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2746' to 'Block_entry_proc_pro.76' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2745' to 'Block_entry_proc_pro.77' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2744' to 'Block_entry_proc_pro.78' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2743' to 'Block_entry_proc_pro.79' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2742' to 'Block_entry_proc_pro.80' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2741' to 'Block_entry_proc_pro.81' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2740' to 'Block_entry_proc_pro.82' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2739' to 'Block_entry_proc_pro.83' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2738' to 'Block_entry_proc_pro.84' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2737' to 'Block_entry_proc_pro.85' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2736' to 'Block_entry_proc_pro.86' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2735' to 'Block_entry_proc_pro.87' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2734' to 'Block_entry_proc_pro.88' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2733' to 'Block_entry_proc_pro.89' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2732' to 'Block_entry_proc_pro.90' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2731' to 'Block_entry_proc_pro.91' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2730' to 'Block_entry_proc_pro.92' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2729' to 'Block_entry_proc_pro.93' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2728' to 'Block_entry_proc_pro.94' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2727' to 'Block_entry_proc_pro.95' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2726' to 'Block_entry_proc_pro.96' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2725' to 'Block_entry_proc_pro.97' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2724' to 'Block_entry_proc_pro.98' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2723' to 'Block_entry_proc_pro.99' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2722' to 'Block_entry_proc_pro.100' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2721' to 'Block_entry_proc_pro.101' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2720' to 'Block_entry_proc_pro.102' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2719' to 'Block_entry_proc_pro.103' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2718' to 'Block_entry_proc_pro.104' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2717' to 'Block_entry_proc_pro.105' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2716' to 'Block_entry_proc_pro.106' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2715' to 'Block_entry_proc_pro.107' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2714' to 'Block_entry_proc_pro.108' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2713' to 'Block_entry_proc_pro.109' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2712' to 'Block_entry_proc_pro.110' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2711' to 'Block_entry_proc_pro.111' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2710' to 'Block_entry_proc_pro.112' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2709' to 'Block_entry_proc_pro.113' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2708' to 'Block_entry_proc_pro.114' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2707' to 'Block_entry_proc_pro.115' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2706' to 'Block_entry_proc_pro.116' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2705' to 'Block_entry_proc_pro.117' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2704' to 'Block_entry_proc_pro.118' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2703' to 'Block_entry_proc_pro.119' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2702' to 'Block_entry_proc_pro.120' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2701' to 'Block_entry_proc_pro.121' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2700' to 'Block_entry_proc_pro.122' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2699' to 'Block_entry_proc_pro.123' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2698' to 'Block_entry_proc_pro.124' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2697' to 'Block_entry_proc_pro.125' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2696' to 'Block_entry_proc_pro.126' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2695' to 'Block_entry_proc_pro.127' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2694' to 'Block_entry_proc_pro.128' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2693' to 'Block_entry_proc_pro.129' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2692' to 'Block_entry_proc_pro.130' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2691' to 'Block_entry_proc_pro.131' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2690' to 'Block_entry_proc_pro.132' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2689' to 'Block_entry_proc_pro.133' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2688' to 'Block_entry_proc_pro.134' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2687' to 'Block_entry_proc_pro.135' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2686' to 'Block_entry_proc_pro.136' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2685' to 'Block_entry_proc_pro.137' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2684' to 'Block_entry_proc_pro.138' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2683' to 'Block_entry_proc_pro.139' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2682' to 'Block_entry_proc_pro.140' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2681' to 'Block_entry_proc_pro.141' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2680' to 'Block_entry_proc_pro.142' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2679' to 'Block_entry_proc_pro.143' (gemm_systolic_array.cpp:20:1)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2678' to 'Block_entry_proc_pro.144' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2677' to 'Block_entry_proc_pro.145' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2676' to 'Block_entry_proc_pro.146' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2675' to 'Block_entry_proc_pro.147' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2674' to 'Block_entry_proc_pro.148' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2673' to 'Block_entry_proc_pro.149' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2672' to 'Block_entry_proc_pro.150' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2671' to 'Block_entry_proc_pro.151' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2670' to 'Block_entry_proc_pro.152' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2669' to 'Block_entry_proc_pro.153' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2668' to 'Block_entry_proc_pro.154' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2667' to 'Block_entry_proc_pro.155' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2666' to 'Block_entry_proc_pro.156' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2665' to 'Block_entry_proc_pro.157' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2664' to 'Block_entry_proc_pro.158' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2663' to 'Block_entry_proc_pro.159' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2662' to 'Block_entry_proc_pro.160' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2661' to 'Block_entry_proc_pro.161' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2660' to 'Block_entry_proc_pro.162' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2659' to 'Block_entry_proc_pro.163' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2658' to 'Block_entry_proc_pro.164' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2657' to 'Block_entry_proc_pro.165' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2656' to 'Block_entry_proc_pro.166' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2655' to 'Block_entry_proc_pro.167' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2654' to 'Block_entry_proc_pro.168' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2653' to 'Block_entry_proc_pro.169' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2652' to 'Block_entry_proc_pro.170' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2651' to 'Block_entry_proc_pro.171' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2650' to 'Block_entry_proc_pro.172' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2649' to 'Block_entry_proc_pro.173' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2648' to 'Block_entry_proc_pro.174' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2647' to 'Block_entry_proc_pro.175' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2646' to 'Block_entry_proc_pro.176' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2645' to 'Block_entry_proc_pro.177' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2644' to 'Block_entry_proc_pro.178' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2643' to 'Block_entry_proc_pro.179' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2642' to 'Block_entry_proc_pro.180' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2641' to 'Block_entry_proc_pro.181' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2640' to 'Block_entry_proc_pro.182' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2639' to 'Block_entry_proc_pro.183' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2638' to 'Block_entry_proc_pro.184' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2637' to 'Block_entry_proc_pro.185' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2636' to 'Block_entry_proc_pro.186' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2635' to 'Block_entry_proc_pro.187' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2634' to 'Block_entry_proc_pro.188' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2633' to 'Block_entry_proc_pro.189' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2632' to 'Block_entry_proc_pro.190' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2631' to 'Block_entry_proc_pro.191' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2630' to 'Block_entry_proc_pro.192' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2629' to 'Block_entry_proc_pro.193' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2628' to 'Block_entry_proc_pro.194' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2627' to 'Block_entry_proc_pro.195' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2626' to 'Block_entry_proc_pro.196' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2625' to 'Block_entry_proc_pro.197' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2624' to 'Block_entry_proc_pro.198' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2623' to 'Block_entry_proc_pro.199' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2622' to 'Block_entry_proc_pro.200' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2621' to 'Block_entry_proc_pro.201' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2620' to 'Block_entry_proc_pro.202' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2619' to 'Block_entry_proc_pro.203' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2618' to 'Block_entry_proc_pro.204' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2617' to 'Block_entry_proc_pro.205' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2616' to 'Block_entry_proc_pro.206' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2615' to 'Block_entry_proc_pro.207' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2614' to 'Block_entry_proc_pro.208' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2613' to 'Block_entry_proc_pro.209' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2612' to 'Block_entry_proc_pro.210' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2611' to 'Block_entry_proc_pro.211' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2610' to 'Block_entry_proc_pro.212' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2609' to 'Block_entry_proc_pro.213' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2608' to 'Block_entry_proc_pro.214' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2607' to 'Block_entry_proc_pro.215' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2606' to 'Block_entry_proc_pro.216' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2605' to 'Block_entry_proc_pro.217' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2604' to 'Block_entry_proc_pro.218' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2603' to 'Block_entry_proc_pro.219' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2602' to 'Block_entry_proc_pro.220' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2601' to 'Block_entry_proc_pro.221' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2600' to 'Block_entry_proc_pro.222' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2599' to 'Block_entry_proc_pro.223' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2598' to 'Block_entry_proc_pro.224' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2597' to 'Block_entry_proc_pro.225' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2596' to 'Block_entry_proc_pro.226' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2595' to 'Block_entry_proc_pro.227' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2594' to 'Block_entry_proc_pro.228' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2593' to 'Block_entry_proc_pro.229' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2592' to 'Block_entry_proc_pro.230' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2591' to 'Block_entry_proc_pro.231' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2590' to 'Block_entry_proc_pro.232' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2589' to 'Block_entry_proc_pro.233' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2588' to 'Block_entry_proc_pro.234' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2587' to 'Block_entry_proc_pro.235' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2586' to 'Block_entry_proc_pro.236' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2585' to 'Block_entry_proc_pro.237' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2584' to 'Block_entry_proc_pro.238' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2583' to 'Block_entry_proc_pro.239' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2582' to 'Block_entry_proc_pro.240' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2581' to 'Block_entry_proc_pro.241' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2580' to 'Block_entry_proc_pro.242' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2579' to 'Block_entry_proc_pro.243' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2578' to 'Block_entry_proc_pro.244' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2577' to 'Block_entry_proc_pro.245' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2576' to 'Block_entry_proc_pro.246' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2575' to 'Block_entry_proc_pro.247' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2574' to 'Block_entry_proc_pro.248' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2573' to 'Block_entry_proc_pro.249' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2572' to 'Block_entry_proc_pro.250' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2571' to 'Block_entry_proc_pro.251' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2570' to 'Block_entry_proc_pro.252' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2569' to 'Block_entry_proc_pro.253' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2568' to 'Block_entry_proc_pro.254' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2567' to 'Block_entry_proc_pro.255' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2566' to 'Block_entry_proc_pro.256' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2565' to 'Block_entry_proc_pro.257' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2564' to 'Block_entry_proc_pro.258' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2563' to 'Block_entry_proc_pro.259' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2562' to 'Block_entry_proc_pro.260' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2561' to 'Block_entry_proc_pro.261' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2560' to 'Block_entry_proc_pro.262' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2559' to 'Block_entry_proc_pro.263' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2558' to 'Block_entry_proc_pro.264' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2557' to 'Block_entry_proc_pro.265' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2556' to 'Block_entry_proc_pro.266' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2555' to 'Block_entry_proc_pro.267' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2554' to 'Block_entry_proc_pro.268' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2553' to 'Block_entry_proc_pro.269' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2552' to 'Block_entry_proc_pro.270' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2551' to 'Block_entry_proc_pro.271' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2550' to 'Block_entry_proc_pro.272' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2549' to 'Block_entry_proc_pro.273' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2548' to 'Block_entry_proc_pro.274' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2547' to 'Block_entry_proc_pro.275' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2546' to 'Block_entry_proc_pro.276' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2545' to 'Block_entry_proc_pro.277' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2544' to 'Block_entry_proc_pro.278' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2543' to 'Block_entry_proc_pro.279' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2542' to 'Block_entry_proc_pro.280' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2541' to 'Block_entry_proc_pro.281' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2540' to 'Block_entry_proc_pro.282' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2539' to 'Block_entry_proc_pro.283' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2538' to 'Block_entry_proc_pro.284' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2537' to 'Block_entry_proc_pro.285' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc2536' to 'Block_entry_proc_pro.286' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc' to 'Block_entry_proc_pro.287' (gemm_systolic_array.cpp:54:2)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.entry6' to 'dataflow_in_loop.ent.1' 
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop.ent' to 'dataflow_in_loop.ent.1.1' (gemm_systolic_array.cpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:33 ; elapsed = 00:02:48 . Memory (MB): peak = 5793.715 ; gain = 5263.219 ; free physical = 188112 ; free virtual = 318398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gemm_systolic_array' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent.1' to 'dataflow_in_loop_ent_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop.ent.1.1' to 'dataflow_in_loop_ent_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.287' to 'Block_entry_proc_pro_287'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.286' to 'Block_entry_proc_pro_286'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.285' to 'Block_entry_proc_pro_285'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.284' to 'Block_entry_proc_pro_284'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.283' to 'Block_entry_proc_pro_283'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.282' to 'Block_entry_proc_pro_282'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.281' to 'Block_entry_proc_pro_281'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.280' to 'Block_entry_proc_pro_280'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.279' to 'Block_entry_proc_pro_279'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.278' to 'Block_entry_proc_pro_278'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.277' to 'Block_entry_proc_pro_277'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.276' to 'Block_entry_proc_pro_276'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.275' to 'Block_entry_proc_pro_275'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.274' to 'Block_entry_proc_pro_274'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.273' to 'Block_entry_proc_pro_273'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.272' to 'Block_entry_proc_pro_272'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.271' to 'Block_entry_proc_pro_271'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.270' to 'Block_entry_proc_pro_270'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.269' to 'Block_entry_proc_pro_269'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.268' to 'Block_entry_proc_pro_268'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.267' to 'Block_entry_proc_pro_267'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.266' to 'Block_entry_proc_pro_266'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.265' to 'Block_entry_proc_pro_265'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.264' to 'Block_entry_proc_pro_264'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.263' to 'Block_entry_proc_pro_263'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.262' to 'Block_entry_proc_pro_262'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.261' to 'Block_entry_proc_pro_261'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.260' to 'Block_entry_proc_pro_260'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.259' to 'Block_entry_proc_pro_259'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.258' to 'Block_entry_proc_pro_258'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.257' to 'Block_entry_proc_pro_257'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.256' to 'Block_entry_proc_pro_256'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.255' to 'Block_entry_proc_pro_255'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.254' to 'Block_entry_proc_pro_254'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.253' to 'Block_entry_proc_pro_253'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.252' to 'Block_entry_proc_pro_252'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.251' to 'Block_entry_proc_pro_251'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.250' to 'Block_entry_proc_pro_250'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.249' to 'Block_entry_proc_pro_249'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.248' to 'Block_entry_proc_pro_248'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.247' to 'Block_entry_proc_pro_247'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.246' to 'Block_entry_proc_pro_246'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.245' to 'Block_entry_proc_pro_245'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.244' to 'Block_entry_proc_pro_244'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.243' to 'Block_entry_proc_pro_243'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.242' to 'Block_entry_proc_pro_242'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.241' to 'Block_entry_proc_pro_241'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.240' to 'Block_entry_proc_pro_240'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.239' to 'Block_entry_proc_pro_239'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.238' to 'Block_entry_proc_pro_238'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.237' to 'Block_entry_proc_pro_237'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.236' to 'Block_entry_proc_pro_236'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.235' to 'Block_entry_proc_pro_235'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.234' to 'Block_entry_proc_pro_234'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.233' to 'Block_entry_proc_pro_233'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.232' to 'Block_entry_proc_pro_232'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.231' to 'Block_entry_proc_pro_231'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.230' to 'Block_entry_proc_pro_230'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.229' to 'Block_entry_proc_pro_229'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.228' to 'Block_entry_proc_pro_228'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.227' to 'Block_entry_proc_pro_227'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.226' to 'Block_entry_proc_pro_226'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.225' to 'Block_entry_proc_pro_225'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.224' to 'Block_entry_proc_pro_224'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.223' to 'Block_entry_proc_pro_223'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.222' to 'Block_entry_proc_pro_222'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.221' to 'Block_entry_proc_pro_221'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.220' to 'Block_entry_proc_pro_220'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.219' to 'Block_entry_proc_pro_219'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.218' to 'Block_entry_proc_pro_218'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.217' to 'Block_entry_proc_pro_217'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.216' to 'Block_entry_proc_pro_216'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.215' to 'Block_entry_proc_pro_215'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.214' to 'Block_entry_proc_pro_214'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.213' to 'Block_entry_proc_pro_213'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.212' to 'Block_entry_proc_pro_212'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.211' to 'Block_entry_proc_pro_211'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.210' to 'Block_entry_proc_pro_210'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.209' to 'Block_entry_proc_pro_209'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.208' to 'Block_entry_proc_pro_208'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.207' to 'Block_entry_proc_pro_207'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.206' to 'Block_entry_proc_pro_206'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.205' to 'Block_entry_proc_pro_205'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.204' to 'Block_entry_proc_pro_204'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.203' to 'Block_entry_proc_pro_203'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.202' to 'Block_entry_proc_pro_202'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.201' to 'Block_entry_proc_pro_201'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.200' to 'Block_entry_proc_pro_200'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.199' to 'Block_entry_proc_pro_199'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.198' to 'Block_entry_proc_pro_198'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.197' to 'Block_entry_proc_pro_197'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.196' to 'Block_entry_proc_pro_196'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.195' to 'Block_entry_proc_pro_195'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.194' to 'Block_entry_proc_pro_194'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.193' to 'Block_entry_proc_pro_193'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.192' to 'Block_entry_proc_pro_192'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.191' to 'Block_entry_proc_pro_191'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.190' to 'Block_entry_proc_pro_190'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.189' to 'Block_entry_proc_pro_189'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.188' to 'Block_entry_proc_pro_188'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.187' to 'Block_entry_proc_pro_187'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.186' to 'Block_entry_proc_pro_186'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.185' to 'Block_entry_proc_pro_185'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.184' to 'Block_entry_proc_pro_184'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.183' to 'Block_entry_proc_pro_183'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.182' to 'Block_entry_proc_pro_182'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.181' to 'Block_entry_proc_pro_181'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.180' to 'Block_entry_proc_pro_180'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.179' to 'Block_entry_proc_pro_179'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.178' to 'Block_entry_proc_pro_178'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.177' to 'Block_entry_proc_pro_177'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.176' to 'Block_entry_proc_pro_176'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.175' to 'Block_entry_proc_pro_175'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.174' to 'Block_entry_proc_pro_174'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.173' to 'Block_entry_proc_pro_173'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.172' to 'Block_entry_proc_pro_172'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.171' to 'Block_entry_proc_pro_171'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.170' to 'Block_entry_proc_pro_170'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.169' to 'Block_entry_proc_pro_169'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.168' to 'Block_entry_proc_pro_168'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.167' to 'Block_entry_proc_pro_167'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.166' to 'Block_entry_proc_pro_166'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.165' to 'Block_entry_proc_pro_165'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.164' to 'Block_entry_proc_pro_164'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.163' to 'Block_entry_proc_pro_163'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.162' to 'Block_entry_proc_pro_162'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.161' to 'Block_entry_proc_pro_161'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.160' to 'Block_entry_proc_pro_160'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.159' to 'Block_entry_proc_pro_159'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.158' to 'Block_entry_proc_pro_158'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.157' to 'Block_entry_proc_pro_157'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.156' to 'Block_entry_proc_pro_156'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.155' to 'Block_entry_proc_pro_155'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.154' to 'Block_entry_proc_pro_154'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.153' to 'Block_entry_proc_pro_153'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.152' to 'Block_entry_proc_pro_152'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.151' to 'Block_entry_proc_pro_151'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.150' to 'Block_entry_proc_pro_150'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.149' to 'Block_entry_proc_pro_149'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.148' to 'Block_entry_proc_pro_148'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.147' to 'Block_entry_proc_pro_147'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.146' to 'Block_entry_proc_pro_146'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.145' to 'Block_entry_proc_pro_145'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.144' to 'Block_entry_proc_pro_144'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_Loop_' to 'systolic_array_Loop_s'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_Loop_.1' to 'systolic_array_Loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.143' to 'Block_entry_proc_pro_143'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.142' to 'Block_entry_proc_pro_142'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.141' to 'Block_entry_proc_pro_141'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.140' to 'Block_entry_proc_pro_140'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.139' to 'Block_entry_proc_pro_139'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.138' to 'Block_entry_proc_pro_138'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.137' to 'Block_entry_proc_pro_137'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.136' to 'Block_entry_proc_pro_136'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.135' to 'Block_entry_proc_pro_135'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.134' to 'Block_entry_proc_pro_134'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.133' to 'Block_entry_proc_pro_133'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.132' to 'Block_entry_proc_pro_132'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.131' to 'Block_entry_proc_pro_131'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.130' to 'Block_entry_proc_pro_130'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.129' to 'Block_entry_proc_pro_129'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.128' to 'Block_entry_proc_pro_128'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.127' to 'Block_entry_proc_pro_127'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.126' to 'Block_entry_proc_pro_126'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.125' to 'Block_entry_proc_pro_125'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.124' to 'Block_entry_proc_pro_124'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.123' to 'Block_entry_proc_pro_123'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.122' to 'Block_entry_proc_pro_122'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.121' to 'Block_entry_proc_pro_121'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.120' to 'Block_entry_proc_pro_120'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.119' to 'Block_entry_proc_pro_119'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.118' to 'Block_entry_proc_pro_118'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.117' to 'Block_entry_proc_pro_117'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.116' to 'Block_entry_proc_pro_116'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.115' to 'Block_entry_proc_pro_115'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.114' to 'Block_entry_proc_pro_114'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.113' to 'Block_entry_proc_pro_113'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.112' to 'Block_entry_proc_pro_112'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.111' to 'Block_entry_proc_pro_111'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.110' to 'Block_entry_proc_pro_110'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.109' to 'Block_entry_proc_pro_109'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.108' to 'Block_entry_proc_pro_108'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.107' to 'Block_entry_proc_pro_107'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.106' to 'Block_entry_proc_pro_106'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.105' to 'Block_entry_proc_pro_105'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.104' to 'Block_entry_proc_pro_104'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.103' to 'Block_entry_proc_pro_103'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.102' to 'Block_entry_proc_pro_102'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.101' to 'Block_entry_proc_pro_101'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.100' to 'Block_entry_proc_pro_100'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.99' to 'Block_entry_proc_pro_99'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.98' to 'Block_entry_proc_pro_98'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.97' to 'Block_entry_proc_pro_97'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.96' to 'Block_entry_proc_pro_96'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.95' to 'Block_entry_proc_pro_95'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.94' to 'Block_entry_proc_pro_94'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.93' to 'Block_entry_proc_pro_93'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.92' to 'Block_entry_proc_pro_92'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.91' to 'Block_entry_proc_pro_91'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.90' to 'Block_entry_proc_pro_90'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.89' to 'Block_entry_proc_pro_89'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.88' to 'Block_entry_proc_pro_88'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.87' to 'Block_entry_proc_pro_87'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.86' to 'Block_entry_proc_pro_86'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.85' to 'Block_entry_proc_pro_85'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.84' to 'Block_entry_proc_pro_84'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.83' to 'Block_entry_proc_pro_83'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.82' to 'Block_entry_proc_pro_82'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.81' to 'Block_entry_proc_pro_81'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.80' to 'Block_entry_proc_pro_80'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.79' to 'Block_entry_proc_pro_79'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.78' to 'Block_entry_proc_pro_78'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.77' to 'Block_entry_proc_pro_77'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.76' to 'Block_entry_proc_pro_76'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.75' to 'Block_entry_proc_pro_75'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.74' to 'Block_entry_proc_pro_74'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.73' to 'Block_entry_proc_pro_73'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.72' to 'Block_entry_proc_pro_72'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.71' to 'Block_entry_proc_pro_71'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.70' to 'Block_entry_proc_pro_70'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.69' to 'Block_entry_proc_pro_69'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.68' to 'Block_entry_proc_pro_68'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.67' to 'Block_entry_proc_pro_67'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.66' to 'Block_entry_proc_pro_66'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.65' to 'Block_entry_proc_pro_65'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.64' to 'Block_entry_proc_pro_64'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.63' to 'Block_entry_proc_pro_63'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.62' to 'Block_entry_proc_pro_62'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.61' to 'Block_entry_proc_pro_61'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.60' to 'Block_entry_proc_pro_60'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.59' to 'Block_entry_proc_pro_59'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.58' to 'Block_entry_proc_pro_58'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.57' to 'Block_entry_proc_pro_57'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.56' to 'Block_entry_proc_pro_56'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.55' to 'Block_entry_proc_pro_55'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.54' to 'Block_entry_proc_pro_54'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.53' to 'Block_entry_proc_pro_53'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.52' to 'Block_entry_proc_pro_52'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.51' to 'Block_entry_proc_pro_51'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.50' to 'Block_entry_proc_pro_50'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.49' to 'Block_entry_proc_pro_49'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.48' to 'Block_entry_proc_pro_48'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.47' to 'Block_entry_proc_pro_47'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.46' to 'Block_entry_proc_pro_46'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.45' to 'Block_entry_proc_pro_45'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.44' to 'Block_entry_proc_pro_44'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.43' to 'Block_entry_proc_pro_43'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.42' to 'Block_entry_proc_pro_42'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.41' to 'Block_entry_proc_pro_41'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.40' to 'Block_entry_proc_pro_40'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.39' to 'Block_entry_proc_pro_39'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.38' to 'Block_entry_proc_pro_38'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.37' to 'Block_entry_proc_pro_37'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.36' to 'Block_entry_proc_pro_36'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.35' to 'Block_entry_proc_pro_35'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.34' to 'Block_entry_proc_pro_34'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.33' to 'Block_entry_proc_pro_33'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.32' to 'Block_entry_proc_pro_32'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.31' to 'Block_entry_proc_pro_31'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.30' to 'Block_entry_proc_pro_30'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.29' to 'Block_entry_proc_pro_29'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.28' to 'Block_entry_proc_pro_28'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.27' to 'Block_entry_proc_pro_27'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.26' to 'Block_entry_proc_pro_26'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.25' to 'Block_entry_proc_pro_25'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.24' to 'Block_entry_proc_pro_24'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.23' to 'Block_entry_proc_pro_23'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.22' to 'Block_entry_proc_pro_22'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.21' to 'Block_entry_proc_pro_21'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.20' to 'Block_entry_proc_pro_20'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.19' to 'Block_entry_proc_pro_19'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.18' to 'Block_entry_proc_pro_18'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.17' to 'Block_entry_proc_pro_17'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.16' to 'Block_entry_proc_pro_16'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.15' to 'Block_entry_proc_pro_15'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.14' to 'Block_entry_proc_pro_14'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.13' to 'Block_entry_proc_pro_13'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.12' to 'Block_entry_proc_pro_12'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.11' to 'Block_entry_proc_pro_11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.10' to 'Block_entry_proc_pro_10'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.9' to 'Block_entry_proc_pro_9'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.8' to 'Block_entry_proc_pro_8'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.7' to 'Block_entry_proc_pro_7'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.6' to 'Block_entry_proc_pro_6'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.5' to 'Block_entry_proc_pro_5'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.4' to 'Block_entry_proc_pro_4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.3' to 'Block_entry_proc_pro_3'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.2' to 'Block_entry_proc_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.1' to 'Block_entry_proc_pro_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.52 seconds; current allocated memory: 325.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 325.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_ent_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 326.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 329.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 329.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 329.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 329.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 329.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 330.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 330.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 330.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 330.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 331.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 331.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 331.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 331.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 331.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 331.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 332.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 332.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 332.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 332.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 332.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 332.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 332.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 332.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 332.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 333.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 333.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 333.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 333.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 333.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 333.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 334.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 334.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 334.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 334.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 334.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 334.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 334.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 335.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 335.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 335.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 335.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 335.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 335.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 335.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 335.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 335.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 336.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 336.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 336.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 336.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 336.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 336.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 336.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 336.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_A_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 336.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 337.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_B_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 337.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 337.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 338.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 338.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE38' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE38' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE38' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE38' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE38' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 339.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 339.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE39' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE39' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 339.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 339.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE40' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE40' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 339.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 339.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE41' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE41' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 339.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 340.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE42' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE42' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 340.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 340.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE43' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE43' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 340.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 340.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE44' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE44' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 340.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 341.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE45' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE45' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 341.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 341.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE46' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE46' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 341.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 341.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE47' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE47' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 341.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 342.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE48' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE48' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 342.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 342.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE49' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE49' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 342.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 342.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE50' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE50' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 342.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 343.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE51' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE51' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 343.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 343.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE52' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE52' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 343.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 343.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE53' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE53' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 343.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 344.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE54' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE54' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 344.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 344.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE55' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE55' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 344.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 344.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE56' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE56' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 344.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 345.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE57' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE57' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 345.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 345.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE58' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE58' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 345.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 345.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE59' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE59' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 345.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 345.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE60' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE60' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 346.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 346.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE61' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE61' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 346.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 346.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE62' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE62' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 346.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 346.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE63' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE63' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 347.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 347.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE64' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE64' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 347.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 347.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE65' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE65' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 347.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 347.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE66' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE66' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 348.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 348.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE67' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE67' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 348.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 348.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE68' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE68' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 348.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 348.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE69' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE69' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 349.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 349.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE70' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE70' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 349.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 349.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE71' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE71' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 349.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 349.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE72' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE72' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 350.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 350.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE73' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE73' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 350.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 350.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE74' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE74' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 350.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 350.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE75' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE75' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 350.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 351.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE76' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE76' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 351.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 351.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE77' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE77' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 351.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 351.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE78' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE78' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 351.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 352.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE79' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE79' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 352.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 352.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE80' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE80' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 352.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 352.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE81' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE81' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 352.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 353.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE82' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE82' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 353.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 353.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE83' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE83' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 353.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 353.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE84' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE84' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 353.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 354.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE85' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE85' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 354.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 354.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE86' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE86' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 354.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 354.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE87' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE87' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 354.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 355.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE88' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE88' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 355.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 355.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE89' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE89' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 355.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 355.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE90' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE90' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 355.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 356.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE91' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE91' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 356.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 356.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE92' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE92' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 356.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 356.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE93' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE93' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 356.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 356.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE94' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE94' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 357.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 357.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE95' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE95' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 357.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 357.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE96' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE96' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE96' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE96' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE96' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 357.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 357.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE97' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE97' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE97' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE97' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE97' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 358.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 358.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE98' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE98' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE98' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE98' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE98' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 358.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 358.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE99' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE99' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE99' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE99' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE99' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 358.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 358.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE100' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE100' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE100' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE100' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE100' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 359.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 359.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE101' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE101' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE101' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE101' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE101' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 359.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 359.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE102' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE102' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE102' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE102' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE102' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 359.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 359.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE103' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE103' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE103' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE103' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE103' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 360.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 360.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE104' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE104' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE104' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE104' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE104' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 360.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 360.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE105' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE105' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE105' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE105' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE105' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 360.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 360.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE106' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE106' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE106' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE106' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE106' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 361.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 361.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE107' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE107' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE107' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE107' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE107' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 361.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 361.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE108' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE108' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE108' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE108' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE108' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 361.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 361.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE109' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE109' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE109' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE109' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE109' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 362.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 362.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE110' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE110' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE110' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE110' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE110' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 362.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 362.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE111' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE111' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE111' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE111' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE111' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 362.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 362.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE112' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE112' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE112' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE112' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE112' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 362.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 363.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE113' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE113' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE113' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE113' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE113' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 363.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 363.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE114' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE114' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE114' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE114' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE114' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 363.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 363.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE115' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE115' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE115' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE115' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE115' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 363.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 364.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE116' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE116' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE116' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE116' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE116' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 364.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 364.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE117' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE117' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE117' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE117' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE117' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 364.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 364.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE118' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE118' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE118' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE118' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE118' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 364.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 365.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE119' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE119' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE119' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE119' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE119' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 365.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 365.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE120' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE120' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE120' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE120' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE120' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 365.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 365.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE121' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE121' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE121' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE121' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE121' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 365.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 366.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE122' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE122' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE122' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE122' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE122' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 366.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 366.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE123' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE123' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE123' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE123' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE123' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 366.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 366.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE124' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE124' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE124' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE124' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE124' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 366.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 367.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE125' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE125' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE125' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE125' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE125' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 367.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 367.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE126' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE126' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE126' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE126' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE126' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 367.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 367.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE127' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE127' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE127' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE127' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE127' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 367.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 368.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE128' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE128' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE128' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE128' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE128' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 368.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 368.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE129' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE129' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE129' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE129' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE129' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 368.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 368.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE130' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE130' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE130' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE130' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE130' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 368.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 369.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE131' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE131' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE131' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE131' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE131' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 369.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 369.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE132' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE132' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE132' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE132' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE132' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 369.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 369.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE133' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE133' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE133' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE133' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE133' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 369.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 369.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE134' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE134' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE134' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE134' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE134' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 370.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 370.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE135' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE135' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE135' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE135' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE135' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 370.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 370.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE136' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE136' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE136' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE136' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE136' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 370.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 370.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE137' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE137' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE137' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE137' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE137' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 371.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 371.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE138' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE138' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE138' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE138' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE138' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 371.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 371.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE139' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE139' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE139' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE139' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE139' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 371.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 371.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE140' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE140' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE140' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE140' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE140' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 372.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 372.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE141' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE141' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE141' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE141' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE141' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 372.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 372.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE142' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE142' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE142' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE142' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE142' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 372.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 372.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE143' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE143' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE143' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE143' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE143' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 372.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 373.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE144' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE144' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE144' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE144' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE144' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 373.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 373.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE145' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE145' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE145' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE145' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE145' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 373.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 373.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE146' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE146' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE146' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE146' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE146' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 373.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 374.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE147' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE147' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE147' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE147' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE147' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 374.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 374.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE148' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE148' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE148' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE148' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE148' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 374.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 374.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE149' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE149' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE149' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE149' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE149' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 374.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 375.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE150' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE150' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE150' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE150' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE150' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 375.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 375.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE151' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE151' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE151' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE151' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE151' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 375.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 375.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE152' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE152' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE152' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE152' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE152' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 375.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 376.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE153' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE153' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE153' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE153' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE153' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 376.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 376.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE154' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE154' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE154' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE154' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE154' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 376.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 376.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE155' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE155' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE155' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE155' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE155' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 376.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 377.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE156' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE156' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE156' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE156' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE156' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 377.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 377.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE157' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE157' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE157' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE157' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE157' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 377.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 377.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE158' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE158' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE158' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE158' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE158' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 377.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 378.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE159' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE159' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE159' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE159' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE159' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 378.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 378.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE160' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE160' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE160' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE160' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE160' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 378.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 378.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE161' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE161' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE161' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE161' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE161' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 378.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 379.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE162' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE162' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE162' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE162' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE162' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 379.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 379.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE163' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE163' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE163' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE163' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE163' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 379.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 379.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE164' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE164' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE164' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE164' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE164' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 379.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 380.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE165' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE165' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE165' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE165' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE165' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 380.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 380.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE166' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE166' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE166' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE166' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE166' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 380.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 380.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE167' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE167' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE167' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE167' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE167' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 380.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 380.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE168' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE168' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE168' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE168' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE168' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 381.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 381.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE169' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE169' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE169' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE169' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE169' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 381.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 381.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE170' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE170' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE170' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE170' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE170' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 381.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 381.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE171' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE171' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE171' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE171' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE171' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 382.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 382.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE172' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE172' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE172' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE172' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE172' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 382.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 382.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE173' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE173' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE173' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE173' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE173' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 382.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 382.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE174' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE174' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE174' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE174' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE174' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 383.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 383.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE175' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE175' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE175' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE175' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE175' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 383.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 383.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE176' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE176' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE176' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE176' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE176' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 383.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 383.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE177' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE177' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE177' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE177' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE177' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 384.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 384.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE178' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE178' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE178' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE178' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE178' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 384.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 384.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE179' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE179' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE179' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE179' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE179' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 384.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 384.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE180' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE180' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE180' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE180' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE180' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 384.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 385.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
WARNING: [SCHED 204-68] The II Violation in module 'PE' (Loop: PE_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'C_out' (systolic_array.cpp:12) and wire read on port 'C_out' (systolic_array.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'PE' consists of the following:
	fifo read on port 'A_in_V' (systolic_array.cpp:10) [21]  (3.63 ns)
	'fmul' operation ('tmp_s', systolic_array.cpp:12) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 385.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 385.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 385.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 386.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 388.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.36 seconds; current allocated memory: 399.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 400.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 400.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 400.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 400.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 400.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 400.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 400.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 400.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 400.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 400.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 400.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 400.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 400.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 400.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 401.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 401.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 401.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 401.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 401.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 401.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 401.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 401.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 401.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 401.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 401.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 401.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 401.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 401.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 401.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 401.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 402.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 402.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 402.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 402.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 402.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 402.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 402.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 402.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 402.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 402.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 402.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 402.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 402.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 402.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 402.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 403.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 403.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 403.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 403.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 403.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 403.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 403.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 403.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 403.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 403.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 403.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 403.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 403.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 403.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 403.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 403.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 404.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 404.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 404.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 404.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 404.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 404.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 404.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 404.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 404.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 404.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 404.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 404.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 404.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 404.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 404.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 404.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 405.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 405.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 405.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 405.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 405.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 405.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 405.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 405.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 405.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 405.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 405.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 405.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 405.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 405.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 405.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 405.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 406.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 406.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 406.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 406.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 406.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 406.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 406.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 406.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 406.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 406.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 406.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 406.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 406.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 406.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 406.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 406.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 407.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 407.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 407.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 407.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 407.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 407.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 407.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 407.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 407.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 407.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 407.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 407.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 407.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 407.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 407.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 407.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 408.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 408.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 408.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 408.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 408.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 408.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 408.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 408.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 408.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 408.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 408.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 408.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 408.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 408.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 408.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 408.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 409.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 409.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 409.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 409.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 409.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 409.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 409.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 409.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 409.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 409.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 409.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 409.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 409.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 409.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 409.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 409.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 410.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 410.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 410.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 410.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 410.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 410.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 410.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 410.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 410.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 410.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 410.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 410.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 410.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 410.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 410.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 410.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 411.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 411.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 411.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 411.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 411.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 411.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 411.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 411.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 411.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 411.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 411.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 411.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 411.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 411.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 411.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 412.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 412.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 412.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 412.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 412.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 412.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 412.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 412.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 412.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 412.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 412.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 412.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 412.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 412.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 412.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 412.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 413.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 413.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 413.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 413.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 413.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 413.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 413.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 413.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 413.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 413.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 413.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 413.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 413.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 413.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 413.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 413.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 414.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 414.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 414.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 414.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 414.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 414.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 414.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 414.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 414.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 414.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 414.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 414.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 414.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 414.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 414.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 414.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 415.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 415.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 415.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 415.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 415.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 415.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 415.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 415.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 415.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 415.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 415.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 415.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 415.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 415.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 415.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 416.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 416.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 416.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 416.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 416.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 416.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 416.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 416.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 416.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 416.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 416.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 416.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 416.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 416.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 416.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 416.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 416.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 417.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 417.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 417.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 417.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 417.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 417.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 417.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 417.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 417.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 417.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 417.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 417.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 417.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 417.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 417.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 417.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 418.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 418.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 418.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 418.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 420.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 68.79 seconds; current allocated memory: 460.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 461.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 462.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent_1'.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 464.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_ent_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_ent_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 466.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_287'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 470.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_286'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 470.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_285'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 471.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_284'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 472.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_283'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 472.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_282'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 472.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_281'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 473.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_280'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 473.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_279'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 474.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_278'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 474.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_277'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 475.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_276'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 475.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_275'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 476.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_274'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 476.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_273'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 477.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_272'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 477.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_271'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 478.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_270'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 478.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_269'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 479.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_268'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 479.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_267'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 480.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_266'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 480.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_265'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 481.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_264'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 481.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_263'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 482.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_262'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 482.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_261'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 483.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_260'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 483.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_259'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 484.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_258'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 484.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_257'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 485.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_256'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 485.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_255'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 486.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_254'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 486.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_253'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 487.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_252'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 487.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_251'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 488.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_250'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 488.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_249'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 489.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_248'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 489.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_247'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 490.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_246'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 490.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_245'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 490.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_244'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 491.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_243'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 491.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_242'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 492.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_241'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 492.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_240'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 493.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_239'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 493.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_238'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 494.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_237'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 494.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_236'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 495.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_235'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 495.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_234'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 496.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_233'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 496.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_232'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 497.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_231'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 497.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_230'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 498.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_229'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 498.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_228'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 499.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_227'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 499.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_226'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 500.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_225'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 500.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_224'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 501.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_223'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 501.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_222'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 502.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_221'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 502.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_220'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 503.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_219'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 503.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_218'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 504.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_217'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 504.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_216'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 505.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_215'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 505.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_214'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 506.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_213'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 506.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_212'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 507.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_211'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 507.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_210'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 507.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_209'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 508.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_208'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 508.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_207'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 509.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_206'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 509.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_205'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 510.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_204'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 510.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_203'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 511.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_202'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 511.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_201'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 512.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_200'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 512.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_199'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 513.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_198'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 513.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_197'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 514.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_196'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 514.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_195'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 515.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_194'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 515.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_193'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 516.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_192'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 516.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_191'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 517.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_190'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 517.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_189'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 518.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_188'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 518.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_187'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 519.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_186'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 519.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_185'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 520.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_184'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 520.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_183'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 521.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_182'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 521.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_181'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 522.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_180'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 522.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_179'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 523.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_178'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 523.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_177'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 524.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_176'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 524.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_175'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 525.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_174'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 525.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_173'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 525.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_172'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 526.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_171'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 526.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_170'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 527.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_169'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 527.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_168'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 528.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_167'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 528.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_166'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 529.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_165'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 529.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_164'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 530.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_163'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 530.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_162'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 531.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_161'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 531.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_160'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 532.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_159'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 532.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_158'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 533.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_157'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 533.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_156'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 534.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_155'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 534.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_154'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 535.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_153'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 535.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_152'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 536.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_151'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 536.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_150'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 537.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_149'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 537.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_148'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 538.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_147'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 538.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_146'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 539.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_145'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 539.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_144'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 540.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_A_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_A_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 540.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_B_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_B_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 542.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_s'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 544.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1' to 'gemm_systolic_arrbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1' to 'gemm_systolic_arrcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE38'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 546.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE39'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 547.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE40'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 548.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE41'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 549.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE42'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 550.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE43'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 552.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE44'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 553.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE45'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 554.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE46'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 555.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE47'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 556.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE48'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 557.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE49'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 558.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE50'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 559.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE51'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 561.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE52'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 562.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE53'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 563.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE54'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 564.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE55'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 565.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE56'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 566.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE57'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 567.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE58'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 569.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE59'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 570.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE60'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 571.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE61'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 572.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE62'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 573.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE63'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 574.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE64'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 575.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE65'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 576.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE66'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 578.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE67'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 579.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE68'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 580.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE69'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 581.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE70'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 582.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE71'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 583.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE72'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 584.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE73'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 585.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE74'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 587.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE75'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 588.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE76'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 589.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE77'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 590.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE78'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 591.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE79'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 592.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE80'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 593.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE81'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 594.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE82'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 596.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE83'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 597.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE84'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 598.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE85'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 599.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE86'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 600.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE87'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 601.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE88'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 602.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE89'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 603.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE90'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 605.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE91'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 606.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE92'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 607.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE93'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 608.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE94'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 609.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE95'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 610.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE96'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 611.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE97'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 612.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE98'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 614.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE99'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 615.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE100'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 616.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE101'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 617.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE102'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 618.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE103'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 619.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE104'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 620.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE105'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 621.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE106'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 623.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE107'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 624.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE108'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 625.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE109'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 626.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE110'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 627.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE111'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 628.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE112'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 629.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE113'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 630.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE114'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 632.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE115'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 633.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE116'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 634.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE117'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 635.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE118'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 636.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE119'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 637.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE120'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 638.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE121'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 640.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE122'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 641.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE123'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 642.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE124'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 643.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE125'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 644.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE126'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 645.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE127'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 646.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE128'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 647.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE129'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 649.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE130'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 650.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE131'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 651.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE132'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 652.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE133'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 653.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE134'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 654.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE135'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 655.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE136'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 656.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE137'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 658.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE138'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 659.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 660.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 661.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE141'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 662.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 663.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE143'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 664.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE144'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 665.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE145'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 667.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE146'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 668.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE147'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 669.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE148'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 670.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE149'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 671.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE150'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 672.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE151'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 673.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE152'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 674.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE153'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 676.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE154'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 677.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE155'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 678.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE156'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 679.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE157'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 680.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE158'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 681.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE159'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 682.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE160'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 683.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE161'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 685.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE162'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 686.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE163'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 687.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE164'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 688.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE165'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 689.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE166'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 690.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE167'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 691.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE168'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 692.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE169'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 694.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE170'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 695.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE171'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 696.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE172'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 697.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE173'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 698.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE174'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 699.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE175'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 700.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE176'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 701.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE177'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 703.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE178'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 704.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE179'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 705.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE180'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 706.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 707.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 708.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_systolic_array_Loop_1_U0' to 'start_for_systolidEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111]  Elapsed time: 5.49 seconds; current allocated memory: 729.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_143'.
INFO: [HLS 200-111]  Elapsed time: 6.1 seconds; current allocated memory: 747.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_142'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 748.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_141'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 748.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_140'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 749.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_139'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 750.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_138'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 750.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_137'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 751.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_136'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 752.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_135'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 753.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_134'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 753.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_133'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 754.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_132'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 755.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_131'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 755.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_130'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 756.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_129'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 757.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_128'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 757.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_127'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 758.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_126'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 759.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_125'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 760.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_124'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 760.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_123'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 761.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_122'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 762.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_121'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 763.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_120'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 763.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_119'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 764.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_118'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 765.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_117'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 765.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_116'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 766.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_115'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 767.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_114'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 768.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_113'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 768.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_112'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 769.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_111'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 770.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_110'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 770.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_109'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 771.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_108'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 772.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_107'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 773.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_106'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 773.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_105'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 774.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_104'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 775.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_103'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 775.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_102'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 776.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_101'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 777.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_100'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 777.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_99'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 778.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_98'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 779.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_97'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 780.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_96'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 780.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_95'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 781.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_94'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 782.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_93'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 783.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_92'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 783.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_91'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 784.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_90'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 785.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_89'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 785.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_88'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 786.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_87'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 787.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_86'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 788.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_85'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 788.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_84'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 789.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_83'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 790.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_82'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 790.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_81'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 791.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_80'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 792.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_79'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 793.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_78'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 793.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_77'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 794.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_76'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 795.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_75'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 795.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_74'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 796.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_73'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 797.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_72'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 797.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_71'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 798.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_70'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 799.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_69'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 800.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_68'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 800.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_67'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 801.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_66'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 802.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_65'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 802.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_64'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 803.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_63'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 804.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_62'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 805.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_61'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 805.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_60'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 806.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_59'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 807.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_58'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 808.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_57'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 808.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_56'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 809.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_55'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 810.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_54'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 810.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_53'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 811.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_52'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 812.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_51'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 812.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_50'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 813.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_49'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 814.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_48'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 815.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_47'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 815.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_46'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 816.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_45'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 817.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_44'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 817.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_43'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 818.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_42'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 819.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_41'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 820.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_40'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 820.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_39'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 821.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_38'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 822.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_37'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 822.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_36'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 823.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_35'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 824.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_34'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 825.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_33'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 825.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_32'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 826.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_31'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 827.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_30'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 827.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_29'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 828.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_28'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 829.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_27'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 830.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_26'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 830.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_25'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 831.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_24'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 832.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_23'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 832.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_22'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 833.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_21'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 834.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_20'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 835.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_19'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 835.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_18'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 836.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_17'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 837.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 837.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_15'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 838.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_14'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 839.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_13'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 840.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_12'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 840.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_11'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 841.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_10'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 842.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_9'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 842.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_8'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 843.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_7'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 844.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_6'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 845.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_5'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 845.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_4'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 846.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_3'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 847.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_2'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 847.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 848.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gemm_systolic_arrbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 849.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dataflow_in_loop_ent_1_1_U0' to 'start_for_datafloeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 10.38 seconds; current allocated memory: 884.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm_systolic_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array'.
INFO: [HLS 200-111]  Elapsed time: 21.95 seconds; current allocated memory: 918.998 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.11 MHz
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolidEe_U(start_for_systolidEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c145_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c1_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c2_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c3_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c4_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c5_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c6_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c7_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c8_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c9_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c10_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c11_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c12_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c13_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c14_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c15_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c16_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c17_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c18_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c19_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c20_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c21_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c22_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c23_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c24_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c25_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c26_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c27_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c28_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c29_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c30_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c31_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c32_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c33_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c34_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c35_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c36_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c37_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c38_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c39_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c40_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c41_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c42_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c43_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c44_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c45_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c46_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c47_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c48_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c49_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c50_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c51_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c52_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c53_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c54_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c55_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c56_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c57_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c58_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c59_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c60_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c61_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c62_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c63_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c64_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c65_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c66_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c67_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c68_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c69_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c70_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c71_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c72_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c73_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c74_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c75_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c76_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c77_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c78_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c79_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c80_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c81_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c82_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c83_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c84_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c85_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c86_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c87_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c88_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c89_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c90_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c91_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c92_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c93_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c94_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c95_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c96_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c97_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c98_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c99_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c100_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c101_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c102_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c103_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c104_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c105_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c106_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c107_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c108_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c109_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c110_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c111_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c112_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c113_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c114_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c115_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c116_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c117_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c118_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c119_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c120_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c121_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c122_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c123_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c124_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c125_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c126_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c127_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c128_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c129_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c130_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c131_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c132_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c133_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c134_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c135_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c136_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c137_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c138_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c139_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c140_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c141_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c142_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c143_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_0_i_0_c144_U(fifo_w6_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_0_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_1_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_2_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_3_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_4_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_5_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_6_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_7_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_8_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_9_11_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_0_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_1_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_2_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_3_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_4_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_6_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_7_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_8_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_9_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_10_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_10_11_U(fifo_w32_d2_A_x)' using Shift Registers.
