\hypertarget{stm32f0xx__hal__pwr_8h}{}\section{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+pwr.h File Reference}
\label{stm32f0xx__hal__pwr_8h}\index{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+pwr.\+h@{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+pwr.\+h}}


Header file of P\+WR H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~(0x00000000\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR}(R\+E\+G\+U\+L\+A\+T\+OR)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI}~((uint8\+\_\+t)0x01\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE}~((uint8\+\_\+t)0x02\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+T\+RY}(E\+N\+T\+RY)~(((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI) $\vert$$\vert$ ((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE))
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI}~((uint8\+\_\+t)0x01\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE}~((uint8\+\_\+t)0x02\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+S\+T\+O\+P\+\_\+\+E\+N\+T\+RY}(E\+N\+T\+RY)~(((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI) $\vert$$\vert$ ((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE))
\item 
\#define \hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((P\+WR-\/$>$C\+SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check P\+WR flag is set or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___p_w_r___exported___macro_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(P\+WR-\/$>$CR $\vert$=  (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) $<$$<$ 2\+U)
\begin{DoxyCompactList}\small\item\em Clear the P\+WR\textquotesingle{}s pending flags. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___p_w_r___exported___functions___group1_ga7edb99b94a46448c34f0301b0a077ff5}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the P\+WR peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_ga3d07cef39bf294db4aed7e06e5dbf9af}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Bk\+Up\+Access} (void)
\begin{DoxyCompactList}\small\item\em Enables access to the backup domain (R\+TC registers, R\+TC backup data registers when present). \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_ga1513de5f2e4b72e094fb04bab786fec8}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Bk\+Up\+Access} (void)
\begin{DoxyCompactList}\small\item\em Disables access to the backup domain (R\+TC registers, R\+TC backup data registers when present). \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_gaa76f42833a89110293f687b034164916}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\begin{DoxyCompactList}\small\item\em Enables the Wake\+Up P\+I\+Nx functionality. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_gab12ca816929e23e36f5ed8f4ccdb1472}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\begin{DoxyCompactList}\small\item\em Disables the Wake\+Up P\+I\+Nx functionality. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_gacfca5f1062274423e08317c0a5a225fa}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+T\+O\+P\+Mode} (uint32\+\_\+t Regulator, uint8\+\_\+t S\+T\+O\+P\+Entry)
\begin{DoxyCompactList}\small\item\em Enters S\+T\+OP mode. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_ga5c84f4e046525c22d233c8a3443fab5f}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+L\+E\+E\+P\+Mode} (uint32\+\_\+t Regulator, uint8\+\_\+t S\+L\+E\+E\+P\+Entry)
\begin{DoxyCompactList}\small\item\em Enters Sleep mode. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_ga40736f74c169077fcd08f34470559aa2}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+T\+A\+N\+D\+B\+Y\+Mode} (void)
\begin{DoxyCompactList}\small\item\em Enters S\+T\+A\+N\+D\+BY mode. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_ga85d0154c96068b286072a64fca4c7e6a}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Sleep\+On\+Exit} (void)
\begin{DoxyCompactList}\small\item\em Indicates Sleep-\/\+On-\/\+Exit when returning from Handler mode to Thread mode. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_ga1da299e8186a3e08a694865bd41c3bb0}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Sleep\+On\+Exit} (void)
\begin{DoxyCompactList}\small\item\em Disables Sleep-\/\+On-\/\+Exit feature when returning from Handler mode to Thread mode. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_ga6f33b1c8c8cc85129c68ac302a281033}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+S\+E\+V\+On\+Pend} (void)
\begin{DoxyCompactList}\small\item\em Enables C\+O\+R\+T\+EX M4 S\+E\+V\+O\+N\+P\+E\+ND bit. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions___group2_ga7811014def9b864dd490a63ada4bab68}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+S\+E\+V\+On\+Pend} (void)
\begin{DoxyCompactList}\small\item\em Disables C\+O\+R\+T\+EX M4 S\+E\+V\+O\+N\+P\+E\+ND bit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of P\+WR H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
04-\/\+November-\/2016 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 