[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitsInGenBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 126
LIB: work
FILE: ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv
n<> u<125> t<Top_level_rule> c<1> l<1:1> el<32:1>
  n<> u<1> t<Null_rule> p<125> s<124> l<1:1>
  n<> u<124> t<Source_text> p<125> c<9> l<1:1> el<31:10>
    n<> u<9> t<Description> p<124> c<8> s<12> l<1:1> el<3:10>
      n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<3:10>
        n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<7> t<ENDMODULE> p<8> l<3:1> el<3:10>
    n<> u<12> t<Description> p<124> c<11> s<123> l<3:10> el<3:11>
      n<> u<11> t<Package_item> p<12> c<10> l<3:10> el<3:11>
        n<> u<10> t<Package_or_generate_item_declaration> p<11> l<3:10> el<3:11>
    n<> u<123> t<Description> p<124> c<122> l<5:1> el<31:10>
      n<> u<122> t<Module_declaration> p<123> c<41> l<5:1> el<31:10>
        n<> u<41> t<Module_ansi_header> p<122> c<13> s<120> l<5:1> el<10:3>
          n<module> u<13> t<Module_keyword> p<41> s<14> l<5:1> el<5:7>
          n<ibex_top> u<14> t<STRING_CONST> p<41> s<15> l<5:8> el<5:16>
          n<> u<15> t<Package_import_declaration_list> p<41> s<40> l<5:18> el<5:18>
          n<> u<40> t<Port_declaration_list> p<41> c<23> l<5:18> el<10:2>
            n<> u<23> t<Ansi_port_declaration> p<40> c<21> s<31> l<7:3> el<7:51>
              n<> u<21> t<Net_port_header> p<23> c<16> s<22> l<7:3> el<7:15>
                n<> u<16> t<PortDir_Out> p<21> s<20> l<7:3> el<7:9>
                n<> u<20> t<Net_port_type> p<21> c<19> l<7:10> el<7:15>
                  n<> u<19> t<Data_type_or_implicit> p<20> c<18> l<7:10> el<7:15>
                    n<> u<18> t<Data_type> p<19> c<17> l<7:10> el<7:15>
                      n<> u<17> t<IntVec_TypeLogic> p<18> l<7:10> el<7:15>
              n<instr_req_o> u<22> t<STRING_CONST> p<23> l<7:40> el<7:51>
            n<> u<31> t<Ansi_port_declaration> p<40> c<29> s<39> l<8:3> el<8:51>
              n<> u<29> t<Net_port_header> p<31> c<24> s<30> l<8:3> el<8:15>
                n<> u<24> t<PortDir_Inp> p<29> s<28> l<8:3> el<8:8>
                n<> u<28> t<Net_port_type> p<29> c<27> l<8:10> el<8:15>
                  n<> u<27> t<Data_type_or_implicit> p<28> c<26> l<8:10> el<8:15>
                    n<> u<26> t<Data_type> p<27> c<25> l<8:10> el<8:15>
                      n<> u<25> t<IntVec_TypeLogic> p<26> l<8:10> el<8:15>
              n<instr_gnt_i> u<30> t<STRING_CONST> p<31> l<8:40> el<8:51>
            n<> u<39> t<Ansi_port_declaration> p<40> c<37> l<9:3> el<9:16>
              n<> u<37> t<Net_port_header> p<39> c<32> s<38> l<9:3> el<9:14>
                n<> u<32> t<PortDir_Out> p<37> s<36> l<9:3> el<9:9>
                n<> u<36> t<Net_port_type> p<37> c<35> l<9:10> el<9:14>
                  n<> u<35> t<Data_type_or_implicit> p<36> c<34> l<9:10> el<9:14>
                    n<> u<34> t<Data_type> p<35> c<33> l<9:10> el<9:14>
                      n<> u<33> t<IntegerAtomType_Byte> p<34> l<9:10> el<9:14>
              n<b> u<38> t<STRING_CONST> p<39> l<9:15> el<9:16>
        n<> u<120> t<Non_port_module_item> p<122> c<119> s<121> l<14:1> el<29:12>
          n<> u<119> t<Generate_region> p<120> c<117> l<14:1> el<29:12>
            n<> u<117> t<Generate_item> p<119> c<116> s<118> l<15:3> el<28:4>
              n<> u<116> t<Module_or_generate_item> p<117> c<115> l<15:3> el<28:4>
                n<> u<115> t<Module_common_item> p<116> c<114> l<15:3> el<28:4>
                  n<> u<114> t<Conditional_generate_construct> p<115> c<113> l<15:3> el<28:4>
                    n<> u<113> t<If_generate_construct> p<114> c<112> l<15:3> el<28:4>
                      n<> u<112> t<IF> p<113> s<45> l<15:3> el<15:5>
                      n<> u<45> t<Constant_expression> p<113> c<44> s<111> l<15:7> el<15:8>
                        n<> u<44> t<Constant_primary> p<45> c<43> l<15:7> el<15:8>
                          n<> u<43> t<Primary_literal> p<44> c<42> l<15:7> el<15:8>
                            n<1> u<42> t<INT_CONST> p<43> l<15:7> el<15:8>
                      n<> u<111> t<Generate_item> p<113> c<110> l<15:10> el<28:4>
                        n<> u<110> t<Generate_begin_end_block> p<111> c<80> l<15:10> el<28:4>
                          n<> u<80> t<Generate_item> p<110> c<79> s<108> l<17:5> el<22:8>
                            n<> u<79> t<Module_or_generate_item> p<80> c<78> l<17:5> el<22:8>
                              n<> u<78> t<Module_common_item> p<79> c<77> l<17:5> el<22:8>
                                n<> u<77> t<Module_or_generate_item_declaration> p<78> c<76> l<17:5> el<22:8>
                                  n<> u<76> t<Package_or_generate_item_declaration> p<77> c<75> l<17:5> el<22:8>
                                    n<> u<75> t<Local_parameter_declaration> p<76> c<48> l<17:5> el<22:7>
                                      n<> u<48> t<Data_type_or_implicit> p<75> c<47> s<74> l<17:16> el<17:19>
                                        n<> u<47> t<Data_type> p<48> c<46> l<17:16> el<17:19>
                                          n<> u<46> t<IntegerAtomType_Int> p<47> l<17:16> el<17:19>
                                      n<> u<74> t<Param_assignment_list> p<75> c<73> l<17:20> el<22:7>
                                        n<> u<73> t<Param_assignment> p<74> c<49> l<17:20> el<22:7>
                                          n<NumBufferBits> u<49> t<STRING_CONST> p<73> s<72> l<17:20> el<17:33>
                                          n<> u<72> t<Constant_param_expression> p<73> c<71> l<17:36> el<22:7>
                                            n<> u<71> t<Constant_mintypmax_expression> p<72> c<70> l<17:36> el<22:7>
                                              n<> u<70> t<Constant_expression> p<71> c<69> l<17:36> el<22:7>
                                                n<> u<69> t<Constant_primary> p<70> c<68> l<17:36> el<22:7>
                                                  n<> u<68> t<Subroutine_call> p<69> c<50> l<17:36> el<22:7>
                                                    n<> u<50> t<Dollar_keyword> p<68> s<51> l<17:36> el<17:37>
                                                    n<bits> u<51> t<STRING_CONST> p<68> s<67> l<17:37> el<17:41>
                                                    n<> u<67> t<Argument_list> p<68> c<66> l<17:42> el<22:6>
                                                      n<> u<66> t<Expression> p<67> c<65> l<17:42> el<22:6>
                                                        n<> u<65> t<Primary> p<66> c<64> l<17:42> el<22:6>
                                                          n<> u<64> t<Concatenation> p<65> c<55> l<17:42> el<22:6>
                                                            n<> u<55> t<Expression> p<64> c<54> s<59> l<19:7> el<19:18>
                                                              n<> u<54> t<Primary> p<55> c<53> l<19:7> el<19:18>
                                                                n<> u<53> t<Primary_literal> p<54> c<52> l<19:7> el<19:18>
                                                                  n<instr_req_o> u<52> t<STRING_CONST> p<53> l<19:7> el<19:18>
                                                            n<> u<59> t<Expression> p<64> c<58> s<63> l<20:7> el<20:18>
                                                              n<> u<58> t<Primary> p<59> c<57> l<20:7> el<20:18>
                                                                n<> u<57> t<Primary_literal> p<58> c<56> l<20:7> el<20:18>
                                                                  n<instr_gnt_i> u<56> t<STRING_CONST> p<57> l<20:7> el<20:18>
                                                            n<> u<63> t<Expression> p<64> c<62> l<21:7> el<21:8>
                                                              n<> u<62> t<Primary> p<63> c<61> l<21:7> el<21:8>
                                                                n<> u<61> t<Primary_literal> p<62> c<60> l<21:7> el<21:8>
                                                                  n<b> u<60> t<STRING_CONST> p<61> l<21:7> el<21:8>
                          n<> u<108> t<Generate_item> p<110> c<107> s<109> l<24:3> el<26:6>
                            n<> u<107> t<Module_or_generate_item> p<108> c<106> l<24:3> el<26:6>
                              n<> u<106> t<Module_common_item> p<107> c<105> l<24:3> el<26:6>
                                n<> u<105> t<Conditional_generate_construct> p<106> c<104> l<24:3> el<26:6>
                                  n<> u<104> t<If_generate_construct> p<105> c<103> l<24:3> el<26:6>
                                    n<> u<103> t<IF> p<104> s<90> l<24:3> el<24:5>
                                    n<> u<90> t<Constant_expression> p<104> c<84> s<102> l<24:7> el<24:26>
                                      n<> u<84> t<Constant_expression> p<90> c<83> s<89> l<24:7> el<24:20>
                                        n<> u<83> t<Constant_primary> p<84> c<82> l<24:7> el<24:20>
                                          n<> u<82> t<Primary_literal> p<83> c<81> l<24:7> el<24:20>
                                            n<NumBufferBits> u<81> t<STRING_CONST> p<82> l<24:7> el<24:20>
                                      n<> u<89> t<BinOp_Equiv> p<90> s<88> l<24:21> el<24:23>
                                      n<> u<88> t<Constant_expression> p<90> c<87> l<24:24> el<24:26>
                                        n<> u<87> t<Constant_primary> p<88> c<86> l<24:24> el<24:26>
                                          n<> u<86> t<Primary_literal> p<87> c<85> l<24:24> el<24:26>
                                            n<10> u<85> t<INT_CONST> p<86> l<24:24> el<24:26>
                                    n<> u<102> t<Generate_item> p<104> c<101> l<24:28> el<26:6>
                                      n<> u<101> t<Generate_begin_end_block> p<102> c<99> l<24:28> el<26:6>
                                        n<> u<99> t<Generate_item> p<101> c<98> s<100> l<25:6> el<25:18>
                                          n<> u<98> t<Module_or_generate_item> p<99> c<97> l<25:6> el<25:18>
                                            n<> u<97> t<Module_instantiation> p<98> c<91> l<25:6> el<25:18>
                                              n<GOOD> u<91> t<STRING_CONST> p<97> s<96> l<25:6> el<25:10>
                                              n<> u<96> t<Hierarchical_instance> p<97> c<93> l<25:11> el<25:17>
                                                n<> u<93> t<Name_of_instance> p<96> c<92> s<95> l<25:11> el<25:15>
                                                  n<good> u<92> t<STRING_CONST> p<93> l<25:11> el<25:15>
                                                n<> u<95> t<Port_connection_list> p<96> c<94> l<25:16> el<25:16>
                                                  n<> u<94> t<Ordered_port_connection> p<95> l<25:16> el<25:16>
                                        n<> u<100> t<END> p<101> l<26:3> el<26:6>
                          n<> u<109> t<END> p<110> l<28:1> el<28:4>
            n<> u<118> t<ENDGENERATE> p<119> l<29:1> el<29:12>
        n<> u<121> t<ENDMODULE> p<122> l<31:1> el<31:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:5:1: No timescale set for "ibex_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:5:1: Compile module "work@ibex_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  3
ByteTypespec                                           4
ByteVar                                                1
Constant                                               2
Design                                                 1
GenIf                                                  2
GenRegion                                              1
IntTypespec                                            1
LogicNet                                               2
LogicTypespec                                          6
Module                                                 2
ModuleTypespec                                         1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Port                                                   3
RefModule                                              1
RefObj                                                 4
RefTypespec                                            7
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitsInGenBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ibex_top
  |vpiVariables:
  \_ByteVar: (work@ibex_top.b), line:9:15, endln:9:16
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.b), line:9:10, endln:9:14
      |vpiParent:
      \_ByteVar: (work@ibex_top.b), line:9:15, endln:9:16
      |vpiFullName:work@ibex_top.b
      |vpiActual:
      \_ByteTypespec: , line:9:10, endln:9:14
    |vpiName:b
    |vpiFullName:work@ibex_top.b
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiInternalScope:
  \_GenRegion: (work@ibex_top), line:14:1, endln:29:12
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiFullName:work@ibex_top
    |vpiInternalScope:
    \_Begin: (work@ibex_top), line:15:3, endln:28:4
      |vpiParent:
      \_GenRegion: (work@ibex_top), line:14:1, endln:29:12
      |vpiFullName:work@ibex_top
      |vpiInternalScope:
      \_Begin: (work@ibex_top), line:15:10, endln:28:4
        |vpiParent:
        \_Begin: (work@ibex_top), line:15:3, endln:28:4
        |vpiFullName:work@ibex_top
        |vpiParameter:
        \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiTypespec:
          \_RefTypespec: (work@ibex_top.NumBufferBits), line:17:16, endln:17:19
            |vpiParent:
            \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
            |vpiFullName:work@ibex_top.NumBufferBits
            |vpiActual:
            \_IntTypespec: , line:17:16, endln:17:19
          |vpiLocalParam:1
          |vpiName:NumBufferBits
          |vpiFullName:work@ibex_top.NumBufferBits
        |vpiParamAssign:
        \_ParamAssign: , line:17:20, endln:22:7
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiRhs:
          \_SysFuncCall: ($bits), line:17:36, endln:22:7
            |vpiParent:
            \_ParamAssign: , line:17:20, endln:22:7
            |vpiArgument:
            \_Operation: , line:17:42, endln:22:6
              |vpiParent:
              \_SysFuncCall: ($bits), line:17:36, endln:22:7
              |vpiOpType:33
              |vpiOperand:
              \_RefObj: (work@ibex_top.instr_req_o), line:19:7, endln:19:18
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:instr_req_o
                |vpiFullName:work@ibex_top.instr_req_o
                |vpiActual:
                \_LogicNet: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
              |vpiOperand:
              \_RefObj: (work@ibex_top.instr_gnt_i), line:20:7, endln:20:18
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:instr_gnt_i
                |vpiFullName:work@ibex_top.instr_gnt_i
                |vpiActual:
                \_LogicNet: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
              |vpiOperand:
              \_RefObj: (work@ibex_top.b), line:21:7, endln:21:8
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:b
                |vpiFullName:work@ibex_top.b
                |vpiActual:
                \_ByteVar: (work@ibex_top.b), line:9:15, endln:9:16
            |vpiName:$bits
          |vpiLhs:
          \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
        |vpiInternalScope:
        \_Begin: (work@ibex_top), line:24:28, endln:26:6
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiFullName:work@ibex_top
          |vpiTypedef:
          \_ModuleTypespec: (GOOD), line:25:6, endln:25:10
            |vpiParent:
            \_Begin: (work@ibex_top), line:24:28, endln:26:6
            |vpiName:GOOD
          |vpiImportTypespec:
          \_ModuleTypespec: (GOOD), line:25:6, endln:25:10
          |vpiStmt:
          \_RefModule: work@GOOD (good), line:25:6, endln:25:10
            |vpiParent:
            \_Begin: (work@ibex_top), line:24:28, endln:26:6
            |vpiName:good
            |vpiDefName:work@GOOD
            |vpiActual:
            \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:1:1, endln:3:10
        |vpiStmt:
        \_ParamAssign: , line:17:20, endln:22:7
        |vpiStmt:
        \_GenIf: , line:24:3, endln:26:6
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiCondition:
          \_Operation: , line:24:7, endln:24:26
            |vpiParent:
            \_GenIf: , line:24:3, endln:26:6
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@ibex_top.NumBufferBits), line:24:7, endln:24:20
              |vpiParent:
              \_Operation: , line:24:7, endln:24:26
              |vpiName:NumBufferBits
              |vpiFullName:work@ibex_top.NumBufferBits
              |vpiActual:
              \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
            |vpiOperand:
            \_Constant: , line:24:24, endln:24:26
              |vpiParent:
              \_Operation: , line:24:7, endln:24:26
              |vpiDecompile:10
              |vpiSize:64
              |UINT:10
              |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@ibex_top), line:24:28, endln:26:6
      |vpiStmt:
      \_GenIf: , line:15:3, endln:28:4
        |vpiParent:
        \_Begin: (work@ibex_top), line:15:3, endln:28:4
        |vpiCondition:
        \_Constant: , line:15:7, endln:15:8
          |vpiParent:
          \_GenIf: , line:15:3, endln:28:4
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@ibex_top), line:15:10, endln:28:4
    |vpiStmt:
    \_Begin: (work@ibex_top), line:15:3, endln:28:4
  |vpiTypedef:
  \_IntTypespec: , line:17:16, endln:17:19
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:7:10, endln:7:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:10, endln:8:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:7:10, endln:7:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:10, endln:8:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:7:10, endln:7:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:10, endln:8:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:17:16, endln:17:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:10, endln:7:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:10, endln:8:15
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:10, endln:7:15
  |vpiImportTypespec:
  \_LogicNet: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_req_o), line:7:10, endln:7:15
      |vpiParent:
      \_LogicNet: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
      |vpiFullName:work@ibex_top.instr_req_o
      |vpiActual:
      \_LogicTypespec: , line:7:10, endln:7:15
    |vpiName:instr_req_o
    |vpiFullName:work@ibex_top.instr_req_o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:10, endln:8:15
  |vpiImportTypespec:
  \_LogicNet: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_gnt_i), line:8:10, endln:8:15
      |vpiParent:
      \_LogicNet: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
      |vpiFullName:work@ibex_top.instr_gnt_i
      |vpiActual:
      \_LogicTypespec: , line:8:10, endln:8:15
    |vpiName:instr_gnt_i
    |vpiFullName:work@ibex_top.instr_gnt_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiImportTypespec:
  \_ByteVar: (work@ibex_top.b), line:9:15, endln:9:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:10, endln:7:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:10, endln:8:15
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiDefName:work@ibex_top
  |vpiNet:
  \_LogicNet: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
  |vpiNet:
  \_LogicNet: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
  |vpiPort:
  \_Port: (instr_req_o), line:7:40, endln:7:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:instr_req_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_req_o), line:7:10, endln:7:15
      |vpiParent:
      \_Port: (instr_req_o), line:7:40, endln:7:51
      |vpiFullName:work@ibex_top.instr_req_o
      |vpiActual:
      \_LogicTypespec: , line:7:10, endln:7:15
  |vpiPort:
  \_Port: (instr_gnt_i), line:8:40, endln:8:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:instr_gnt_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_gnt_i), line:8:10, endln:8:15
      |vpiParent:
      \_Port: (instr_gnt_i), line:8:40, endln:8:51
      |vpiFullName:work@ibex_top.instr_gnt_i
      |vpiActual:
      \_LogicTypespec: , line:8:10, endln:8:15
  |vpiPort:
  \_Port: (b), line:9:15, endln:9:16
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.b), line:9:10, endln:9:14
      |vpiParent:
      \_Port: (b), line:9:15, endln:9:16
      |vpiFullName:work@ibex_top.b
      |vpiActual:
      \_ByteTypespec: , line:9:10, endln:9:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
