{
  "Top": "correlator",
  "RtlTop": "correlator",
  "RtlPrefix": "",
  "RtlSubPrefix": "correlator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "output_signal": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_signal_i",
          "name": "output_signal_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "output_signal_o",
          "name": "output_signal_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_signal_o_ap_vld",
          "name": "output_signal_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "input_signal": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input_signal",
          "name": "input_signal",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top correlator -name correlator"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "correlator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "168500",
    "Latency": "168499"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "correlator",
    "Version": "1.0",
    "DisplayName": "Correlator",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_correlator_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/correlator.cpp"],
    "Vhdl": [
      "impl\/vhdl\/correlator_codebook_0.vhd",
      "impl\/vhdl\/correlator_codebook_1.vhd",
      "impl\/vhdl\/correlator_codebook_2.vhd",
      "impl\/vhdl\/correlator_codebook_3.vhd",
      "impl\/vhdl\/correlator_codebook_4.vhd",
      "impl\/vhdl\/correlator_codebook_5.vhd",
      "impl\/vhdl\/correlator_codebook_6.vhd",
      "impl\/vhdl\/correlator_codebook_7.vhd",
      "impl\/vhdl\/correlator_codebook_8.vhd",
      "impl\/vhdl\/correlator_codebook_9.vhd",
      "impl\/vhdl\/correlator_codebook_10.vhd",
      "impl\/vhdl\/correlator_codebook_11.vhd",
      "impl\/vhdl\/correlator_codebook_12.vhd",
      "impl\/vhdl\/correlator_codebook_13.vhd",
      "impl\/vhdl\/correlator_codebook_14.vhd",
      "impl\/vhdl\/correlator_codebook_15.vhd",
      "impl\/vhdl\/correlator_codebook_16.vhd",
      "impl\/vhdl\/correlator_codebook_17.vhd",
      "impl\/vhdl\/correlator_codebook_18.vhd",
      "impl\/vhdl\/correlator_codebook_19.vhd",
      "impl\/vhdl\/correlator_codebook_20.vhd",
      "impl\/vhdl\/correlator_codebook_21.vhd",
      "impl\/vhdl\/correlator_codebook_22.vhd",
      "impl\/vhdl\/correlator_codebook_23.vhd",
      "impl\/vhdl\/correlator_codebook_24.vhd",
      "impl\/vhdl\/correlator_codebook_25.vhd",
      "impl\/vhdl\/correlator_codebook_26.vhd",
      "impl\/vhdl\/correlator_codebook_27.vhd",
      "impl\/vhdl\/correlator_codebook_28.vhd",
      "impl\/vhdl\/correlator_codebook_29.vhd",
      "impl\/vhdl\/correlator_codebook_30.vhd",
      "impl\/vhdl\/correlator_correlator_Pipeline_1.vhd",
      "impl\/vhdl\/correlator_correlator_Pipeline_ONE_CORRELATOR.vhd",
      "impl\/vhdl\/correlator_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/correlator_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/correlator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/correlator_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/correlator_temp_input.vhd",
      "impl\/vhdl\/correlator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/correlator_codebook_0.dat",
      "impl\/verilog\/correlator_codebook_0.v",
      "impl\/verilog\/correlator_codebook_1.dat",
      "impl\/verilog\/correlator_codebook_1.v",
      "impl\/verilog\/correlator_codebook_2.dat",
      "impl\/verilog\/correlator_codebook_2.v",
      "impl\/verilog\/correlator_codebook_3.dat",
      "impl\/verilog\/correlator_codebook_3.v",
      "impl\/verilog\/correlator_codebook_4.dat",
      "impl\/verilog\/correlator_codebook_4.v",
      "impl\/verilog\/correlator_codebook_5.dat",
      "impl\/verilog\/correlator_codebook_5.v",
      "impl\/verilog\/correlator_codebook_6.dat",
      "impl\/verilog\/correlator_codebook_6.v",
      "impl\/verilog\/correlator_codebook_7.dat",
      "impl\/verilog\/correlator_codebook_7.v",
      "impl\/verilog\/correlator_codebook_8.dat",
      "impl\/verilog\/correlator_codebook_8.v",
      "impl\/verilog\/correlator_codebook_9.dat",
      "impl\/verilog\/correlator_codebook_9.v",
      "impl\/verilog\/correlator_codebook_10.dat",
      "impl\/verilog\/correlator_codebook_10.v",
      "impl\/verilog\/correlator_codebook_11.dat",
      "impl\/verilog\/correlator_codebook_11.v",
      "impl\/verilog\/correlator_codebook_12.dat",
      "impl\/verilog\/correlator_codebook_12.v",
      "impl\/verilog\/correlator_codebook_13.dat",
      "impl\/verilog\/correlator_codebook_13.v",
      "impl\/verilog\/correlator_codebook_14.dat",
      "impl\/verilog\/correlator_codebook_14.v",
      "impl\/verilog\/correlator_codebook_15.dat",
      "impl\/verilog\/correlator_codebook_15.v",
      "impl\/verilog\/correlator_codebook_16.dat",
      "impl\/verilog\/correlator_codebook_16.v",
      "impl\/verilog\/correlator_codebook_17.dat",
      "impl\/verilog\/correlator_codebook_17.v",
      "impl\/verilog\/correlator_codebook_18.dat",
      "impl\/verilog\/correlator_codebook_18.v",
      "impl\/verilog\/correlator_codebook_19.dat",
      "impl\/verilog\/correlator_codebook_19.v",
      "impl\/verilog\/correlator_codebook_20.dat",
      "impl\/verilog\/correlator_codebook_20.v",
      "impl\/verilog\/correlator_codebook_21.dat",
      "impl\/verilog\/correlator_codebook_21.v",
      "impl\/verilog\/correlator_codebook_22.dat",
      "impl\/verilog\/correlator_codebook_22.v",
      "impl\/verilog\/correlator_codebook_23.dat",
      "impl\/verilog\/correlator_codebook_23.v",
      "impl\/verilog\/correlator_codebook_24.dat",
      "impl\/verilog\/correlator_codebook_24.v",
      "impl\/verilog\/correlator_codebook_25.dat",
      "impl\/verilog\/correlator_codebook_25.v",
      "impl\/verilog\/correlator_codebook_26.dat",
      "impl\/verilog\/correlator_codebook_26.v",
      "impl\/verilog\/correlator_codebook_27.dat",
      "impl\/verilog\/correlator_codebook_27.v",
      "impl\/verilog\/correlator_codebook_28.dat",
      "impl\/verilog\/correlator_codebook_28.v",
      "impl\/verilog\/correlator_codebook_29.dat",
      "impl\/verilog\/correlator_codebook_29.v",
      "impl\/verilog\/correlator_codebook_30.dat",
      "impl\/verilog\/correlator_codebook_30.v",
      "impl\/verilog\/correlator_correlator_Pipeline_1.v",
      "impl\/verilog\/correlator_correlator_Pipeline_ONE_CORRELATOR.v",
      "impl\/verilog\/correlator_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/correlator_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/correlator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/correlator_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/correlator_temp_input.v",
      "impl\/verilog\/correlator.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/correlator_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/correlator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/correlator_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/correlator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "correlator_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name correlator_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlator_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name correlator_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlator_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name correlator_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "output_signal_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"output_signal_i": "DATA"},
      "ports": ["output_signal_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_signal"
        }]
    },
    "output_signal_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_signal_o": "DATA"},
      "ports": ["output_signal_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_signal"
        }]
    },
    "input_signal": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_signal": "DATA"},
      "ports": ["input_signal"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_signal"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "output_signal_i": {
      "dir": "in",
      "width": "32"
    },
    "output_signal_o": {
      "dir": "out",
      "width": "32"
    },
    "output_signal_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "input_signal": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "correlator",
      "Instances": [
        {
          "ModuleName": "correlator_Pipeline_1",
          "InstanceName": "grp_correlator_Pipeline_1_fu_523"
        },
        {
          "ModuleName": "correlator_Pipeline_ONE_CORRELATOR",
          "InstanceName": "grp_correlator_Pipeline_ONE_CORRELATOR_fu_528"
        }
      ]
    },
    "Info": {
      "correlator_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlator_Pipeline_ONE_CORRELATOR": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "correlator_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.686"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "31",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "correlator_Pipeline_ONE_CORRELATOR": {
        "Latency": {
          "LatencyBest": "5065",
          "LatencyAvg": "5065",
          "LatencyWorst": "5065",
          "PipelineII": "5065",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.448"
        },
        "Loops": [{
            "Name": "ONE_CORRELATOR",
            "TripCount": "170",
            "Latency": "5063",
            "PipelineII": "29",
            "PipelineDepth": "163"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "3388",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2795",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "correlator": {
        "Latency": {
          "LatencyBest": "168499",
          "LatencyAvg": "168499",
          "LatencyWorst": "168499",
          "PipelineII": "168500",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.448"
        },
        "Loops": [{
            "Name": "CORRELATOR_BANK",
            "TripCount": "33",
            "Latency": "168498",
            "PipelineII": "",
            "PipelineDepth": "5106"
          }],
        "Area": {
          "BRAM_18K": "31",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "11",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "4681",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "3387",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-12-01 09:39:08 -0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
