head	1.7;
access;
symbols
	binutils-2_24-branch:1.7.0.2
	binutils-2_24-branchpoint:1.7
	binutils-2_21_1:1.5
	binutils-2_23_2:1.6.2.1
	binutils-2_23_1:1.6
	binutils-2_23:1.6
	binutils-2_23-branch:1.6.0.2
	binutils-2_23-branchpoint:1.6
	binutils-2_22_branch:1.5.0.6
	binutils-2_22:1.5
	binutils-2_22-branch:1.5.0.4
	binutils-2_22-branchpoint:1.5
	binutils-2_21:1.5
	binutils-2_21-branch:1.5.0.2
	binutils-2_21-branchpoint:1.5
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.1.0.6
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.4.0.4
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.2
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.1.0.4
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.2
	binutils-2_19-branchpoint:1.1
	binutils_latest_snapshot:1.7;
locks; strict;
comment	@# @;


1.7
date	2012.10.29.09.25.15;	author amodra;	state Exp;
branches;
next	1.6;

1.6
date	2012.06.11.08.20.42;	author schwab;	state Exp;
branches
	1.6.2.1;
next	1.5;

1.5
date	2009.09.21.01.58.01;	author bje;	state Exp;
branches;
next	1.4;

1.4
date	2009.04.07.18.28.02;	author bergner;	state Exp;
branches;
next	1.3;

1.3
date	2009.02.26.22.07.33;	author bergner;	state Exp;
branches;
next	1.2;

1.2
date	2009.02.19.21.18.46;	author bergner;	state Exp;
branches;
next	1.1;

1.1
date	2008.04.14.11.01.38;	author amodra;	state Exp;
branches
	1.1.2.1;
next	;

1.6.2.1
date	2013.01.21.13.48.46;	author amodra;	state Exp;
branches;
next	;

1.1.2.1
date	2009.03.02.13.57.13;	author amodra;	state Exp;
branches;
next	1.1.2.2;

1.1.2.2
date	2009.03.02.13.59.36;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.7
log
@	* gas/cfi/cfi.exp: Remove redundant ppc test.  Exclude
	powerpc-pe targets from cfi-common-6 test.
	* gas/cfi/cfi-ppc-1.d: Use objdump to handle pe.
	* gas/cfi/cfi-ppc-1.s: Don't use .type and .size.
	* gas/ppc/ppc.exp: Exclude various tests for powerpc-pe.  Exclude
	vle tests for le targets.
	* gas/ppc/476.d, * gas/ppc/476.s: Update for le output.  Use .text
	rather than section directive with quotes.
	* gas/ppc/a2.d,	* gas/ppc/a2.s: Likewise.
	* gas/ppc/altivec.d, * gas/ppc/altivec.s: Likewise.
	* gas/ppc/altivec2.d: Likewise.
	* gas/ppc/altivec_and_spe.d: Likewise.
	* gas/ppc/astest.d: Likewise.
	* gas/ppc/astest2.d: Likewise.
	* gas/ppc/astest2_64.d: Likewise.
	* gas/ppc/astest64.d: Likewise.
	* gas/ppc/booke.d, * gas/ppc/booke.s: Likewise.
	* gas/ppc/cell.d, * gas/ppc/cell.s: Likewise.
	* gas/ppc/common.d, * gas/ppc/common.s: Likewise.
	* gas/ppc/e500.d, * gas/ppc/e500.s: Likewise.
	* gas/ppc/e500mc.d, * gas/ppc/e500mc.s: Likewise.
	* gas/ppc/e500mc64_nop.d, * gas/ppc/e500mc64_nop.s: Likewise.
	* gas/ppc/e5500_nop.d, * gas/ppc/e5500_nop.s: Likewise.
	* gas/ppc/e6500.d, * gas/ppc/e6500.s: Likewise.
	* gas/ppc/e6500_nop.d, * gas/ppc/e6500_nop.s: Likewise.
	* gas/ppc/machine.d: Likewise.
	* gas/ppc/power4.d, * gas/ppc/power4.s: Likewise.
	* gas/ppc/power4_32.d, * gas/ppc/power4_32.s: Likewise.
	* gas/ppc/power6.d, * gas/ppc/power6.s: Likewise.
	* gas/ppc/power7.d, * gas/ppc/power7.s: Likewise.
	* gas/ppc/ppc750ps.d, * gas/ppc/ppc750ps.s: Likewise.
	* gas/ppc/regnames.d: Likewise.
	* gas/ppc/simpshft.d: Likewise.
	* gas/ppc/test1elf32.d: Likewise.
	* gas/ppc/test1elf64.d: Likewise.
	* gas/ppc/titan.d, * gas/ppc/titan.s: Likewise.
	* gas/ppc/vle-reloc.s: Likewise.
	* gas/ppc/vle-simple-1.s: Likewise.
	* gas/ppc/vle-simple-2.s: Likewise.
	* gas/ppc/vle-simple-3.s: Likewise.
	* gas/ppc/vle-simple-4.s: Likewise.
	* gas/ppc/vle-simple-5.s: Likewise.
	* gas/ppc/vle-simple-6.s: Likewise.
	* gas/ppc/vle.s: Likewise.
	* gas/ppc/vsx.d, * gas/ppc/vsx.s: Likewise.
@
text
@#as: -mppc -me500mc
#objdump: -dr -Me500mc
#name: Power E500MC tests

.*

Disassembly of section \.text:

0+00 <start>:
   0:	(4c 00 00 4e|4e 00 00 4c) 	rfdi
   4:	(4c 00 00 cc|cc 00 00 4c) 	rfgi
   8:	(4c 1f f9 8c|8c f9 1f 4c) 	dnh     0,1023
   c:	(4f e0 01 8c|8c 01 e0 4f) 	dnh     31,0
  10:	(7c 09 57 be|be 57 09 7c) 	icbiep  r9,r10
  14:	(7c 00 69 dc|dc 69 00 7c) 	msgclr  r13
  18:	(7c 00 71 9c|9c 71 00 7c) 	msgsnd  r14
  1c:	(7c 00 00 7c|7c 00 00 7c) 	wait    
  20:	(7c 00 00 7c|7c 00 00 7c) 	wait    
  24:	(7c 20 00 7c|7c 00 20 7c) 	waitrsv
  28:	(7c 20 00 7c|7c 00 20 7c) 	waitrsv
  2c:	(7c 40 00 7c|7c 00 40 7c) 	waitimpl
  30:	(7c 40 00 7c|7c 00 40 7c) 	waitimpl
  34:	(7f 9c e3 78|78 e3 9c 7f) 	mdors
  38:	(7c 00 02 1c|1c 02 00 7c) 	ehpriv
  3c:	(7c 18 cb c6|c6 cb 18 7c) 	dsn     r24,r25
  40:	(7c 22 18 be|be 18 22 7c) 	lbepx   r1,r2,r3
  44:	(7c 85 32 3e|3e 32 85 7c) 	lhepx   r4,r5,r6
  48:	(7c e8 48 3e|3e 48 e8 7c) 	lwepx   r7,r8,r9
  4c:	(7d 4b 60 3a|3a 60 4b 7d) 	ldepx   r10,r11,r12
  50:	(7d ae 7c be|be 7c ae 7d) 	lfdepx  f13,r14,r15
  54:	(7e 11 91 be|be 91 11 7e) 	stbepx  r16,r17,r18
  58:	(7e 74 ab 3e|3e ab 74 7e) 	sthepx  r19,r20,r21
  5c:	(7e d7 c1 3e|3e c1 d7 7e) 	stwepx  r22,r23,r24
  60:	(7f 3a d9 3a|3a d9 3a 7f) 	stdepx  r25,r26,r27
  64:	(7f 9d f5 be|be f5 9d 7f) 	stfdepx f28,r29,r30
  68:	(7c 01 14 06|06 14 01 7c) 	lbdx    r0,r1,r2
  6c:	(7d 8d 74 46|46 74 8d 7d) 	lhdx    r12,r13,r14
  70:	(7c 64 2c 86|86 2c 64 7c) 	lwdx    r3,r4,r5
  74:	(7f 5b e6 46|46 e6 5b 7f) 	lfddx   f26,r27,r28
  78:	(7d f0 8c c6|c6 8c f0 7d) 	lddx    r15,r16,r17
  7c:	(7c c7 45 06|06 45 c7 7c) 	stbdx   r6,r7,r8
  80:	(7e 53 a5 46|46 a5 53 7e) 	sthdx   r18,r19,r20
  84:	(7d 2a 5d 86|86 5d 2a 7d) 	stwdx   r9,r10,r11
  88:	(7f be ff 46|46 ff be 7f) 	stfddx  f29,r30,r31
  8c:	(7e b6 bd c6|c6 bd b6 7e) 	stddx   r21,r22,r23
  90:	(7c 20 0d ec|ec 0d 20 7c) 	dcbal   0,r1
  94:	(7c 26 3f ec|ec 3f 26 7c) 	dcbzl   r6,r7
  98:	(7c 1f 00 7e|7e 00 1f 7c) 	dcbstep r31,r0
  9c:	(7c 01 10 fe|fe 10 01 7c) 	dcbfep  r1,r2
  a0:	(7c 64 29 fe|fe 29 64 7c) 	dcbtstep r3,r4,r5
  a4:	(7c c7 42 7e|7e 42 c7 7c) 	dcbtep  r6,r7,r8
  a8:	(7c 0b 67 fe|fe 67 0b 7c) 	dcbzep  r11,r12
  ac:	(7c 00 00 24|24 00 00 7c) 	tlbilxlpid
  b0:	(7c 20 00 24|24 00 20 7c) 	tlbilxpid
  b4:	(7c 62 18 24|24 18 62 7c) 	tlbilxva r2,r3
  b8:	(7c 64 28 24|24 28 64 7c) 	tlbilxva r4,r5
#pass
@


1.6
log
@opcodes/
* ppc-opc.c (lvsl, lvebx, isellt, icbt, ldepx, lwepx, lvsr, lvehx)
(iselgt, lvewx, iseleq, isel, dcbst, dcbstep, dcbfl, dcbf, lbepx)
(lvx, dcbfep, dcbtstls, stvebx, dcbtstlse, stdepx, stwepx, dcbtls)
(stvehx, dcbtlse, stvewx, stbepx, icblc, stvx, dcbtstt, dcbtst)
(dcbtst, dcbtstep, dcbtt, dcbt, dcbt, lhepx, eciwx, dcbtep)
(dcread, lxvdsx, lvxl, dcblc, sthepx, ecowx, dcbi, dcread, icbtls)
(stvxl, lxsdx, lfdepx, stxsdx, stfdepx, dcba, dcbal, lxvw4x)
(tlbivax, lfdpx, lxvd2x, tlbsrx., stxvw4x, tlbsx, tlbsx., stfdpx)
(stfqx, stxvd2x, icbi, icbiep, icread, dcbzep): Change RA to RA0.

gas/testsuite/
* gas/ppc/e500mc.d: Update.
* gas/ppc/476.d: Update.
@
text
@d5 1
a5 1
.*: +file format elf(32)?(64)?-powerpc.*
d10 48
a57 47
   0:	4c 00 00 4e 	rfdi
   4:	4c 00 00 cc 	rfgi
   8:	4c 1f f9 8c 	dnh     0,1023
   c:	4f e0 01 8c 	dnh     31,0
  10:	7c 09 57 be 	icbiep  r9,r10
  14:	7c 00 69 dc 	msgclr  r13
  18:	7c 00 71 9c 	msgsnd  r14
  1c:	7c 00 00 7c 	wait    
  20:	7c 00 00 7c 	wait    
  24:	7c 20 00 7c 	waitrsv
  28:	7c 20 00 7c 	waitrsv
  2c:	7c 40 00 7c 	waitimpl
  30:	7c 40 00 7c 	waitimpl
  34:	7f 9c e3 78 	mdors
  38:	7c 00 02 1c 	ehpriv
  3c:	7c 18 cb c6 	dsn     r24,r25
  40:	7c 22 18 be 	lbepx   r1,r2,r3
  44:	7c 85 32 3e 	lhepx   r4,r5,r6
  48:	7c e8 48 3e 	lwepx   r7,r8,r9
  4c:	7d 4b 60 3a 	ldepx   r10,r11,r12
  50:	7d ae 7c be 	lfdepx  f13,r14,r15
  54:	7e 11 91 be 	stbepx  r16,r17,r18
  58:	7e 74 ab 3e 	sthepx  r19,r20,r21
  5c:	7e d7 c1 3e 	stwepx  r22,r23,r24
  60:	7f 3a d9 3a 	stdepx  r25,r26,r27
  64:	7f 9d f5 be 	stfdepx f28,r29,r30
  68:	7c 01 14 06 	lbdx    r0,r1,r2
  6c:	7d 8d 74 46 	lhdx    r12,r13,r14
  70:	7c 64 2c 86 	lwdx    r3,r4,r5
  74:	7f 5b e6 46 	lfddx   f26,r27,r28
  78:	7d f0 8c c6 	lddx    r15,r16,r17
  7c:	7c c7 45 06 	stbdx   r6,r7,r8
  80:	7e 53 a5 46 	sthdx   r18,r19,r20
  84:	7d 2a 5d 86 	stwdx   r9,r10,r11
  88:	7f be ff 46 	stfddx  f29,r30,r31
  8c:	7e b6 bd c6 	stddx   r21,r22,r23
  90:	7c 20 0d ec 	dcbal   0,r1
  94:	7c 26 3f ec 	dcbzl   r6,r7
  98:	7c 1f 00 7e 	dcbstep r31,r0
  9c:	7c 01 10 fe 	dcbfep  r1,r2
  a0:	7c 64 29 fe 	dcbtstep r3,r4,r5
  a4:	7c c7 42 7e 	dcbtep  r6,r7,r8
  a8:	7c 0b 67 fe 	dcbzep  r11,r12
  ac:	7c 00 00 24 	tlbilxlpid
  b0:	7c 20 00 24 	tlbilxpid
  b4:	7c 62 18 24 	tlbilxva r2,r3
  b8:	7c 64 28 24 	tlbilxva r4,r5
@


1.6.2.1
log
@	PR 12549
	PR 14493
	PR 14567
	PR 14662
	PR 14758
	PR 14813
	PR 14904
	PR 14915
	PR 14926
	PR 14950
	PR 14962
	Apply mainline patches
@
text
@d5 1
a5 1
.*
d10 47
a56 48
   0:	(4c 00 00 4e|4e 00 00 4c) 	rfdi
   4:	(4c 00 00 cc|cc 00 00 4c) 	rfgi
   8:	(4c 1f f9 8c|8c f9 1f 4c) 	dnh     0,1023
   c:	(4f e0 01 8c|8c 01 e0 4f) 	dnh     31,0
  10:	(7c 09 57 be|be 57 09 7c) 	icbiep  r9,r10
  14:	(7c 00 69 dc|dc 69 00 7c) 	msgclr  r13
  18:	(7c 00 71 9c|9c 71 00 7c) 	msgsnd  r14
  1c:	(7c 00 00 7c|7c 00 00 7c) 	wait    
  20:	(7c 00 00 7c|7c 00 00 7c) 	wait    
  24:	(7c 20 00 7c|7c 00 20 7c) 	waitrsv
  28:	(7c 20 00 7c|7c 00 20 7c) 	waitrsv
  2c:	(7c 40 00 7c|7c 00 40 7c) 	waitimpl
  30:	(7c 40 00 7c|7c 00 40 7c) 	waitimpl
  34:	(7f 9c e3 78|78 e3 9c 7f) 	mdors
  38:	(7c 00 02 1c|1c 02 00 7c) 	ehpriv
  3c:	(7c 18 cb c6|c6 cb 18 7c) 	dsn     r24,r25
  40:	(7c 22 18 be|be 18 22 7c) 	lbepx   r1,r2,r3
  44:	(7c 85 32 3e|3e 32 85 7c) 	lhepx   r4,r5,r6
  48:	(7c e8 48 3e|3e 48 e8 7c) 	lwepx   r7,r8,r9
  4c:	(7d 4b 60 3a|3a 60 4b 7d) 	ldepx   r10,r11,r12
  50:	(7d ae 7c be|be 7c ae 7d) 	lfdepx  f13,r14,r15
  54:	(7e 11 91 be|be 91 11 7e) 	stbepx  r16,r17,r18
  58:	(7e 74 ab 3e|3e ab 74 7e) 	sthepx  r19,r20,r21
  5c:	(7e d7 c1 3e|3e c1 d7 7e) 	stwepx  r22,r23,r24
  60:	(7f 3a d9 3a|3a d9 3a 7f) 	stdepx  r25,r26,r27
  64:	(7f 9d f5 be|be f5 9d 7f) 	stfdepx f28,r29,r30
  68:	(7c 01 14 06|06 14 01 7c) 	lbdx    r0,r1,r2
  6c:	(7d 8d 74 46|46 74 8d 7d) 	lhdx    r12,r13,r14
  70:	(7c 64 2c 86|86 2c 64 7c) 	lwdx    r3,r4,r5
  74:	(7f 5b e6 46|46 e6 5b 7f) 	lfddx   f26,r27,r28
  78:	(7d f0 8c c6|c6 8c f0 7d) 	lddx    r15,r16,r17
  7c:	(7c c7 45 06|06 45 c7 7c) 	stbdx   r6,r7,r8
  80:	(7e 53 a5 46|46 a5 53 7e) 	sthdx   r18,r19,r20
  84:	(7d 2a 5d 86|86 5d 2a 7d) 	stwdx   r9,r10,r11
  88:	(7f be ff 46|46 ff be 7f) 	stfddx  f29,r30,r31
  8c:	(7e b6 bd c6|c6 bd b6 7e) 	stddx   r21,r22,r23
  90:	(7c 20 0d ec|ec 0d 20 7c) 	dcbal   0,r1
  94:	(7c 26 3f ec|ec 3f 26 7c) 	dcbzl   r6,r7
  98:	(7c 1f 00 7e|7e 00 1f 7c) 	dcbstep r31,r0
  9c:	(7c 01 10 fe|fe 10 01 7c) 	dcbfep  r1,r2
  a0:	(7c 64 29 fe|fe 29 64 7c) 	dcbtstep r3,r4,r5
  a4:	(7c c7 42 7e|7e 42 c7 7c) 	dcbtep  r6,r7,r8
  a8:	(7c 0b 67 fe|fe 67 0b 7c) 	dcbzep  r11,r12
  ac:	(7c 00 00 24|24 00 00 7c) 	tlbilxlpid
  b0:	(7c 20 00 24|24 00 20 7c) 	tlbilxpid
  b4:	(7c 62 18 24|24 18 62 7c) 	tlbilxva r2,r3
  b8:	(7c 64 28 24|24 28 64 7c) 	tlbilxva r4,r5
#pass
@


1.5
log
@	* gas/ppc/e500mc.d: Remove blank line at the end of file.
@
text
@d46 1
a46 1
  90:	7c 20 0d ec 	dcbal   r0,r1
@


1.4
log
@opcodes/
	* ppc-opc.c (powerpc_opcodes) <"tlbilxlpid", "tlbilxpid", "tlbilxva",
	"tlbilx">: Use secondary opcode "18" as per the ISA 2.06 documentation.
	Reorder entries so the extended mnemonics are listed before tlbilx.

gas/testsuite/
	* gas/ppc/e500mc.d: Update to match extended mnemonics.
@
text
@a56 1

@


1.3
log
@gas/
	* config/tc-ppc.c (pre_defined_registers): Add "f32" to "f63",
	"f.32" to "f.63", "vs0" to "vs63" and "vs.0" to "vs.63".
	(parse_cpu): Extend -mpower7 to accept power7 and isel instructions.

gas/testsuite/
	* gas/ppc/e500mc.d ("wait", "waitsrv", "waitimpl"): Add tests.
	* gas/ppc/e500mc.s: Likewise.
	* gas/ppc/power6.d ("cdtbcd", "cbcdtd", "addg6s"): Add tests.
	* gas/ppc/power6.s: Likewise.
	* gas/ppc/power7.d ("lfdpx", "mffgpr", "mftgpr"): Remove invalid tests.
	("wait", "waitsrv", "waitimpl", "divwe", "divwe.", "divweo", "divweo.",
	"divweu", "divweu.", "divweuo", "divweuo.", "bpermd", "popcntw",
	"popcntd", "ldbrx", "stdbrx", "lfiwzx", "lfiwzx", "fcfids", "fcfids.",
	"fcfidus", "fcfidus.", "fctiwu", "fctiwu.", "fctiwuz", "fctiwuz.",
	"fctidu", "fctidu.", "fctiduz", "fctiduz.", "fcfidu", "fcfidu.",
	"ftdiv", "ftdiv", "ftsqrt", "ftsqrt", "dcbtt", "dcbtstt", "dcffix",
	"dcffix.", "lbarx", "lbarx", "lbarx", "lharx", "lharx", "lharx",
	"stbcx.", "sthcx.", "fre", "fre.", "fres", "fres.", "frsqrte",
	"frsqrte.", "frsqrtes", "frsqrtes.", "isel"): Add tests.
	* gas/ppc/power7.s: Likewise.
	* gas/ppc/vsx.d: New test.
	* gas/ppc/vsx.s: Likewise.
	* gas/ppc/ppc.exp: Run it.

include/opcode/
	* ppc.h (PPC_OPCODE_POWER7): New.

opcodes/
	* ppc-dis.c (powerpc_init_dialect): Extend -Mpower7 to disassemble
	the power7 and the isel instructions.
	* ppc-opc.c (insert_xc6, extract_xc6): New static functions.
	(insert_dm, extract_dm): Likewise.
	(XB6): Update comment to include XX2 form.
	(WC, XC6, SHW, DMEX, UIM, XX2, XX3RC, XX4, XX2_MASK, XX2UIM_MASK,
	XX2BF_MASK, XX3BF_MASK, XX3SHW_MASK, XX4_MASK, XWC_MASK, POWER7): New.
	(RemoveXX3DM): Delete.
	(powerpc_opcodes): <"lfdp", "lfdpx", "mcrxr", "mftb", "mffgpr",
	"mftgpr">: Deprecate for POWER7.
	<"fres", "fres.", "frsqrtes", "frsqrtes.", "fre", "fre.", "frsqrte",
	"frsqrte.">: Deprecate the three operand form and enable the two
	operand form for POWER7 and later.
	<"wait">: Extend to accept optional parameter.  Enable for POWER7.
	<"waitsrv", "waitimpl">: Add extended opcodes.
	<"ldbrx", "stdbrx">: Enable for POWER7.
	<"cdtbcd", "cbcdtd", "addg6s">: Add POWER6 opcodes.
	<"bpermd", "dcbtstt", "dcbtt", "dcffix.", "dcffix", "divde.", "divde",
	"divdeo.", "divdeo", "divdeu.", "divdeu", "divdeuo.", "divdeuo",
	"divwe.", "divwe", "divweo.", "divweo", "divweu.", "divweu", "divweuo.",
	"divweuo", "fcfids.", "fcfids", "fcfidu.", "fcfidu", "fcfidus.",
	"fcfidus", "fctidu.", "fctidu", "fctiduz.", "fctiduz", "fctiwu.",
	"fctiwu", "fctiwuz.", "fctiwuz", "ftdiv", "ftsqrt", "lbarx", "lfiwzx",
	"lharx", "popcntd", "popcntw", "stbcx.", "sthcx.">: Add POWER7 opcodes.
	<"lxsdux", "lxsdx", "lxvdsx", "lxvw4ux", "lxvw4x", "stxsdux", "stxsdx",
	"stxvw4ux", "stxvw4x", "xsabsdp", "xsadddp", "xscmpodp", "xscmpudp",
	"xscpsgndp", "xscvdpsp", "xscvdpsxds", "xscvdpsxws", "xscvdpuxds",
	"xscvdpuxws", "xscvspdp", "xscvsxddp", "xscvuxddp", "xsdivdp",
	"xsmaddadp", "xsmaddmdp", "xsmaxdp", "xsmindp", "xsmsubadp",
	"xsmsubmdp", "xsmuldp", "xsnabsdp", "xsnegdp", "xsnmaddadp",
	"xsnmaddmdp", "xsnmsubadp", "xsnmsubmdp", "xsrdpi", "xsrdpic",
	"xsrdpim", "xsrdpip", "xsrdpiz", "xsredp", "xsrsqrtedp", "xssqrtdp",
	"xssubdp", "xstdivdp", "xstsqrtdp", "xvabsdp", "xvabssp", "xvadddp",
	"xvaddsp", "xvcmpeqdp.", "xvcmpeqdp", "xvcmpeqsp.", "xvcmpeqsp",
	"xvcmpgedp.", "xvcmpgedp", "xvcmpgesp.", "xvcmpgesp", "xvcmpgtdp.",
	"xvcmpgtdp", "xvcmpgtsp.", "xvcmpgtsp", "xvcpsgnsp", "xvcvdpsp",
	"xvcvdpsxds", "xvcvdpsxws", "xvcvdpuxds", "xvcvdpuxws", "xvcvspdp",
	"xvcvspsxds", "xvcvspsxws", "xvcvspuxds", "xvcvspuxws", "xvcvsxddp",
	"xvcvsxdsp", "xvcvsxwdp", "xvcvsxwsp", "xvcvuxddp", "xvcvuxdsp",
	"xvcvuxwdp", "xvcvuxwsp", "xvdivdp", "xvdivsp", "xvmaddadp",
	"xvmaddasp", "xvmaddmdp", "xvmaddmsp", "xvmaxdp", "xvmaxsp",
	"xvmindp", "xvminsp", "xvmovsp", "xvmsubadp", "xvmsubasp", "xvmsubmdp",
	"xvmsubmsp", "xvmuldp", "xvmulsp", "xvnabsdp", "xvnabssp", "xvnegdp",
	"xvnegsp", "xvnmaddadp", "xvnmaddasp", "xvnmaddmdp", "xvnmaddmsp",
	"xvnmsubadp", "xvnmsubasp", "xvnmsubmdp", "xvnmsubmsp", "xvrdpi",
	"xvrdpic", "xvrdpim", "xvrdpip", "xvrdpiz", "xvredp", "xvresp",
	"xvrspi", "xvrspic", "xvrspim", "xvrspip", "xvrspiz", "xvrsqrtedp",
	"xvrsqrtesp", "xvsqrtdp", "xvsqrtsp", "xvsubdp", "xvsubsp", "xvtdivdp",
	"xvtdivsp", "xvtsqrtdp", "xvtsqrtsp", "xxland", "xxlandc", "xxlnor",
	"xxlor", "xxlxor", "xxmrghw", "xxmrglw", "xxsel", "xxsldwi", "xxspltd",
	"xxspltw", "xxswapd">: Add VSX opcodes.
@
text
@d53 5
a57 4
  ac:	7c 00 06 26 	tlbilx  0,0,r0
  b0:	7c 20 06 26 	tlbilx  1,0,r0
  b4:	7c 62 1e 26 	tlbilx  3,r2,r3
  b8:	7c 64 2e 26 	tlbilx  3,r4,r5
@


1.2
log
@gas/testsuite/
	* gas/ppc/e500mc.d ("lfdepx", "stfdepx"): Fix tests to expect a
	floating point register.

opcodes/
	* ppc-opc.c (powerpc_opcodes) <"lfdepx", "stfdepx">: Fix the first
	operand to be a float point register (FRT/FRS).
@
text
@d9 1
a9 1
0+0000000 <start>:
d17 40
a56 35
  1c:	7c 00 00 7c 	wait
  20:	7f 9c e3 78 	mdors
  24:	7c 00 02 1c 	ehpriv
  28:	7c 18 cb c6 	dsn     r24,r25
  2c:	7c 22 18 be 	lbepx   r1,r2,r3
  30:	7c 85 32 3e 	lhepx   r4,r5,r6
  34:	7c e8 48 3e 	lwepx   r7,r8,r9
  38:	7d 4b 60 3a 	ldepx   r10,r11,r12
  3c:	7d ae 7c be 	lfdepx  f13,r14,r15
  40:	7e 11 91 be 	stbepx  r16,r17,r18
  44:	7e 74 ab 3e 	sthepx  r19,r20,r21
  48:	7e d7 c1 3e 	stwepx  r22,r23,r24
  4c:	7f 3a d9 3a 	stdepx  r25,r26,r27
  50:	7f 9d f5 be 	stfdepx f28,r29,r30
  54:	7c 01 14 06 	lbdx    r0,r1,r2
  58:	7d 8d 74 46 	lhdx    r12,r13,r14
  5c:	7c 64 2c 86 	lwdx    r3,r4,r5
  60:	7f 5b e6 46 	lfddx   f26,r27,r28
  64:	7d f0 8c c6 	lddx    r15,r16,r17
  68:	7c c7 45 06 	stbdx   r6,r7,r8
  6c:	7e 53 a5 46 	sthdx   r18,r19,r20
  70:	7d 2a 5d 86 	stwdx   r9,r10,r11
  74:	7f be ff 46 	stfddx  f29,r30,r31
  78:	7e b6 bd c6 	stddx   r21,r22,r23
  7c:	7c 20 0d ec 	dcbal   r0,r1
  80:	7c 26 3f ec 	dcbzl   r6,r7
  84:	7c 1f 00 7e 	dcbstep r31,r0
  88:	7c 01 10 fe 	dcbfep  r1,r2
  8c:	7c 64 29 fe 	dcbtstep r3,r4,r5
  90:	7c c7 42 7e 	dcbtep  r6,r7,r8
  94:	7c 0b 67 fe 	dcbzep  r11,r12
  98:	7c 00 06 26 	tlbilx  0,0,r0
  9c:	7c 20 06 26 	tlbilx  1,0,r0
  a0:	7c 62 1e 26 	tlbilx  3,r2,r3
  a4:	7c 64 2e 26 	tlbilx  3,r4,r5
@


1.1
log
@ppc e500mc support
@
text
@d25 1
a25 1
  3c:	7d ae 7c be 	lfdepx  r13,r14,r15
d30 1
a30 1
  50:	7f 9d f5 be 	stfdepx r28,r29,r30
@


1.1.2.1
log
@backport 2009-02-19  Peter Bergner  <bergner@@vnet.ibm.com>
@
text
@d25 1
a25 1
  3c:	7d ae 7c be 	lfdepx  f13,r14,r15
d30 1
a30 1
  50:	7f 9d f5 be 	stfdepx f28,r29,r30
@


1.1.2.2
log
@backport 2009-02-26  Peter Bergner  <bergner@@vnet.ibm.com>
@
text
@d9 1
a9 1
0+00 <start>:
d17 35
a51 40
  1c:	7c 00 00 7c 	wait    
  20:	7c 00 00 7c 	wait    
  24:	7c 20 00 7c 	waitrsv
  28:	7c 20 00 7c 	waitrsv
  2c:	7c 40 00 7c 	waitimpl
  30:	7c 40 00 7c 	waitimpl
  34:	7f 9c e3 78 	mdors
  38:	7c 00 02 1c 	ehpriv
  3c:	7c 18 cb c6 	dsn     r24,r25
  40:	7c 22 18 be 	lbepx   r1,r2,r3
  44:	7c 85 32 3e 	lhepx   r4,r5,r6
  48:	7c e8 48 3e 	lwepx   r7,r8,r9
  4c:	7d 4b 60 3a 	ldepx   r10,r11,r12
  50:	7d ae 7c be 	lfdepx  f13,r14,r15
  54:	7e 11 91 be 	stbepx  r16,r17,r18
  58:	7e 74 ab 3e 	sthepx  r19,r20,r21
  5c:	7e d7 c1 3e 	stwepx  r22,r23,r24
  60:	7f 3a d9 3a 	stdepx  r25,r26,r27
  64:	7f 9d f5 be 	stfdepx f28,r29,r30
  68:	7c 01 14 06 	lbdx    r0,r1,r2
  6c:	7d 8d 74 46 	lhdx    r12,r13,r14
  70:	7c 64 2c 86 	lwdx    r3,r4,r5
  74:	7f 5b e6 46 	lfddx   f26,r27,r28
  78:	7d f0 8c c6 	lddx    r15,r16,r17
  7c:	7c c7 45 06 	stbdx   r6,r7,r8
  80:	7e 53 a5 46 	sthdx   r18,r19,r20
  84:	7d 2a 5d 86 	stwdx   r9,r10,r11
  88:	7f be ff 46 	stfddx  f29,r30,r31
  8c:	7e b6 bd c6 	stddx   r21,r22,r23
  90:	7c 20 0d ec 	dcbal   r0,r1
  94:	7c 26 3f ec 	dcbzl   r6,r7
  98:	7c 1f 00 7e 	dcbstep r31,r0
  9c:	7c 01 10 fe 	dcbfep  r1,r2
  a0:	7c 64 29 fe 	dcbtstep r3,r4,r5
  a4:	7c c7 42 7e 	dcbtep  r6,r7,r8
  a8:	7c 0b 67 fe 	dcbzep  r11,r12
  ac:	7c 00 06 26 	tlbilx  0,0,r0
  b0:	7c 20 06 26 	tlbilx  1,0,r0
  b4:	7c 62 1e 26 	tlbilx  3,r2,r3
  b8:	7c 64 2e 26 	tlbilx  3,r4,r5
@


