
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010d38 <.init>:
   10d38:	push	{r3, lr}
   10d3c:	bl	10fec <__lxstat64@plt+0x48>
   10d40:	pop	{r3, pc}

Disassembly of section .plt:

00010d44 <calloc@plt-0x14>:
   10d44:	push	{lr}		; (str lr, [sp, #-4]!)
   10d48:	ldr	lr, [pc, #4]	; 10d54 <calloc@plt-0x4>
   10d4c:	add	lr, pc, lr
   10d50:	ldr	pc, [lr, #8]!
   10d54:	andeq	r7, r1, ip, lsr #5

00010d58 <calloc@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #94208	; 0x17000
   10d60:	ldr	pc, [ip, #684]!	; 0x2ac

00010d64 <fputs_unlocked@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #94208	; 0x17000
   10d6c:	ldr	pc, [ip, #676]!	; 0x2a4

00010d70 <raise@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #94208	; 0x17000
   10d78:	ldr	pc, [ip, #668]!	; 0x29c

00010d7c <strcmp@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #94208	; 0x17000
   10d84:	ldr	pc, [ip, #660]!	; 0x294

00010d88 <strtol@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #94208	; 0x17000
   10d90:	ldr	pc, [ip, #652]!	; 0x28c

00010d94 <fflush@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #94208	; 0x17000
   10d9c:	ldr	pc, [ip, #644]!	; 0x284

00010da0 <free@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #94208	; 0x17000
   10da8:	ldr	pc, [ip, #636]!	; 0x27c

00010dac <_exit@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #94208	; 0x17000
   10db4:	ldr	pc, [ip, #628]!	; 0x274

00010db8 <memcpy@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #94208	; 0x17000
   10dc0:	ldr	pc, [ip, #620]!	; 0x26c

00010dc4 <mbsinit@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #94208	; 0x17000
   10dcc:	ldr	pc, [ip, #612]!	; 0x264

00010dd0 <dcgettext@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #94208	; 0x17000
   10dd8:	ldr	pc, [ip, #604]!	; 0x25c

00010ddc <realloc@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #94208	; 0x17000
   10de4:	ldr	pc, [ip, #596]!	; 0x254

00010de8 <textdomain@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #94208	; 0x17000
   10df0:	ldr	pc, [ip, #588]!	; 0x24c

00010df4 <geteuid@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #94208	; 0x17000
   10dfc:	ldr	pc, [ip, #580]!	; 0x244

00010e00 <iswprint@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #94208	; 0x17000
   10e08:	ldr	pc, [ip, #572]!	; 0x23c

00010e0c <getegid@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #94208	; 0x17000
   10e14:	ldr	pc, [ip, #564]!	; 0x234

00010e18 <fwrite@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #94208	; 0x17000
   10e20:	ldr	pc, [ip, #556]!	; 0x22c

00010e24 <lseek64@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #94208	; 0x17000
   10e2c:	ldr	pc, [ip, #548]!	; 0x224

00010e30 <__ctype_get_mb_cur_max@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #94208	; 0x17000
   10e38:	ldr	pc, [ip, #540]!	; 0x21c

00010e3c <__fpending@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #94208	; 0x17000
   10e44:	ldr	pc, [ip, #532]!	; 0x214

00010e48 <mbrtowc@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #94208	; 0x17000
   10e50:	ldr	pc, [ip, #524]!	; 0x20c

00010e54 <error@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #94208	; 0x17000
   10e5c:	ldr	pc, [ip, #516]!	; 0x204

00010e60 <malloc@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #94208	; 0x17000
   10e68:	ldr	pc, [ip, #508]!	; 0x1fc

00010e6c <error_at_line@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #94208	; 0x17000
   10e74:	ldr	pc, [ip, #500]!	; 0x1f4

00010e78 <__libc_start_main@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #94208	; 0x17000
   10e80:	ldr	pc, [ip, #492]!	; 0x1ec

00010e84 <__freading@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #94208	; 0x17000
   10e8c:	ldr	pc, [ip, #484]!	; 0x1e4

00010e90 <__gmon_start__@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #94208	; 0x17000
   10e98:	ldr	pc, [ip, #476]!	; 0x1dc

00010e9c <__ctype_b_loc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #94208	; 0x17000
   10ea4:	ldr	pc, [ip, #468]!	; 0x1d4

00010ea8 <exit@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #94208	; 0x17000
   10eb0:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb4 <bcmp@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #94208	; 0x17000
   10ebc:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec0 <strlen@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #94208	; 0x17000
   10ec8:	ldr	pc, [ip, #444]!	; 0x1bc

00010ecc <__errno_location@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #94208	; 0x17000
   10ed4:	ldr	pc, [ip, #436]!	; 0x1b4

00010ed8 <__cxa_atexit@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #94208	; 0x17000
   10ee0:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee4 <__vasprintf_chk@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #94208	; 0x17000
   10eec:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef0 <memset@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #94208	; 0x17000
   10ef8:	ldr	pc, [ip, #412]!	; 0x19c

00010efc <__printf_chk@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #94208	; 0x17000
   10f04:	ldr	pc, [ip, #404]!	; 0x194

00010f08 <fileno@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #94208	; 0x17000
   10f10:	ldr	pc, [ip, #396]!	; 0x18c

00010f14 <__fprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #94208	; 0x17000
   10f1c:	ldr	pc, [ip, #388]!	; 0x184

00010f20 <fclose@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #94208	; 0x17000
   10f28:	ldr	pc, [ip, #380]!	; 0x17c

00010f2c <fseeko64@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #94208	; 0x17000
   10f34:	ldr	pc, [ip, #372]!	; 0x174

00010f38 <setlocale@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #94208	; 0x17000
   10f40:	ldr	pc, [ip, #364]!	; 0x16c

00010f44 <strrchr@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #94208	; 0x17000
   10f4c:	ldr	pc, [ip, #356]!	; 0x164

00010f50 <nl_langinfo@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #94208	; 0x17000
   10f58:	ldr	pc, [ip, #348]!	; 0x15c

00010f5c <euidaccess@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #94208	; 0x17000
   10f64:	ldr	pc, [ip, #340]!	; 0x154

00010f68 <bindtextdomain@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #94208	; 0x17000
   10f70:	ldr	pc, [ip, #332]!	; 0x14c

00010f74 <__xstat64@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #94208	; 0x17000
   10f7c:	ldr	pc, [ip, #324]!	; 0x144

00010f80 <isatty@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #94208	; 0x17000
   10f88:	ldr	pc, [ip, #316]!	; 0x13c

00010f8c <strncmp@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #94208	; 0x17000
   10f94:	ldr	pc, [ip, #308]!	; 0x134

00010f98 <abort@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #94208	; 0x17000
   10fa0:	ldr	pc, [ip, #300]!	; 0x12c

00010fa4 <__lxstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #94208	; 0x17000
   10fac:	ldr	pc, [ip, #292]!	; 0x124

Disassembly of section .text:

00010fb0 <.text>:
   10fb0:	mov	fp, #0
   10fb4:	mov	lr, #0
   10fb8:	pop	{r1}		; (ldr r1, [sp], #4)
   10fbc:	mov	r2, sp
   10fc0:	push	{r2}		; (str r2, [sp, #-4]!)
   10fc4:	push	{r0}		; (str r0, [sp, #-4]!)
   10fc8:	ldr	ip, [pc, #16]	; 10fe0 <__lxstat64@plt+0x3c>
   10fcc:	push	{ip}		; (str ip, [sp, #-4]!)
   10fd0:	ldr	r0, [pc, #12]	; 10fe4 <__lxstat64@plt+0x40>
   10fd4:	ldr	r3, [pc, #12]	; 10fe8 <__lxstat64@plt+0x44>
   10fd8:	bl	10e78 <__libc_start_main@plt>
   10fdc:	bl	10f98 <abort@plt>
   10fe0:	andeq	r6, r1, r4, ror #13
   10fe4:	andeq	r1, r1, r4, ror #8
   10fe8:	andeq	r6, r1, r4, lsl #13
   10fec:	ldr	r3, [pc, #20]	; 11008 <__lxstat64@plt+0x64>
   10ff0:	ldr	r2, [pc, #20]	; 1100c <__lxstat64@plt+0x68>
   10ff4:	add	r3, pc, r3
   10ff8:	ldr	r2, [r3, r2]
   10ffc:	cmp	r2, #0
   11000:	bxeq	lr
   11004:	b	10e90 <__gmon_start__@plt>
   11008:	andeq	r7, r1, r4
   1100c:	ldrdeq	r0, [r0], -r4
   11010:	ldr	r0, [pc, #24]	; 11030 <__lxstat64@plt+0x8c>
   11014:	ldr	r3, [pc, #24]	; 11034 <__lxstat64@plt+0x90>
   11018:	cmp	r3, r0
   1101c:	bxeq	lr
   11020:	ldr	r3, [pc, #16]	; 11038 <__lxstat64@plt+0x94>
   11024:	cmp	r3, #0
   11028:	bxeq	lr
   1102c:	bx	r3
   11030:	andeq	r8, r2, r8, lsr #2
   11034:	andeq	r8, r2, r8, lsr #2
   11038:	andeq	r0, r0, r0
   1103c:	ldr	r0, [pc, #36]	; 11068 <__lxstat64@plt+0xc4>
   11040:	ldr	r1, [pc, #36]	; 1106c <__lxstat64@plt+0xc8>
   11044:	sub	r1, r1, r0
   11048:	asr	r1, r1, #2
   1104c:	add	r1, r1, r1, lsr #31
   11050:	asrs	r1, r1, #1
   11054:	bxeq	lr
   11058:	ldr	r3, [pc, #16]	; 11070 <__lxstat64@plt+0xcc>
   1105c:	cmp	r3, #0
   11060:	bxeq	lr
   11064:	bx	r3
   11068:	andeq	r8, r2, r8, lsr #2
   1106c:	andeq	r8, r2, r8, lsr #2
   11070:	andeq	r0, r0, r0
   11074:	push	{r4, lr}
   11078:	ldr	r4, [pc, #24]	; 11098 <__lxstat64@plt+0xf4>
   1107c:	ldrb	r3, [r4]
   11080:	cmp	r3, #0
   11084:	popne	{r4, pc}
   11088:	bl	11010 <__lxstat64@plt+0x6c>
   1108c:	mov	r3, #1
   11090:	strb	r3, [r4]
   11094:	pop	{r4, pc}
   11098:	andeq	r8, r2, r8, lsr r1
   1109c:	b	1103c <__lxstat64@plt+0x98>
   110a0:	push	{fp, lr}
   110a4:	mov	fp, sp
   110a8:	sub	sp, sp, #56	; 0x38
   110ac:	mov	r4, r0
   110b0:	cmp	r0, #0
   110b4:	bne	11420 <__lxstat64@plt+0x47c>
   110b8:	movw	r1, #26419	; 0x6733
   110bc:	mov	r0, #0
   110c0:	mov	r2, #5
   110c4:	movt	r1, #1
   110c8:	bl	10dd0 <dcgettext@plt>
   110cc:	movw	r7, #33076	; 0x8134
   110d0:	movt	r7, #2
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d64 <fputs_unlocked@plt>
   110dc:	movw	r1, #26504	; 0x6788
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10dd0 <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d64 <fputs_unlocked@plt>
   110f8:	movw	r1, #26553	; 0x67b9
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10dd0 <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d64 <fputs_unlocked@plt>
   11114:	movw	r1, #26598	; 0x67e6
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10dd0 <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d64 <fputs_unlocked@plt>
   11130:	movw	r1, #26652	; 0x681c
   11134:	mov	r0, #0
   11138:	mov	r2, #5
   1113c:	movt	r1, #1
   11140:	bl	10dd0 <dcgettext@plt>
   11144:	ldr	r1, [r7]
   11148:	bl	10d64 <fputs_unlocked@plt>
   1114c:	movw	r1, #26772	; 0x6894
   11150:	mov	r0, #0
   11154:	mov	r2, #5
   11158:	movt	r1, #1
   1115c:	bl	10dd0 <dcgettext@plt>
   11160:	ldr	r1, [r7]
   11164:	bl	10d64 <fputs_unlocked@plt>
   11168:	movw	r1, #27021	; 0x698d
   1116c:	mov	r0, #0
   11170:	mov	r2, #5
   11174:	movt	r1, #1
   11178:	bl	10dd0 <dcgettext@plt>
   1117c:	ldr	r1, [r7]
   11180:	bl	10d64 <fputs_unlocked@plt>
   11184:	movw	r1, #27271	; 0x6a87
   11188:	mov	r0, #0
   1118c:	mov	r2, #5
   11190:	movt	r1, #1
   11194:	bl	10dd0 <dcgettext@plt>
   11198:	ldr	r1, [r7]
   1119c:	bl	10d64 <fputs_unlocked@plt>
   111a0:	movw	r1, #27647	; 0x6bff
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10dd0 <dcgettext@plt>
   111b4:	ldr	r1, [r7]
   111b8:	bl	10d64 <fputs_unlocked@plt>
   111bc:	movw	r1, #27836	; 0x6cbc
   111c0:	mov	r0, #0
   111c4:	mov	r2, #5
   111c8:	movt	r1, #1
   111cc:	bl	10dd0 <dcgettext@plt>
   111d0:	ldr	r1, [r7]
   111d4:	bl	10d64 <fputs_unlocked@plt>
   111d8:	movw	r1, #28007	; 0x6d67
   111dc:	mov	r0, #0
   111e0:	mov	r2, #5
   111e4:	movt	r1, #1
   111e8:	bl	10dd0 <dcgettext@plt>
   111ec:	ldr	r1, [r7]
   111f0:	bl	10d64 <fputs_unlocked@plt>
   111f4:	movw	r1, #28282	; 0x6e7a
   111f8:	mov	r0, #0
   111fc:	mov	r2, #5
   11200:	movt	r1, #1
   11204:	bl	10dd0 <dcgettext@plt>
   11208:	ldr	r1, [r7]
   1120c:	bl	10d64 <fputs_unlocked@plt>
   11210:	movw	r1, #28642	; 0x6fe2
   11214:	mov	r0, #0
   11218:	mov	r2, #5
   1121c:	movt	r1, #1
   11220:	bl	10dd0 <dcgettext@plt>
   11224:	ldr	r1, [r7]
   11228:	bl	10d64 <fputs_unlocked@plt>
   1122c:	movw	r1, #28929	; 0x7101
   11230:	mov	r0, #0
   11234:	mov	r2, #5
   11238:	movt	r1, #1
   1123c:	bl	10dd0 <dcgettext@plt>
   11240:	ldr	r1, [r7]
   11244:	bl	10d64 <fputs_unlocked@plt>
   11248:	movw	r1, #29154	; 0x71e2
   1124c:	mov	r0, #0
   11250:	mov	r2, #5
   11254:	movt	r1, #1
   11258:	bl	10dd0 <dcgettext@plt>
   1125c:	ldr	r1, [r7]
   11260:	bl	10d64 <fputs_unlocked@plt>
   11264:	movw	r1, #29276	; 0x725c
   11268:	mov	r0, #0
   1126c:	mov	r2, #5
   11270:	movt	r1, #1
   11274:	bl	10dd0 <dcgettext@plt>
   11278:	ldr	r1, [r7]
   1127c:	bl	10d64 <fputs_unlocked@plt>
   11280:	movw	r1, #29412	; 0x72e4
   11284:	mov	r0, #0
   11288:	mov	r2, #5
   1128c:	movt	r1, #1
   11290:	bl	10dd0 <dcgettext@plt>
   11294:	movw	r1, #29603	; 0x73a3
   11298:	mov	r5, r0
   1129c:	mov	r0, #0
   112a0:	mov	r2, #5
   112a4:	movt	r1, #1
   112a8:	bl	10dd0 <dcgettext@plt>
   112ac:	mov	r2, r0
   112b0:	mov	r0, #1
   112b4:	mov	r1, r5
   112b8:	bl	10efc <__printf_chk@plt>
   112bc:	movw	r0, #30336	; 0x7680
   112c0:	mov	r2, #48	; 0x30
   112c4:	movw	r5, #29615	; 0x73af
   112c8:	mov	r6, sp
   112cc:	movt	r0, #1
   112d0:	movt	r5, #1
   112d4:	add	r3, r0, #16
   112d8:	add	r1, r0, #32
   112dc:	vld1.64	{d18-d19}, [r0], r2
   112e0:	vld1.64	{d20-d21}, [r3]
   112e4:	vld1.64	{d16-d17}, [r1]
   112e8:	vldr	d22, [r0]
   112ec:	add	r0, r6, #16
   112f0:	add	r1, r6, #32
   112f4:	vst1.64	{d20-d21}, [r0]
   112f8:	mov	r0, r6
   112fc:	vst1.64	{d16-d17}, [r1]
   11300:	mov	r1, r5
   11304:	vst1.64	{d18-d19}, [r0], r2
   11308:	vstr	d22, [r0]
   1130c:	mov	r0, r5
   11310:	bl	10d7c <strcmp@plt>
   11314:	cmp	r0, #0
   11318:	ldrne	r1, [r6, #8]!
   1131c:	cmpne	r1, #0
   11320:	bne	1130c <__lxstat64@plt+0x368>
   11324:	movw	r1, #29830	; 0x7486
   11328:	ldr	r5, [r6, #4]
   1132c:	mov	r0, #0
   11330:	mov	r2, #5
   11334:	movt	r1, #1
   11338:	bl	10dd0 <dcgettext@plt>
   1133c:	movw	r2, #29658	; 0x73da
   11340:	movw	r3, #29853	; 0x749d
   11344:	mov	r1, r0
   11348:	mov	r0, #1
   1134c:	movt	r2, #1
   11350:	movt	r3, #1
   11354:	bl	10efc <__printf_chk@plt>
   11358:	movw	r6, #29615	; 0x73af
   1135c:	cmp	r5, #0
   11360:	mov	r0, #5
   11364:	mov	r1, #0
   11368:	movt	r6, #1
   1136c:	moveq	r5, r6
   11370:	bl	10f38 <setlocale@plt>
   11374:	cmp	r0, #0
   11378:	beq	113b0 <__lxstat64@plt+0x40c>
   1137c:	movw	r1, #29893	; 0x74c5
   11380:	mov	r2, #3
   11384:	movt	r1, #1
   11388:	bl	10f8c <strncmp@plt>
   1138c:	cmp	r0, #0
   11390:	beq	113b0 <__lxstat64@plt+0x40c>
   11394:	movw	r1, #29897	; 0x74c9
   11398:	mov	r0, #0
   1139c:	mov	r2, #5
   113a0:	movt	r1, #1
   113a4:	bl	10dd0 <dcgettext@plt>
   113a8:	ldr	r1, [r7]
   113ac:	bl	10d64 <fputs_unlocked@plt>
   113b0:	movw	r1, #29968	; 0x7510
   113b4:	mov	r0, #0
   113b8:	mov	r2, #5
   113bc:	movt	r1, #1
   113c0:	bl	10dd0 <dcgettext@plt>
   113c4:	movw	r2, #29853	; 0x749d
   113c8:	mov	r1, r0
   113cc:	mov	r0, #1
   113d0:	mov	r3, r6
   113d4:	movt	r2, #1
   113d8:	bl	10efc <__printf_chk@plt>
   113dc:	movw	r1, #29995	; 0x752b
   113e0:	mov	r0, #0
   113e4:	mov	r2, #5
   113e8:	movt	r1, #1
   113ec:	bl	10dd0 <dcgettext@plt>
   113f0:	mov	r1, r0
   113f4:	movw	r0, #29763	; 0x7443
   113f8:	movw	r3, #26552	; 0x67b8
   113fc:	cmp	r5, r6
   11400:	mov	r2, r5
   11404:	movt	r0, #1
   11408:	movt	r3, #1
   1140c:	moveq	r3, r0
   11410:	mov	r0, #1
   11414:	bl	10efc <__printf_chk@plt>
   11418:	mov	r0, r4
   1141c:	bl	10ea8 <exit@plt>
   11420:	movw	r0, #33072	; 0x8130
   11424:	movw	r1, #26380	; 0x670c
   11428:	mov	r2, #5
   1142c:	movt	r0, #2
   11430:	movt	r1, #1
   11434:	ldr	r5, [r0]
   11438:	mov	r0, #0
   1143c:	bl	10dd0 <dcgettext@plt>
   11440:	mov	r2, r0
   11444:	movw	r0, #33104	; 0x8150
   11448:	mov	r1, #1
   1144c:	movt	r0, #2
   11450:	ldr	r3, [r0]
   11454:	mov	r0, r5
   11458:	bl	10f14 <__fprintf_chk@plt>
   1145c:	mov	r0, r4
   11460:	bl	10ea8 <exit@plt>
   11464:	push	{r4, r5, r6, r7, fp, lr}
   11468:	add	fp, sp, #16
   1146c:	sub	sp, sp, #16
   11470:	mov	r4, r0
   11474:	ldr	r0, [r1]
   11478:	mov	r5, r1
   1147c:	bl	12edc <__lxstat64@plt+0x1f38>
   11480:	movw	r1, #26552	; 0x67b8
   11484:	mov	r0, #6
   11488:	movt	r1, #1
   1148c:	bl	10f38 <setlocale@plt>
   11490:	movw	r6, #29662	; 0x73de
   11494:	movw	r1, #29617	; 0x73b1
   11498:	movt	r6, #1
   1149c:	movt	r1, #1
   114a0:	mov	r0, r6
   114a4:	bl	10f68 <bindtextdomain@plt>
   114a8:	mov	r0, r6
   114ac:	bl	10de8 <textdomain@plt>
   114b0:	movw	r0, #32996	; 0x80e4
   114b4:	mov	r1, #2
   114b8:	movt	r0, #2
   114bc:	str	r1, [r0]
   114c0:	movw	r0, #11668	; 0x2d94
   114c4:	movt	r0, #1
   114c8:	bl	166e8 <__lxstat64@plt+0x5744>
   114cc:	movw	r7, #33084	; 0x813c
   114d0:	cmp	r4, #2
   114d4:	movt	r7, #2
   114d8:	str	r5, [r7]
   114dc:	bne	11568 <__lxstat64@plt+0x5c4>
   114e0:	ldr	r6, [r5, #4]
   114e4:	movw	r1, #29641	; 0x73c9
   114e8:	movt	r1, #1
   114ec:	mov	r0, r6
   114f0:	bl	10d7c <strcmp@plt>
   114f4:	cmp	r0, #0
   114f8:	beq	115f0 <__lxstat64@plt+0x64c>
   114fc:	movw	r1, #29648	; 0x73d0
   11500:	mov	r0, r6
   11504:	movt	r1, #1
   11508:	bl	10d7c <strcmp@plt>
   1150c:	cmp	r0, #0
   11510:	bne	1156c <__lxstat64@plt+0x5c8>
   11514:	movw	r0, #32992	; 0x80e0
   11518:	movw	r1, #29689	; 0x73f9
   1151c:	movw	r2, #29672	; 0x73e8
   11520:	mov	r5, #0
   11524:	movt	r0, #2
   11528:	movt	r2, #1
   1152c:	movt	r1, #1
   11530:	ldr	r3, [r0]
   11534:	movw	r0, #33076	; 0x8134
   11538:	str	r2, [sp]
   1153c:	movw	r2, #29658	; 0x73da
   11540:	stmib	sp, {r1, r5}
   11544:	movw	r1, #29615	; 0x73af
   11548:	movt	r0, #2
   1154c:	movt	r1, #1
   11550:	movt	r2, #1
   11554:	ldr	r0, [r0]
   11558:	bl	156e8 <__lxstat64@plt+0x4744>
   1155c:	mov	r0, r5
   11560:	sub	sp, fp, #16
   11564:	pop	{r4, r5, r6, r7, fp, pc}
   11568:	blt	115c0 <__lxstat64@plt+0x61c>
   1156c:	sub	r6, r4, #1
   11570:	movw	r1, #29706	; 0x740a
   11574:	ldr	r0, [r5, r6, lsl #2]
   11578:	movt	r1, #1
   1157c:	bl	10d7c <strcmp@plt>
   11580:	cmp	r0, #0
   11584:	bne	115c0 <__lxstat64@plt+0x61c>
   11588:	mov	r5, #1
   1158c:	cmp	r4, #3
   11590:	str	r6, [r7, #4]
   11594:	str	r5, [r7, #8]
   11598:	blt	115b4 <__lxstat64@plt+0x610>
   1159c:	sub	r0, r4, #2
   115a0:	bl	11668 <__lxstat64@plt+0x6c4>
   115a4:	ldmib	r7, {r1, r2}
   115a8:	cmp	r2, r1
   115ac:	bne	115f8 <__lxstat64@plt+0x654>
   115b0:	eor	r5, r0, #1
   115b4:	mov	r0, r5
   115b8:	sub	sp, fp, #16
   115bc:	pop	{r4, r5, r6, r7, fp, pc}
   115c0:	movw	r1, #29708	; 0x740c
   115c4:	mov	r0, #0
   115c8:	mov	r2, #5
   115cc:	movt	r1, #1
   115d0:	bl	10dd0 <dcgettext@plt>
   115d4:	mov	r4, r0
   115d8:	movw	r0, #29706	; 0x740a
   115dc:	movt	r0, #1
   115e0:	bl	14ea0 <__lxstat64@plt+0x3efc>
   115e4:	mov	r1, r0
   115e8:	mov	r0, r4
   115ec:	bl	1162c <__lxstat64@plt+0x688>
   115f0:	mov	r0, #0
   115f4:	bl	110a0 <__lxstat64@plt+0xfc>
   115f8:	movw	r1, #29719	; 0x7417
   115fc:	mov	r0, #0
   11600:	mov	r2, #5
   11604:	movt	r1, #1
   11608:	bl	10dd0 <dcgettext@plt>
   1160c:	mov	r4, r0
   11610:	ldr	r0, [r7]
   11614:	ldr	r1, [r7, #8]
   11618:	ldr	r0, [r0, r1, lsl #2]
   1161c:	bl	14ea0 <__lxstat64@plt+0x3efc>
   11620:	mov	r1, r0
   11624:	mov	r0, r4
   11628:	bl	1162c <__lxstat64@plt+0x688>
   1162c:	sub	sp, sp, #12
   11630:	push	{fp, lr}
   11634:	mov	fp, sp
   11638:	sub	sp, sp, #4
   1163c:	mov	ip, r0
   11640:	add	r0, fp, #8
   11644:	stm	r0, {r1, r2, r3}
   11648:	add	r3, fp, #8
   1164c:	mov	r0, #0
   11650:	mov	r1, #0
   11654:	mov	r2, ip
   11658:	str	r3, [sp]
   1165c:	bl	1511c <__lxstat64@plt+0x4178>
   11660:	mov	r0, #2
   11664:	bl	10ea8 <exit@plt>
   11668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1166c:	add	fp, sp, #28
   11670:	sub	sp, sp, #4
   11674:	sub	r1, r0, #1
   11678:	cmp	r1, #3
   1167c:	bhi	117ec <__lxstat64@plt+0x848>
   11680:	add	r0, pc, #0
   11684:	ldr	pc, [r0, r1, lsl #2]
   11688:	muleq	r1, r8, r6
   1168c:	muleq	r1, r0, r7
   11690:	andeq	r1, r1, ip, asr #13
   11694:	ldrdeq	r1, [r1], -r8
   11698:	movw	r0, #33084	; 0x813c
   1169c:	movt	r0, #2
   116a0:	ldr	r2, [r0, #8]
   116a4:	ldr	r1, [r0]
   116a8:	add	r3, r2, #1
   116ac:	str	r3, [r0, #8]
   116b0:	ldr	r0, [r1, r2, lsl #2]
   116b4:	ldrb	r9, [r0]
   116b8:	cmp	r9, #0
   116bc:	movwne	r9, #1
   116c0:	and	r0, r9, #1
   116c4:	sub	sp, fp, #28
   116c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   116cc:	sub	sp, fp, #28
   116d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116d4:	b	11944 <__lxstat64@plt+0x9a0>
   116d8:	movw	r5, #33084	; 0x813c
   116dc:	movw	r1, #30046	; 0x755e
   116e0:	movt	r5, #2
   116e4:	movt	r1, #1
   116e8:	ldr	r7, [r5]
   116ec:	ldr	r6, [r5, #8]
   116f0:	ldr	r4, [r7, r6, lsl #2]
   116f4:	mov	r0, r4
   116f8:	bl	10d7c <strcmp@plt>
   116fc:	cmp	r0, #0
   11700:	beq	118c0 <__lxstat64@plt+0x91c>
   11704:	movw	r1, #30048	; 0x7560
   11708:	mov	r0, r4
   1170c:	movt	r1, #1
   11710:	bl	10d7c <strcmp@plt>
   11714:	cmp	r0, #0
   11718:	bne	11800 <__lxstat64@plt+0x85c>
   1171c:	add	r4, r6, #3
   11720:	movw	r1, #30733	; 0x780d
   11724:	ldr	r0, [r7, r4, lsl #2]
   11728:	movt	r1, #1
   1172c:	bl	10d7c <strcmp@plt>
   11730:	cmp	r0, #0
   11734:	bne	11800 <__lxstat64@plt+0x85c>
   11738:	add	r0, r6, #1
   1173c:	movw	r1, #30046	; 0x755e
   11740:	str	r0, [r5, #8]
   11744:	movt	r1, #1
   11748:	ldr	r8, [r7, r0, lsl #2]
   1174c:	mov	r0, r8
   11750:	bl	10d7c <strcmp@plt>
   11754:	cmp	r0, #0
   11758:	beq	11910 <__lxstat64@plt+0x96c>
   1175c:	ldrb	r0, [r8]
   11760:	cmp	r0, #45	; 0x2d
   11764:	bne	1193c <__lxstat64@plt+0x998>
   11768:	ldrb	r0, [r8, #1]
   1176c:	cmp	r0, #0
   11770:	beq	1193c <__lxstat64@plt+0x998>
   11774:	ldrb	r0, [r8, #2]
   11778:	cmp	r0, #0
   1177c:	bne	1193c <__lxstat64@plt+0x998>
   11780:	bl	11ba8 <__lxstat64@plt+0xc04>
   11784:	ldr	r4, [r5, #8]
   11788:	mov	r9, r0
   1178c:	b	11928 <__lxstat64@plt+0x984>
   11790:	movw	r6, #33084	; 0x813c
   11794:	movw	r1, #30046	; 0x755e
   11798:	movt	r6, #2
   1179c:	movt	r1, #1
   117a0:	ldr	r5, [r6]
   117a4:	ldr	r7, [r6, #8]
   117a8:	ldr	r4, [r5, r7, lsl #2]
   117ac:	mov	r0, r4
   117b0:	bl	10d7c <strcmp@plt>
   117b4:	cmp	r0, #0
   117b8:	beq	118e8 <__lxstat64@plt+0x944>
   117bc:	ldrb	r0, [r4]
   117c0:	cmp	r0, #45	; 0x2d
   117c4:	bne	1193c <__lxstat64@plt+0x998>
   117c8:	ldrb	r0, [r4, #1]
   117cc:	cmp	r0, #0
   117d0:	beq	1193c <__lxstat64@plt+0x998>
   117d4:	ldrb	r0, [r4, #2]
   117d8:	cmp	r0, #0
   117dc:	bne	1193c <__lxstat64@plt+0x998>
   117e0:	sub	sp, fp, #28
   117e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117e8:	b	11ba8 <__lxstat64@plt+0xc04>
   117ec:	cmp	r0, #1
   117f0:	blt	11940 <__lxstat64@plt+0x99c>
   117f4:	movw	r0, #33084	; 0x813c
   117f8:	movt	r0, #2
   117fc:	ldr	r6, [r0, #8]
   11800:	movw	r4, #33084	; 0x813c
   11804:	movt	r4, #2
   11808:	ldr	r0, [r4, #4]
   1180c:	cmp	r6, r0
   11810:	bge	1193c <__lxstat64@plt+0x998>
   11814:	bl	12ac8 <__lxstat64@plt+0x1b24>
   11818:	mov	r5, r0
   1181c:	ldmib	r4, {r0, r6}
   11820:	mov	r9, #0
   11824:	cmp	r6, r0
   11828:	bge	118b0 <__lxstat64@plt+0x90c>
   1182c:	movw	sl, #30123	; 0x75ab
   11830:	movw	r8, #30126	; 0x75ae
   11834:	mov	r9, #0
   11838:	movt	sl, #1
   1183c:	movt	r8, #1
   11840:	ldr	r0, [r4]
   11844:	mov	r1, sl
   11848:	ldr	r7, [r0, r6, lsl #2]
   1184c:	mov	r0, r7
   11850:	bl	10d7c <strcmp@plt>
   11854:	cmp	r0, #0
   11858:	bne	1187c <__lxstat64@plt+0x8d8>
   1185c:	add	r0, r6, #1
   11860:	str	r0, [r4, #8]
   11864:	bl	12ac8 <__lxstat64@plt+0x1b24>
   11868:	and	r5, r5, r0
   1186c:	ldmib	r4, {r0, r6}
   11870:	cmp	r6, r0
   11874:	blt	11840 <__lxstat64@plt+0x89c>
   11878:	b	118b0 <__lxstat64@plt+0x90c>
   1187c:	mov	r0, r7
   11880:	mov	r1, r8
   11884:	orr	r9, r9, r5
   11888:	bl	10d7c <strcmp@plt>
   1188c:	cmp	r0, #0
   11890:	bne	118b4 <__lxstat64@plt+0x910>
   11894:	add	r0, r6, #1
   11898:	str	r0, [r4, #8]
   1189c:	bl	12ac8 <__lxstat64@plt+0x1b24>
   118a0:	mov	r5, r0
   118a4:	ldmib	r4, {r0, r6}
   118a8:	cmp	r6, r0
   118ac:	blt	11840 <__lxstat64@plt+0x89c>
   118b0:	orr	r9, r9, r5
   118b4:	and	r0, r9, #1
   118b8:	sub	sp, fp, #28
   118bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118c0:	add	r0, r6, #1
   118c4:	str	r0, [r5, #8]
   118c8:	ldr	r1, [r5, #4]
   118cc:	cmp	r0, r1
   118d0:	bge	1193c <__lxstat64@plt+0x998>
   118d4:	bl	11944 <__lxstat64@plt+0x9a0>
   118d8:	eor	r9, r0, #1
   118dc:	and	r0, r9, #1
   118e0:	sub	sp, fp, #28
   118e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118e8:	add	r0, r7, #2
   118ec:	str	r0, [r6, #8]
   118f0:	add	r0, r5, r7, lsl #2
   118f4:	ldr	r0, [r0, #4]
   118f8:	ldrb	r0, [r0]
   118fc:	clz	r0, r0
   11900:	lsr	r9, r0, #5
   11904:	and	r0, r9, #1
   11908:	sub	sp, fp, #28
   1190c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11910:	add	r0, r7, r6, lsl #2
   11914:	str	r4, [r5, #8]
   11918:	ldr	r0, [r0, #8]
   1191c:	ldrb	r0, [r0]
   11920:	clz	r0, r0
   11924:	lsr	r9, r0, #5
   11928:	add	r0, r4, #1
   1192c:	str	r0, [r5, #8]
   11930:	and	r0, r9, #1
   11934:	sub	sp, fp, #28
   11938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1193c:	bl	12318 <__lxstat64@plt+0x1374>
   11940:	bl	10f98 <abort@plt>
   11944:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11948:	add	fp, sp, #28
   1194c:	sub	sp, sp, #4
   11950:	movw	r6, #33084	; 0x813c
   11954:	movt	r6, #2
   11958:	ldr	r8, [r6, #8]
   1195c:	ldr	r7, [r6]
   11960:	add	r4, r8, #1
   11964:	ldr	r9, [r7, r4, lsl #2]
   11968:	mov	r0, r9
   1196c:	bl	12420 <__lxstat64@plt+0x147c>
   11970:	cmp	r0, #0
   11974:	beq	11988 <__lxstat64@plt+0x9e4>
   11978:	mov	r0, #0
   1197c:	sub	sp, fp, #28
   11980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11984:	b	12554 <__lxstat64@plt+0x15b0>
   11988:	ldr	r5, [r7, r8, lsl #2]
   1198c:	movw	r1, #30046	; 0x755e
   11990:	movt	r1, #1
   11994:	mov	r0, r5
   11998:	bl	10d7c <strcmp@plt>
   1199c:	cmp	r0, #0
   119a0:	beq	11ac0 <__lxstat64@plt+0xb1c>
   119a4:	movw	r1, #30048	; 0x7560
   119a8:	mov	r0, r5
   119ac:	movt	r1, #1
   119b0:	bl	10d7c <strcmp@plt>
   119b4:	cmp	r0, #0
   119b8:	bne	119d8 <__lxstat64@plt+0xa34>
   119bc:	add	r0, r7, r8, lsl #2
   119c0:	movw	r1, #30733	; 0x780d
   119c4:	movt	r1, #1
   119c8:	ldr	r0, [r0, #8]
   119cc:	bl	10d7c <strcmp@plt>
   119d0:	cmp	r0, #0
   119d4:	beq	11b4c <__lxstat64@plt+0xba8>
   119d8:	movw	r1, #30123	; 0x75ab
   119dc:	mov	r0, r9
   119e0:	movt	r1, #1
   119e4:	bl	10d7c <strcmp@plt>
   119e8:	cmp	r0, #0
   119ec:	beq	11a08 <__lxstat64@plt+0xa64>
   119f0:	movw	r1, #30126	; 0x75ae
   119f4:	mov	r0, r9
   119f8:	movt	r1, #1
   119fc:	bl	10d7c <strcmp@plt>
   11a00:	cmp	r0, #0
   11a04:	bne	11b70 <__lxstat64@plt+0xbcc>
   11a08:	ldr	r0, [r6, #4]
   11a0c:	cmp	r8, r0
   11a10:	bge	11b6c <__lxstat64@plt+0xbc8>
   11a14:	bl	12ac8 <__lxstat64@plt+0x1b24>
   11a18:	mov	r4, r0
   11a1c:	ldmib	r6, {r0, r5}
   11a20:	mov	r9, #0
   11a24:	cmp	r5, r0
   11a28:	bge	11ab0 <__lxstat64@plt+0xb0c>
   11a2c:	movw	sl, #30123	; 0x75ab
   11a30:	movw	r8, #30126	; 0x75ae
   11a34:	mov	r9, #0
   11a38:	movt	sl, #1
   11a3c:	movt	r8, #1
   11a40:	ldr	r0, [r6]
   11a44:	mov	r1, sl
   11a48:	ldr	r7, [r0, r5, lsl #2]
   11a4c:	mov	r0, r7
   11a50:	bl	10d7c <strcmp@plt>
   11a54:	cmp	r0, #0
   11a58:	bne	11a7c <__lxstat64@plt+0xad8>
   11a5c:	add	r0, r5, #1
   11a60:	str	r0, [r6, #8]
   11a64:	bl	12ac8 <__lxstat64@plt+0x1b24>
   11a68:	and	r4, r4, r0
   11a6c:	ldmib	r6, {r0, r5}
   11a70:	cmp	r5, r0
   11a74:	blt	11a40 <__lxstat64@plt+0xa9c>
   11a78:	b	11ab0 <__lxstat64@plt+0xb0c>
   11a7c:	mov	r0, r7
   11a80:	mov	r1, r8
   11a84:	orr	r9, r9, r4
   11a88:	bl	10d7c <strcmp@plt>
   11a8c:	cmp	r0, #0
   11a90:	bne	11ab4 <__lxstat64@plt+0xb10>
   11a94:	add	r0, r5, #1
   11a98:	str	r0, [r6, #8]
   11a9c:	bl	12ac8 <__lxstat64@plt+0x1b24>
   11aa0:	mov	r4, r0
   11aa4:	ldmib	r6, {r0, r5}
   11aa8:	cmp	r5, r0
   11aac:	blt	11a40 <__lxstat64@plt+0xa9c>
   11ab0:	orr	r9, r9, r4
   11ab4:	and	r0, r9, #1
   11ab8:	sub	sp, fp, #28
   11abc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ac0:	str	r4, [r6, #8]
   11ac4:	ldr	r0, [r6, #4]
   11ac8:	cmp	r4, r0
   11acc:	bge	11b6c <__lxstat64@plt+0xbc8>
   11ad0:	movw	r1, #30046	; 0x755e
   11ad4:	mov	r0, r9
   11ad8:	movt	r1, #1
   11adc:	bl	10d7c <strcmp@plt>
   11ae0:	cmp	r0, #0
   11ae4:	beq	11b20 <__lxstat64@plt+0xb7c>
   11ae8:	ldrb	r0, [r9]
   11aec:	cmp	r0, #45	; 0x2d
   11af0:	bne	11b6c <__lxstat64@plt+0xbc8>
   11af4:	ldrb	r0, [r9, #1]
   11af8:	cmp	r0, #0
   11afc:	beq	11b6c <__lxstat64@plt+0xbc8>
   11b00:	ldrb	r0, [r9, #2]
   11b04:	cmp	r0, #0
   11b08:	bne	11b6c <__lxstat64@plt+0xbc8>
   11b0c:	bl	11ba8 <__lxstat64@plt+0xc04>
   11b10:	eor	r9, r0, #1
   11b14:	and	r0, r9, #1
   11b18:	sub	sp, fp, #28
   11b1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b20:	add	r0, r8, #3
   11b24:	str	r0, [r6, #8]
   11b28:	add	r0, r7, r8, lsl #2
   11b2c:	ldr	r0, [r0, #8]
   11b30:	ldrb	r0, [r0]
   11b34:	clz	r0, r0
   11b38:	lsr	r0, r0, #5
   11b3c:	eor	r9, r0, #1
   11b40:	and	r0, r9, #1
   11b44:	sub	sp, fp, #28
   11b48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b4c:	ldrb	r9, [r9]
   11b50:	add	r0, r8, #3
   11b54:	str	r0, [r6, #8]
   11b58:	cmp	r9, #0
   11b5c:	movwne	r9, #1
   11b60:	and	r0, r9, #1
   11b64:	sub	sp, fp, #28
   11b68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b6c:	bl	12318 <__lxstat64@plt+0x1374>
   11b70:	movw	r1, #30129	; 0x75b1
   11b74:	mov	r0, #0
   11b78:	mov	r2, #5
   11b7c:	movt	r1, #1
   11b80:	bl	10dd0 <dcgettext@plt>
   11b84:	mov	r4, r0
   11b88:	ldr	r0, [r6]
   11b8c:	ldr	r1, [r6, #8]
   11b90:	add	r0, r0, r1, lsl #2
   11b94:	ldr	r0, [r0, #4]
   11b98:	bl	14ea0 <__lxstat64@plt+0x3efc>
   11b9c:	mov	r1, r0
   11ba0:	mov	r0, r4
   11ba4:	bl	1162c <__lxstat64@plt+0x688>
   11ba8:	push	{r4, r5, r6, sl, fp, lr}
   11bac:	add	fp, sp, #16
   11bb0:	sub	sp, sp, #104	; 0x68
   11bb4:	movw	r5, #33084	; 0x813c
   11bb8:	movt	r5, #2
   11bbc:	ldr	r0, [r5]
   11bc0:	ldr	r1, [r5, #8]
   11bc4:	ldr	r2, [r0, r1, lsl #2]
   11bc8:	ldrb	r2, [r2, #1]
   11bcc:	sub	r2, r2, #71	; 0x47
   11bd0:	cmp	r2, #51	; 0x33
   11bd4:	bhi	122e0 <__lxstat64@plt+0x133c>
   11bd8:	add	r3, pc, #4
   11bdc:	mov	r6, sp
   11be0:	ldr	pc, [r3, r2, lsl #2]
   11be4:	andeq	r1, r1, r8, ror #31
   11be8:	andeq	r2, r1, r0, ror #5
   11bec:	andeq	r2, r1, r0, ror #5
   11bf0:	andeq	r2, r1, r0, ror #5
   11bf4:	andeq	r2, r1, r0, ror #5
   11bf8:			; <UNDEFINED> instruction: 0x00011cb4
   11bfc:	andeq	r2, r1, r0, ror #5
   11c00:	andeq	r2, r1, r8, asr #32
   11c04:	andeq	r1, r1, r4, asr #27
   11c08:	andeq	r2, r1, r0, ror #5
   11c0c:	andeq	r2, r1, r0, ror #5
   11c10:	andeq	r2, r1, r0, ror #5
   11c14:	andeq	r1, r1, r4, lsr #28
   11c18:	andeq	r2, r1, r0, ror #5
   11c1c:	andeq	r2, r1, r0, ror #5
   11c20:	andeq	r2, r1, r0, ror #5
   11c24:	andeq	r2, r1, r0, ror #5
   11c28:	andeq	r2, r1, r0, ror #5
   11c2c:	andeq	r2, r1, r0, ror #5
   11c30:	andeq	r2, r1, r0, ror #5
   11c34:	andeq	r2, r1, r0, ror #5
   11c38:	andeq	r2, r1, r0, ror #5
   11c3c:	andeq	r2, r1, r0, ror #5
   11c40:	andeq	r2, r1, r0, ror #5
   11c44:	andeq	r2, r1, r0, ror #5
   11c48:	andeq	r2, r1, r0, ror #5
   11c4c:	andeq	r2, r1, r0, ror #5
   11c50:	andeq	r1, r1, ip, ror #28
   11c54:			; <UNDEFINED> instruction: 0x00011eb4
   11c58:	strdeq	r1, [r1], -ip
   11c5c:	andeq	r1, r1, r8, asr #26
   11c60:	andeq	r1, r1, r4, asr #30
   11c64:	strdeq	r1, [r1], -ip
   11c68:			; <UNDEFINED> instruction: 0x00011cb4
   11c6c:	andeq	r2, r1, r0, ror #5
   11c70:	andeq	r2, r1, r0, ror #5
   11c74:	andeq	r1, r1, r8, ror sp
   11c78:	andeq	r2, r1, r0, ror #5
   11c7c:	andeq	r2, r1, r0, ror #5
   11c80:	andeq	r1, r1, ip, lsl #31
   11c84:	andeq	r2, r1, r0, ror #5
   11c88:	andeq	r2, r1, r0, ror #3
   11c8c:	andeq	r2, r1, r0, ror #5
   11c90:	andeq	r1, r1, r4, asr #31
   11c94:	andeq	r2, r1, r8, lsr #4
   11c98:	ldrdeq	r2, [r1], -r0
   11c9c:	andeq	r2, r1, r8, asr #2
   11ca0:	andeq	r2, r1, r0, ror #5
   11ca4:	andeq	r2, r1, r4, lsl #5
   11ca8:	muleq	r1, r4, r1
   11cac:	andeq	r2, r1, r0, ror #5
   11cb0:			; <UNDEFINED> instruction: 0x000121b8
   11cb4:	add	r2, r1, #1
   11cb8:	str	r2, [r5, #8]
   11cbc:	ldr	r3, [r5, #4]
   11cc0:	cmp	r2, r3
   11cc4:	bge	12314 <__lxstat64@plt+0x1370>
   11cc8:	add	r1, r1, #2
   11ccc:	str	r1, [r5, #8]
   11cd0:	ldr	r1, [r0, r2, lsl #2]
   11cd4:	mov	r2, sp
   11cd8:	mov	r0, #3
   11cdc:	bl	10fa4 <__lxstat64@plt>
   11ce0:	mov	r4, #0
   11ce4:	cmp	r0, #0
   11ce8:	bne	122b4 <__lxstat64@plt+0x1310>
   11cec:	ldr	r0, [sp, #16]
   11cf0:	and	r0, r0, #61440	; 0xf000
   11cf4:	sub	r0, r0, #40960	; 0xa000
   11cf8:	b	122ac <__lxstat64@plt+0x1308>
   11cfc:	add	r2, r1, #1
   11d00:	str	r2, [r5, #8]
   11d04:	ldr	r3, [r5, #4]
   11d08:	cmp	r2, r3
   11d0c:	bge	12314 <__lxstat64@plt+0x1370>
   11d10:	add	r1, r1, #2
   11d14:	str	r1, [r5, #8]
   11d18:	ldr	r1, [r0, r2, lsl #2]
   11d1c:	mov	r2, sp
   11d20:	mov	r0, #3
   11d24:	bl	10f74 <__xstat64@plt>
   11d28:	mov	r4, #0
   11d2c:	cmp	r0, #0
   11d30:	bne	122b4 <__lxstat64@plt+0x1310>
   11d34:	ldrb	r0, [sp, #17]
   11d38:	ubfx	r4, r0, #2, #1
   11d3c:	mov	r0, r4
   11d40:	sub	sp, fp, #16
   11d44:	pop	{r4, r5, r6, sl, fp, pc}
   11d48:	add	r2, r1, #1
   11d4c:	str	r2, [r5, #8]
   11d50:	ldr	r3, [r5, #4]
   11d54:	cmp	r2, r3
   11d58:	bge	12314 <__lxstat64@plt+0x1370>
   11d5c:	add	r1, r1, #2
   11d60:	str	r1, [r5, #8]
   11d64:	ldr	r1, [r0, r2, lsl #2]
   11d68:	mov	r2, sp
   11d6c:	mov	r0, #3
   11d70:	bl	10f74 <__xstat64@plt>
   11d74:	b	122ac <__lxstat64@plt+0x1308>
   11d78:	add	r2, r1, #1
   11d7c:	str	r2, [r5, #8]
   11d80:	ldr	r3, [r5, #4]
   11d84:	cmp	r2, r3
   11d88:	bge	12314 <__lxstat64@plt+0x1370>
   11d8c:	add	r1, r1, #2
   11d90:	str	r1, [r5, #8]
   11d94:	ldr	r1, [r0, r2, lsl #2]
   11d98:	mov	r2, sp
   11d9c:	mov	r0, #3
   11da0:	bl	10f74 <__xstat64@plt>
   11da4:	mov	r4, #0
   11da8:	cmp	r0, #0
   11dac:	bne	122b4 <__lxstat64@plt+0x1310>
   11db0:	ldrb	r0, [sp, #17]
   11db4:	ubfx	r4, r0, #1, #1
   11db8:	mov	r0, r4
   11dbc:	sub	sp, fp, #16
   11dc0:	pop	{r4, r5, r6, sl, fp, pc}
   11dc4:	add	r2, r1, #1
   11dc8:	str	r2, [r5, #8]
   11dcc:	ldr	r3, [r5, #4]
   11dd0:	cmp	r2, r3
   11dd4:	bge	12314 <__lxstat64@plt+0x1370>
   11dd8:	add	r1, r1, #2
   11ddc:	str	r1, [r5, #8]
   11de0:	ldr	r1, [r0, r2, lsl #2]
   11de4:	mov	r2, sp
   11de8:	mov	r0, #3
   11dec:	bl	10f74 <__xstat64@plt>
   11df0:	mov	r4, #0
   11df4:	cmp	r0, #0
   11df8:	bne	122b4 <__lxstat64@plt+0x1310>
   11dfc:	bl	10ecc <__errno_location@plt>
   11e00:	mov	r4, #0
   11e04:	mov	r5, r0
   11e08:	str	r4, [r0]
   11e0c:	bl	10df4 <geteuid@plt>
   11e10:	cmn	r0, #1
   11e14:	beq	122c0 <__lxstat64@plt+0x131c>
   11e18:	ldr	r1, [sp, #24]
   11e1c:	sub	r0, r0, r1
   11e20:	b	122ac <__lxstat64@plt+0x1308>
   11e24:	add	r2, r1, #1
   11e28:	str	r2, [r5, #8]
   11e2c:	ldr	r3, [r5, #4]
   11e30:	cmp	r2, r3
   11e34:	bge	12314 <__lxstat64@plt+0x1370>
   11e38:	add	r1, r1, #2
   11e3c:	str	r1, [r5, #8]
   11e40:	ldr	r1, [r0, r2, lsl #2]
   11e44:	mov	r2, sp
   11e48:	mov	r0, #3
   11e4c:	bl	10f74 <__xstat64@plt>
   11e50:	mov	r4, #0
   11e54:	cmp	r0, #0
   11e58:	bne	122b4 <__lxstat64@plt+0x1310>
   11e5c:	ldr	r0, [sp, #16]
   11e60:	and	r0, r0, #61440	; 0xf000
   11e64:	sub	r0, r0, #49152	; 0xc000
   11e68:	b	122ac <__lxstat64@plt+0x1308>
   11e6c:	add	r2, r1, #1
   11e70:	str	r2, [r5, #8]
   11e74:	ldr	r3, [r5, #4]
   11e78:	cmp	r2, r3
   11e7c:	bge	12314 <__lxstat64@plt+0x1370>
   11e80:	add	r1, r1, #2
   11e84:	str	r1, [r5, #8]
   11e88:	ldr	r1, [r0, r2, lsl #2]
   11e8c:	mov	r2, sp
   11e90:	mov	r0, #3
   11e94:	bl	10f74 <__xstat64@plt>
   11e98:	mov	r4, #0
   11e9c:	cmp	r0, #0
   11ea0:	bne	122b4 <__lxstat64@plt+0x1310>
   11ea4:	ldr	r0, [sp, #16]
   11ea8:	and	r0, r0, #61440	; 0xf000
   11eac:	sub	r0, r0, #24576	; 0x6000
   11eb0:	b	122ac <__lxstat64@plt+0x1308>
   11eb4:	add	r2, r1, #1
   11eb8:	str	r2, [r5, #8]
   11ebc:	ldr	r3, [r5, #4]
   11ec0:	cmp	r2, r3
   11ec4:	bge	12314 <__lxstat64@plt+0x1370>
   11ec8:	add	r1, r1, #2
   11ecc:	str	r1, [r5, #8]
   11ed0:	ldr	r1, [r0, r2, lsl #2]
   11ed4:	mov	r2, sp
   11ed8:	mov	r0, #3
   11edc:	bl	10f74 <__xstat64@plt>
   11ee0:	mov	r4, #0
   11ee4:	cmp	r0, #0
   11ee8:	bne	122b4 <__lxstat64@plt+0x1310>
   11eec:	ldr	r0, [sp, #16]
   11ef0:	and	r0, r0, #61440	; 0xf000
   11ef4:	sub	r0, r0, #8192	; 0x2000
   11ef8:	b	122ac <__lxstat64@plt+0x1308>
   11efc:	add	r2, r1, #1
   11f00:	str	r2, [r5, #8]
   11f04:	ldr	r3, [r5, #4]
   11f08:	cmp	r2, r3
   11f0c:	bge	12314 <__lxstat64@plt+0x1370>
   11f10:	add	r1, r1, #2
   11f14:	str	r1, [r5, #8]
   11f18:	ldr	r1, [r0, r2, lsl #2]
   11f1c:	mov	r2, sp
   11f20:	mov	r0, #3
   11f24:	bl	10f74 <__xstat64@plt>
   11f28:	mov	r4, #0
   11f2c:	cmp	r0, #0
   11f30:	bne	122b4 <__lxstat64@plt+0x1310>
   11f34:	ldr	r0, [sp, #16]
   11f38:	and	r0, r0, #61440	; 0xf000
   11f3c:	sub	r0, r0, #16384	; 0x4000
   11f40:	b	122ac <__lxstat64@plt+0x1308>
   11f44:	add	r2, r1, #1
   11f48:	str	r2, [r5, #8]
   11f4c:	ldr	r3, [r5, #4]
   11f50:	cmp	r2, r3
   11f54:	bge	12314 <__lxstat64@plt+0x1370>
   11f58:	add	r1, r1, #2
   11f5c:	str	r1, [r5, #8]
   11f60:	ldr	r1, [r0, r2, lsl #2]
   11f64:	mov	r2, sp
   11f68:	mov	r0, #3
   11f6c:	bl	10f74 <__xstat64@plt>
   11f70:	mov	r4, #0
   11f74:	cmp	r0, #0
   11f78:	bne	122b4 <__lxstat64@plt+0x1310>
   11f7c:	ldr	r0, [sp, #16]
   11f80:	and	r0, r0, #61440	; 0xf000
   11f84:	sub	r0, r0, #32768	; 0x8000
   11f88:	b	122ac <__lxstat64@plt+0x1308>
   11f8c:	add	r2, r1, #1
   11f90:	str	r2, [r5, #8]
   11f94:	ldr	r3, [r5, #4]
   11f98:	cmp	r2, r3
   11f9c:	bge	12314 <__lxstat64@plt+0x1370>
   11fa0:	add	r1, r1, #2
   11fa4:	str	r1, [r5, #8]
   11fa8:	ldr	r0, [r0, r2, lsl #2]
   11fac:	ldrb	r4, [r0]
   11fb0:	cmp	r4, #0
   11fb4:	movwne	r4, #1
   11fb8:	mov	r0, r4
   11fbc:	sub	sp, fp, #16
   11fc0:	pop	{r4, r5, r6, sl, fp, pc}
   11fc4:	add	r2, r1, #1
   11fc8:	str	r2, [r5, #8]
   11fcc:	ldr	r3, [r5, #4]
   11fd0:	cmp	r2, r3
   11fd4:	bge	12314 <__lxstat64@plt+0x1370>
   11fd8:	add	r1, r1, #2
   11fdc:	str	r1, [r5, #8]
   11fe0:	mov	r1, #4
   11fe4:	b	122a4 <__lxstat64@plt+0x1300>
   11fe8:	add	r2, r1, #1
   11fec:	str	r2, [r5, #8]
   11ff0:	ldr	r3, [r5, #4]
   11ff4:	cmp	r2, r3
   11ff8:	bge	12314 <__lxstat64@plt+0x1370>
   11ffc:	add	r1, r1, #2
   12000:	str	r1, [r5, #8]
   12004:	ldr	r1, [r0, r2, lsl #2]
   12008:	mov	r2, sp
   1200c:	mov	r0, #3
   12010:	bl	10f74 <__xstat64@plt>
   12014:	mov	r4, #0
   12018:	cmp	r0, #0
   1201c:	bne	122b4 <__lxstat64@plt+0x1310>
   12020:	bl	10ecc <__errno_location@plt>
   12024:	mov	r4, #0
   12028:	mov	r5, r0
   1202c:	str	r4, [r0]
   12030:	bl	10e0c <getegid@plt>
   12034:	cmn	r0, #1
   12038:	beq	122d0 <__lxstat64@plt+0x132c>
   1203c:	ldr	r1, [sp, #28]
   12040:	sub	r0, r0, r1
   12044:	b	122ac <__lxstat64@plt+0x1308>
   12048:	add	r2, r1, #1
   1204c:	str	r2, [r5, #8]
   12050:	ldr	r3, [r5, #4]
   12054:	cmp	r2, r3
   12058:	bge	12314 <__lxstat64@plt+0x1370>
   1205c:	add	r1, r1, #2
   12060:	str	r1, [r5, #8]
   12064:	ldr	r1, [r0, r2, lsl #2]
   12068:	mov	r2, sp
   1206c:	mov	r0, #3
   12070:	bl	10f74 <__xstat64@plt>
   12074:	mov	r4, #0
   12078:	cmp	r0, #0
   1207c:	bne	122b4 <__lxstat64@plt+0x1310>
   12080:	add	r0, r6, #72	; 0x48
   12084:	add	r1, r6, #80	; 0x50
   12088:	mov	r4, #0
   1208c:	ldr	r2, [r1]
   12090:	ldm	r0, {r0, r3}
   12094:	ldr	r1, [r1, #4]
   12098:	cmp	r2, r0
   1209c:	mov	r0, #0
   120a0:	movwgt	r0, #1
   120a4:	sublt	r0, r0, #1
   120a8:	cmp	r1, r3
   120ac:	mov	r1, #0
   120b0:	movwgt	r1, #1
   120b4:	sublt	r1, r1, #1
   120b8:	add	r0, r1, r0, lsl #1
   120bc:	cmp	r0, #0
   120c0:	movwgt	r4, #1
   120c4:	mov	r0, r4
   120c8:	sub	sp, fp, #16
   120cc:	pop	{r4, r5, r6, sl, fp, pc}
   120d0:	add	r2, r1, #1
   120d4:	str	r2, [r5, #8]
   120d8:	ldr	r3, [r5, #4]
   120dc:	cmp	r2, r3
   120e0:	bge	12314 <__lxstat64@plt+0x1370>
   120e4:	add	r1, r1, #2
   120e8:	str	r1, [r5, #8]
   120ec:	ldr	r0, [r0, r2, lsl #2]
   120f0:	bl	12360 <__lxstat64@plt+0x13bc>
   120f4:	mov	r6, r0
   120f8:	bl	10ecc <__errno_location@plt>
   120fc:	mov	r4, #0
   12100:	mov	r5, r0
   12104:	mov	r1, #0
   12108:	mov	r2, #10
   1210c:	str	r4, [r0]
   12110:	mov	r0, r6
   12114:	bl	10d88 <strtol@plt>
   12118:	cmp	r0, #0
   1211c:	bmi	122b4 <__lxstat64@plt+0x1310>
   12120:	ldr	r1, [r5]
   12124:	cmp	r1, #34	; 0x22
   12128:	beq	122b4 <__lxstat64@plt+0x1310>
   1212c:	bl	10f80 <isatty@plt>
   12130:	cmp	r0, #0
   12134:	mov	r4, r0
   12138:	movwne	r4, #1
   1213c:	mov	r0, r4
   12140:	sub	sp, fp, #16
   12144:	pop	{r4, r5, r6, sl, fp, pc}
   12148:	add	r2, r1, #1
   1214c:	str	r2, [r5, #8]
   12150:	ldr	r3, [r5, #4]
   12154:	cmp	r2, r3
   12158:	bge	12314 <__lxstat64@plt+0x1370>
   1215c:	add	r1, r1, #2
   12160:	str	r1, [r5, #8]
   12164:	ldr	r1, [r0, r2, lsl #2]
   12168:	mov	r2, sp
   1216c:	mov	r0, #3
   12170:	bl	10f74 <__xstat64@plt>
   12174:	mov	r4, #0
   12178:	cmp	r0, #0
   1217c:	bne	122b4 <__lxstat64@plt+0x1310>
   12180:	ldrb	r0, [sp, #17]
   12184:	ubfx	r4, r0, #3, #1
   12188:	mov	r0, r4
   1218c:	sub	sp, fp, #16
   12190:	pop	{r4, r5, r6, sl, fp, pc}
   12194:	add	r2, r1, #1
   12198:	str	r2, [r5, #8]
   1219c:	ldr	r3, [r5, #4]
   121a0:	cmp	r2, r3
   121a4:	bge	12314 <__lxstat64@plt+0x1370>
   121a8:	add	r1, r1, #2
   121ac:	str	r1, [r5, #8]
   121b0:	mov	r1, #1
   121b4:	b	122a4 <__lxstat64@plt+0x1300>
   121b8:	add	r2, r1, #1
   121bc:	str	r2, [r5, #8]
   121c0:	ldr	r3, [r5, #4]
   121c4:	cmp	r2, r3
   121c8:	bge	12314 <__lxstat64@plt+0x1370>
   121cc:	add	r1, r1, #2
   121d0:	str	r1, [r5, #8]
   121d4:	ldr	r0, [r0, r2, lsl #2]
   121d8:	ldrb	r0, [r0]
   121dc:	b	122ac <__lxstat64@plt+0x1308>
   121e0:	add	r2, r1, #1
   121e4:	str	r2, [r5, #8]
   121e8:	ldr	r3, [r5, #4]
   121ec:	cmp	r2, r3
   121f0:	bge	12314 <__lxstat64@plt+0x1370>
   121f4:	add	r1, r1, #2
   121f8:	str	r1, [r5, #8]
   121fc:	ldr	r1, [r0, r2, lsl #2]
   12200:	mov	r2, sp
   12204:	mov	r0, #3
   12208:	bl	10f74 <__xstat64@plt>
   1220c:	mov	r4, #0
   12210:	cmp	r0, #0
   12214:	bne	122b4 <__lxstat64@plt+0x1310>
   12218:	ldr	r0, [sp, #16]
   1221c:	and	r0, r0, #61440	; 0xf000
   12220:	sub	r0, r0, #4096	; 0x1000
   12224:	b	122ac <__lxstat64@plt+0x1308>
   12228:	add	r2, r1, #1
   1222c:	str	r2, [r5, #8]
   12230:	ldr	r3, [r5, #4]
   12234:	cmp	r2, r3
   12238:	bge	12314 <__lxstat64@plt+0x1370>
   1223c:	add	r1, r1, #2
   12240:	str	r1, [r5, #8]
   12244:	ldr	r1, [r0, r2, lsl #2]
   12248:	mov	r2, sp
   1224c:	mov	r0, #3
   12250:	bl	10f74 <__xstat64@plt>
   12254:	mov	r4, #0
   12258:	cmp	r0, #0
   1225c:	bne	122b4 <__lxstat64@plt+0x1310>
   12260:	add	r0, r6, #48	; 0x30
   12264:	mov	r4, #0
   12268:	ldrd	r0, [r0]
   1226c:	rsbs	r0, r0, #0
   12270:	rscs	r0, r1, #0
   12274:	movwlt	r4, #1
   12278:	mov	r0, r4
   1227c:	sub	sp, fp, #16
   12280:	pop	{r4, r5, r6, sl, fp, pc}
   12284:	add	r2, r1, #1
   12288:	str	r2, [r5, #8]
   1228c:	ldr	r3, [r5, #4]
   12290:	cmp	r2, r3
   12294:	bge	12314 <__lxstat64@plt+0x1370>
   12298:	add	r1, r1, #2
   1229c:	str	r1, [r5, #8]
   122a0:	mov	r1, #2
   122a4:	ldr	r0, [r0, r2, lsl #2]
   122a8:	bl	10f5c <euidaccess@plt>
   122ac:	clz	r0, r0
   122b0:	lsr	r4, r0, #5
   122b4:	mov	r0, r4
   122b8:	sub	sp, fp, #16
   122bc:	pop	{r4, r5, r6, sl, fp, pc}
   122c0:	ldr	r1, [r5]
   122c4:	cmp	r1, #0
   122c8:	bne	122b4 <__lxstat64@plt+0x1310>
   122cc:	b	11e18 <__lxstat64@plt+0xe74>
   122d0:	ldr	r1, [r5]
   122d4:	cmp	r1, #0
   122d8:	bne	122b4 <__lxstat64@plt+0x1310>
   122dc:	b	1203c <__lxstat64@plt+0x1098>
   122e0:	movw	r1, #30050	; 0x7562
   122e4:	mov	r0, #0
   122e8:	mov	r2, #5
   122ec:	movt	r1, #1
   122f0:	bl	10dd0 <dcgettext@plt>
   122f4:	mov	r4, r0
   122f8:	ldr	r0, [r5]
   122fc:	ldr	r1, [r5, #8]
   12300:	ldr	r0, [r0, r1, lsl #2]
   12304:	bl	14ea0 <__lxstat64@plt+0x3efc>
   12308:	mov	r1, r0
   1230c:	mov	r0, r4
   12310:	bl	1162c <__lxstat64@plt+0x688>
   12314:	bl	12318 <__lxstat64@plt+0x1374>
   12318:	push	{fp, lr}
   1231c:	mov	fp, sp
   12320:	movw	r1, #30097	; 0x7591
   12324:	mov	r0, #0
   12328:	mov	r2, #5
   1232c:	movt	r1, #1
   12330:	bl	10dd0 <dcgettext@plt>
   12334:	mov	r4, r0
   12338:	movw	r0, #33084	; 0x813c
   1233c:	movt	r0, #2
   12340:	ldr	r1, [r0]
   12344:	ldr	r0, [r0, #4]
   12348:	add	r0, r1, r0, lsl #2
   1234c:	ldr	r0, [r0, #-4]
   12350:	bl	14ea0 <__lxstat64@plt+0x3efc>
   12354:	mov	r1, r0
   12358:	mov	r0, r4
   1235c:	bl	1162c <__lxstat64@plt+0x688>
   12360:	push	{r4, r5, r6, sl, fp, lr}
   12364:	add	fp, sp, #16
   12368:	mov	r6, r0
   1236c:	sub	r5, r0, #1
   12370:	bl	10e9c <__ctype_b_loc@plt>
   12374:	ldr	r1, [r0]
   12378:	ldrb	r2, [r5, #1]!
   1237c:	ldrb	r0, [r1, r2, lsl #1]
   12380:	tst	r0, #1
   12384:	bne	12378 <__lxstat64@plt+0x13d4>
   12388:	add	r3, r5, #1
   1238c:	cmp	r2, #43	; 0x2b
   12390:	mov	r0, r5
   12394:	moveq	r0, r3
   12398:	cmp	r2, #45	; 0x2d
   1239c:	moveq	r5, r3
   123a0:	cmp	r2, #43	; 0x2b
   123a4:	moveq	r5, r3
   123a8:	ldrb	r2, [r5]
   123ac:	sub	r2, r2, #48	; 0x30
   123b0:	cmp	r2, #9
   123b4:	bhi	123f4 <__lxstat64@plt+0x1450>
   123b8:	ldrb	r2, [r5, #1]!
   123bc:	sub	r3, r2, #48	; 0x30
   123c0:	cmp	r3, #10
   123c4:	bcc	123b8 <__lxstat64@plt+0x1414>
   123c8:	ldrb	r3, [r1, r2, lsl #1]
   123cc:	tst	r3, #1
   123d0:	beq	123ec <__lxstat64@plt+0x1448>
   123d4:	mov	r3, #1
   123d8:	ldrb	r2, [r5, r3]
   123dc:	add	r3, r3, #1
   123e0:	ldrb	r4, [r1, r2, lsl #1]
   123e4:	tst	r4, #1
   123e8:	bne	123d8 <__lxstat64@plt+0x1434>
   123ec:	cmp	r2, #0
   123f0:	popeq	{r4, r5, r6, sl, fp, pc}
   123f4:	movw	r1, #30078	; 0x757e
   123f8:	mov	r0, #0
   123fc:	mov	r2, #5
   12400:	movt	r1, #1
   12404:	bl	10dd0 <dcgettext@plt>
   12408:	mov	r5, r0
   1240c:	mov	r0, r6
   12410:	bl	14ea0 <__lxstat64@plt+0x3efc>
   12414:	mov	r1, r0
   12418:	mov	r0, r5
   1241c:	bl	1162c <__lxstat64@plt+0x688>
   12420:	push	{r4, r5, fp, lr}
   12424:	add	fp, sp, #8
   12428:	movw	r1, #30159	; 0x75cf
   1242c:	mov	r5, r0
   12430:	movt	r1, #1
   12434:	bl	10d7c <strcmp@plt>
   12438:	mov	r4, #1
   1243c:	cmp	r0, #0
   12440:	beq	1254c <__lxstat64@plt+0x15a8>
   12444:	movw	r1, #30158	; 0x75ce
   12448:	mov	r0, r5
   1244c:	movt	r1, #1
   12450:	bl	10d7c <strcmp@plt>
   12454:	cmp	r0, #0
   12458:	beq	1254c <__lxstat64@plt+0x15a8>
   1245c:	movw	r1, #30161	; 0x75d1
   12460:	mov	r0, r5
   12464:	movt	r1, #1
   12468:	bl	10d7c <strcmp@plt>
   1246c:	cmp	r0, #0
   12470:	beq	1254c <__lxstat64@plt+0x15a8>
   12474:	movw	r1, #30164	; 0x75d4
   12478:	mov	r0, r5
   1247c:	movt	r1, #1
   12480:	bl	10d7c <strcmp@plt>
   12484:	cmp	r0, #0
   12488:	beq	1254c <__lxstat64@plt+0x15a8>
   1248c:	movw	r1, #30168	; 0x75d8
   12490:	mov	r0, r5
   12494:	movt	r1, #1
   12498:	bl	10d7c <strcmp@plt>
   1249c:	cmp	r0, #0
   124a0:	beq	1254c <__lxstat64@plt+0x15a8>
   124a4:	movw	r1, #30172	; 0x75dc
   124a8:	mov	r0, r5
   124ac:	movt	r1, #1
   124b0:	bl	10d7c <strcmp@plt>
   124b4:	cmp	r0, #0
   124b8:	beq	1254c <__lxstat64@plt+0x15a8>
   124bc:	movw	r1, #30176	; 0x75e0
   124c0:	mov	r0, r5
   124c4:	movt	r1, #1
   124c8:	bl	10d7c <strcmp@plt>
   124cc:	cmp	r0, #0
   124d0:	beq	1254c <__lxstat64@plt+0x15a8>
   124d4:	movw	r1, #30180	; 0x75e4
   124d8:	mov	r0, r5
   124dc:	movt	r1, #1
   124e0:	bl	10d7c <strcmp@plt>
   124e4:	cmp	r0, #0
   124e8:	beq	1254c <__lxstat64@plt+0x15a8>
   124ec:	movw	r1, #30184	; 0x75e8
   124f0:	mov	r0, r5
   124f4:	movt	r1, #1
   124f8:	bl	10d7c <strcmp@plt>
   124fc:	cmp	r0, #0
   12500:	beq	1254c <__lxstat64@plt+0x15a8>
   12504:	movw	r1, #30188	; 0x75ec
   12508:	mov	r0, r5
   1250c:	movt	r1, #1
   12510:	bl	10d7c <strcmp@plt>
   12514:	cmp	r0, #0
   12518:	beq	1254c <__lxstat64@plt+0x15a8>
   1251c:	movw	r1, #30192	; 0x75f0
   12520:	mov	r0, r5
   12524:	movt	r1, #1
   12528:	bl	10d7c <strcmp@plt>
   1252c:	cmp	r0, #0
   12530:	beq	1254c <__lxstat64@plt+0x15a8>
   12534:	movw	r1, #30196	; 0x75f4
   12538:	mov	r0, r5
   1253c:	movt	r1, #1
   12540:	bl	10d7c <strcmp@plt>
   12544:	clz	r0, r0
   12548:	lsr	r4, r0, #5
   1254c:	mov	r0, r4
   12550:	pop	{r4, r5, fp, pc}
   12554:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12558:	add	fp, sp, #28
   1255c:	sub	sp, sp, #212	; 0xd4
   12560:	movw	r8, #33084	; 0x813c
   12564:	cmp	r0, #0
   12568:	mov	sl, r0
   1256c:	mov	r9, #0
   12570:	movt	r8, #2
   12574:	ldr	r7, [r8, #8]
   12578:	addne	r7, r7, #1
   1257c:	strne	r7, [r8, #8]
   12580:	add	r4, r7, #1
   12584:	ldr	r0, [r8, #4]
   12588:	ldr	r6, [r8]
   1258c:	sub	r0, r0, #2
   12590:	cmp	r4, r0
   12594:	bge	12650 <__lxstat64@plt+0x16ac>
   12598:	add	r0, r6, r7, lsl #2
   1259c:	movw	r1, #30243	; 0x7623
   125a0:	movt	r1, #1
   125a4:	ldr	r0, [r0, #8]
   125a8:	bl	10d7c <strcmp@plt>
   125ac:	cmp	r0, #0
   125b0:	mov	r5, r7
   125b4:	moveq	r9, #1
   125b8:	moveq	r5, r4
   125bc:	streq	r4, [r8, #8]
   125c0:	ldr	r0, [r6, r4, lsl #2]
   125c4:	ldrb	r1, [r0]
   125c8:	cmp	r1, #61	; 0x3d
   125cc:	beq	12664 <__lxstat64@plt+0x16c0>
   125d0:	cmp	r1, #45	; 0x2d
   125d4:	bne	12684 <__lxstat64@plt+0x16e0>
   125d8:	ldrb	r1, [r0, #1]
   125dc:	sub	r2, r1, #101	; 0x65
   125e0:	cmp	r2, #10
   125e4:	bhi	1284c <__lxstat64@plt+0x18a8>
   125e8:	add	r3, pc, #0
   125ec:	ldr	pc, [r3, r2, lsl #2]
   125f0:	andeq	r2, r1, r4, lsl #14
   125f4:	andeq	r2, r1, ip, asr #16
   125f8:	andeq	r2, r1, ip, lsl r6
   125fc:	andeq	r2, r1, ip, asr #16
   12600:	andeq	r2, r1, ip, asr #16
   12604:	andeq	r2, r1, ip, asr #16
   12608:	andeq	r2, r1, ip, asr #16
   1260c:	andeq	r2, r1, ip, lsl r6
   12610:	andeq	r2, r1, ip, asr #16
   12614:	andeq	r2, r1, ip, lsr #16
   12618:			; <UNDEFINED> instruction: 0x000127b0
   1261c:	ldrb	r2, [r0, #2]
   12620:	cmp	r2, #101	; 0x65
   12624:	cmpne	r2, #116	; 0x74
   12628:	bne	12638 <__lxstat64@plt+0x1694>
   1262c:	ldrb	r3, [r0, #3]
   12630:	cmp	r3, #0
   12634:	beq	1287c <__lxstat64@plt+0x18d8>
   12638:	cmp	r1, #101	; 0x65
   1263c:	beq	126ec <__lxstat64@plt+0x1748>
   12640:	cmp	r1, #110	; 0x6e
   12644:	mov	r3, r2
   12648:	beq	1283c <__lxstat64@plt+0x1898>
   1264c:	b	1284c <__lxstat64@plt+0x18a8>
   12650:	mov	r5, r7
   12654:	ldr	r0, [r6, r4, lsl #2]
   12658:	ldrb	r1, [r0]
   1265c:	cmp	r1, #61	; 0x3d
   12660:	bne	125d0 <__lxstat64@plt+0x162c>
   12664:	ldrb	r1, [r0, #1]
   12668:	cmp	r1, #0
   1266c:	beq	126c4 <__lxstat64@plt+0x1720>
   12670:	cmp	r1, #61	; 0x3d
   12674:	bne	12684 <__lxstat64@plt+0x16e0>
   12678:	ldrb	r1, [r0, #2]
   1267c:	cmp	r1, #0
   12680:	beq	126c4 <__lxstat64@plt+0x1720>
   12684:	movw	r1, #30158	; 0x75ce
   12688:	movt	r1, #1
   1268c:	bl	10d7c <strcmp@plt>
   12690:	cmp	r0, #0
   12694:	bne	12a7c <__lxstat64@plt+0x1ad8>
   12698:	ldr	r0, [r6, r5, lsl #2]!
   1269c:	ldr	r1, [r6, #8]
   126a0:	bl	10d7c <strcmp@plt>
   126a4:	mov	r4, r0
   126a8:	add	r0, r5, #3
   126ac:	cmp	r4, #0
   126b0:	str	r0, [r8, #8]
   126b4:	movwne	r4, #1
   126b8:	mov	r0, r4
   126bc:	sub	sp, fp, #28
   126c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126c4:	ldr	r0, [r6, r5, lsl #2]!
   126c8:	ldr	r1, [r6, #8]
   126cc:	bl	10d7c <strcmp@plt>
   126d0:	add	r1, r5, #3
   126d4:	str	r1, [r8, #8]
   126d8:	clz	r0, r0
   126dc:	lsr	r4, r0, #5
   126e0:	mov	r0, r4
   126e4:	sub	sp, fp, #28
   126e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126ec:	mov	r3, r2
   126f0:	cmp	r3, #102	; 0x66
   126f4:	ldrbeq	r0, [r0, #3]
   126f8:	cmpeq	r0, #0
   126fc:	bne	1284c <__lxstat64@plt+0x18a8>
   12700:	b	12724 <__lxstat64@plt+0x1780>
   12704:	ldrb	r3, [r0, #2]
   12708:	mov	r2, #113	; 0x71
   1270c:	cmp	r3, #113	; 0x71
   12710:	beq	1262c <__lxstat64@plt+0x1688>
   12714:	cmp	r3, #102	; 0x66
   12718:	ldrbeq	r0, [r0, #3]
   1271c:	cmpeq	r0, #0
   12720:	bne	1284c <__lxstat64@plt+0x18a8>
   12724:	add	r0, r5, #3
   12728:	str	r0, [r8, #8]
   1272c:	orr	r0, r9, sl
   12730:	cmp	r0, #1
   12734:	beq	12a80 <__lxstat64@plt+0x1adc>
   12738:	ldr	r1, [r6, r7, lsl #2]
   1273c:	add	r2, sp, #104	; 0x68
   12740:	mov	r0, #3
   12744:	bl	10f74 <__xstat64@plt>
   12748:	mov	r4, #0
   1274c:	cmp	r0, #0
   12750:	bne	126e0 <__lxstat64@plt+0x173c>
   12754:	ldr	r0, [r8]
   12758:	mov	r2, sp
   1275c:	add	r0, r0, r7, lsl #2
   12760:	ldr	r1, [r0, #8]
   12764:	mov	r0, #3
   12768:	bl	10f74 <__xstat64@plt>
   1276c:	cmp	r0, #0
   12770:	bne	126e0 <__lxstat64@plt+0x173c>
   12774:	ldr	r2, [sp, #104]	; 0x68
   12778:	ldr	r3, [sp, #108]	; 0x6c
   1277c:	ldm	sp, {r0, r1}
   12780:	eor	r1, r3, r1
   12784:	eor	r0, r2, r0
   12788:	orrs	r0, r0, r1
   1278c:	bne	126e0 <__lxstat64@plt+0x173c>
   12790:	ldr	r0, [sp, #96]	; 0x60
   12794:	ldr	r2, [sp, #200]	; 0xc8
   12798:	ldr	r1, [sp, #100]	; 0x64
   1279c:	ldr	r3, [sp, #204]	; 0xcc
   127a0:	eor	r1, r3, r1
   127a4:	eor	r0, r2, r0
   127a8:	orr	r0, r0, r1
   127ac:	b	126d8 <__lxstat64@plt+0x1734>
   127b0:	ldrb	r1, [r0, #2]
   127b4:	cmp	r1, #116	; 0x74
   127b8:	ldrbeq	r0, [r0, #3]
   127bc:	cmpeq	r0, #0
   127c0:	bne	1284c <__lxstat64@plt+0x18a8>
   127c4:	add	r0, r5, #3
   127c8:	str	r0, [r8, #8]
   127cc:	orr	r0, r9, sl
   127d0:	cmp	r0, #1
   127d4:	beq	12ab0 <__lxstat64@plt+0x1b0c>
   127d8:	ldr	r1, [r6, r7, lsl #2]
   127dc:	add	r2, sp, #104	; 0x68
   127e0:	mov	r0, #3
   127e4:	bl	10f74 <__xstat64@plt>
   127e8:	mov	r5, r0
   127ec:	cmp	r0, #0
   127f0:	bne	127fc <__lxstat64@plt+0x1858>
   127f4:	ldr	r6, [sp, #184]	; 0xb8
   127f8:	ldr	r9, [sp, #188]	; 0xbc
   127fc:	ldr	r0, [r8]
   12800:	add	r2, sp, #104	; 0x68
   12804:	add	r0, r0, r7, lsl #2
   12808:	ldr	r1, [r0, #8]
   1280c:	mov	r0, #3
   12810:	bl	10f74 <__xstat64@plt>
   12814:	cmp	r0, #0
   12818:	beq	12a34 <__lxstat64@plt+0x1a90>
   1281c:	mov	r4, #0
   12820:	mov	r0, r4
   12824:	sub	sp, fp, #28
   12828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1282c:	ldrb	r3, [r0, #2]
   12830:	mov	r2, #101	; 0x65
   12834:	cmp	r3, #101	; 0x65
   12838:	beq	1262c <__lxstat64@plt+0x1688>
   1283c:	cmp	r3, #116	; 0x74
   12840:	ldrbeq	r0, [r0, #3]
   12844:	cmpeq	r0, #0
   12848:	beq	1289c <__lxstat64@plt+0x18f8>
   1284c:	movw	r1, #30269	; 0x763d
   12850:	mov	r0, #0
   12854:	mov	r2, #5
   12858:	movt	r1, #1
   1285c:	bl	10dd0 <dcgettext@plt>
   12860:	mov	r5, r0
   12864:	ldr	r0, [r8]
   12868:	ldr	r0, [r0, r4, lsl #2]
   1286c:	bl	14ea0 <__lxstat64@plt+0x3efc>
   12870:	mov	r1, r0
   12874:	mov	r0, r5
   12878:	bl	1162c <__lxstat64@plt+0x688>
   1287c:	ldr	r0, [r6, r7, lsl #2]
   12880:	cmp	sl, #0
   12884:	beq	12908 <__lxstat64@plt+0x1964>
   12888:	bl	10ec0 <strlen@plt>
   1288c:	add	r2, sp, #104	; 0x68
   12890:	mov	r1, #0
   12894:	bl	12e80 <__lxstat64@plt+0x1edc>
   12898:	b	1290c <__lxstat64@plt+0x1968>
   1289c:	add	r0, r5, #3
   128a0:	str	r0, [r8, #8]
   128a4:	orr	r0, r9, sl
   128a8:	cmp	r0, #1
   128ac:	beq	12a98 <__lxstat64@plt+0x1af4>
   128b0:	ldr	r1, [r6, r7, lsl #2]
   128b4:	add	r2, sp, #104	; 0x68
   128b8:	mov	r0, #3
   128bc:	bl	10f74 <__xstat64@plt>
   128c0:	mov	r5, r0
   128c4:	cmp	r0, #0
   128c8:	bne	128d4 <__lxstat64@plt+0x1930>
   128cc:	ldr	r6, [sp, #184]	; 0xb8
   128d0:	ldr	r9, [sp, #188]	; 0xbc
   128d4:	ldr	r0, [r8]
   128d8:	add	r2, sp, #104	; 0x68
   128dc:	add	r0, r0, r7, lsl #2
   128e0:	ldr	r1, [r0, #8]
   128e4:	mov	r0, #3
   128e8:	bl	10f74 <__xstat64@plt>
   128ec:	cmp	r0, #0
   128f0:	beq	129e4 <__lxstat64@plt+0x1a40>
   128f4:	clz	r0, r5
   128f8:	lsr	r4, r0, #5
   128fc:	mov	r0, r4
   12900:	sub	sp, fp, #28
   12904:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12908:	bl	12360 <__lxstat64@plt+0x13bc>
   1290c:	mov	r5, r0
   12910:	ldr	r0, [r8]
   12914:	cmp	r9, #0
   12918:	add	r0, r0, r7, lsl #2
   1291c:	beq	12938 <__lxstat64@plt+0x1994>
   12920:	ldr	r0, [r0, #12]
   12924:	bl	10ec0 <strlen@plt>
   12928:	mov	r2, sp
   1292c:	mov	r1, #0
   12930:	bl	12e80 <__lxstat64@plt+0x1edc>
   12934:	b	12940 <__lxstat64@plt+0x199c>
   12938:	ldr	r0, [r0, #8]
   1293c:	bl	12360 <__lxstat64@plt+0x13bc>
   12940:	mov	r1, r0
   12944:	mov	r0, r5
   12948:	bl	14eb8 <__lxstat64@plt+0x3f14>
   1294c:	ldr	r1, [r8]
   12950:	ldr	r2, [r8, #8]
   12954:	ldr	r3, [r1, r4, lsl #2]
   12958:	add	r2, r2, #3
   1295c:	ldrb	r1, [r3, #2]
   12960:	str	r2, [r8, #8]
   12964:	ldrb	r2, [r3, #1]
   12968:	cmp	r2, #103	; 0x67
   1296c:	beq	1299c <__lxstat64@plt+0x19f8>
   12970:	cmp	r2, #108	; 0x6c
   12974:	bne	129c0 <__lxstat64@plt+0x1a1c>
   12978:	sub	r1, r1, #101	; 0x65
   1297c:	mov	r4, #0
   12980:	clz	r1, r1
   12984:	lsr	r1, r1, #5
   12988:	cmp	r0, r1
   1298c:	movwlt	r4, #1
   12990:	mov	r0, r4
   12994:	sub	sp, fp, #28
   12998:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1299c:	cmp	r1, #101	; 0x65
   129a0:	mov	r1, #0
   129a4:	mov	r4, #0
   129a8:	mvneq	r1, #0
   129ac:	cmp	r0, r1
   129b0:	movwgt	r4, #1
   129b4:	mov	r0, r4
   129b8:	sub	sp, fp, #28
   129bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129c0:	sub	r1, r1, #101	; 0x65
   129c4:	clz	r0, r0
   129c8:	clz	r1, r1
   129cc:	lsr	r0, r0, #5
   129d0:	lsr	r1, r1, #5
   129d4:	eor	r4, r0, r1
   129d8:	mov	r0, r4
   129dc:	sub	sp, fp, #28
   129e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129e4:	mov	r4, #0
   129e8:	cmp	r5, #0
   129ec:	bne	126e0 <__lxstat64@plt+0x173c>
   129f0:	ldr	r0, [sp, #184]	; 0xb8
   129f4:	ldr	r1, [sp, #188]	; 0xbc
   129f8:	mov	r4, #0
   129fc:	cmp	r6, r0
   12a00:	mov	r0, #0
   12a04:	movwgt	r0, #1
   12a08:	sublt	r0, r0, #1
   12a0c:	cmp	r9, r1
   12a10:	mov	r1, #0
   12a14:	movwgt	r1, #1
   12a18:	sublt	r1, r1, #1
   12a1c:	add	r0, r1, r0, lsl #1
   12a20:	cmp	r0, #0
   12a24:	movwgt	r4, #1
   12a28:	mov	r0, r4
   12a2c:	sub	sp, fp, #28
   12a30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a34:	mov	r4, #1
   12a38:	cmp	r5, #0
   12a3c:	bne	126e0 <__lxstat64@plt+0x173c>
   12a40:	ldr	r0, [sp, #184]	; 0xb8
   12a44:	ldr	r1, [sp, #188]	; 0xbc
   12a48:	mov	r2, #0
   12a4c:	cmp	r6, r0
   12a50:	mov	r0, #0
   12a54:	movwgt	r0, #1
   12a58:	sublt	r0, r0, #1
   12a5c:	cmp	r9, r1
   12a60:	movwgt	r2, #1
   12a64:	sublt	r2, r2, #1
   12a68:	add	r0, r2, r0, lsl #1
   12a6c:	lsr	r4, r0, #31
   12a70:	mov	r0, r4
   12a74:	sub	sp, fp, #28
   12a78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a7c:	bl	10f98 <abort@plt>
   12a80:	movw	r1, #30223	; 0x760f
   12a84:	movt	r1, #1
   12a88:	mov	r0, #0
   12a8c:	mov	r2, #5
   12a90:	bl	10dd0 <dcgettext@plt>
   12a94:	bl	1162c <__lxstat64@plt+0x688>
   12a98:	movw	r1, #30200	; 0x75f8
   12a9c:	movt	r1, #1
   12aa0:	mov	r0, #0
   12aa4:	mov	r2, #5
   12aa8:	bl	10dd0 <dcgettext@plt>
   12aac:	bl	1162c <__lxstat64@plt+0x688>
   12ab0:	movw	r1, #30246	; 0x7626
   12ab4:	movt	r1, #1
   12ab8:	mov	r0, #0
   12abc:	mov	r2, #5
   12ac0:	bl	10dd0 <dcgettext@plt>
   12ac4:	bl	1162c <__lxstat64@plt+0x688>
   12ac8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12acc:	add	fp, sp, #28
   12ad0:	sub	sp, sp, #12
   12ad4:	movw	sl, #33084	; 0x813c
   12ad8:	movt	sl, #2
   12adc:	ldr	r8, [sl, #4]
   12ae0:	ldr	r7, [sl, #8]
   12ae4:	cmp	r8, r7
   12ae8:	ble	12d40 <__lxstat64@plt+0x1d9c>
   12aec:	ldr	r9, [sl]
   12af0:	mov	r6, #0
   12af4:	ldr	r4, [r9, r7, lsl #2]
   12af8:	ldrb	r5, [r4]
   12afc:	cmp	r5, #33	; 0x21
   12b00:	bne	12bd0 <__lxstat64@plt+0x1c2c>
   12b04:	add	r1, r9, #4
   12b08:	mov	r6, #0
   12b0c:	ldrb	r0, [r4, #1]
   12b10:	cmp	r0, #0
   12b14:	bne	12be0 <__lxstat64@plt+0x1c3c>
   12b18:	add	r2, r7, #1
   12b1c:	cmp	r2, r8
   12b20:	str	r2, [sl, #8]
   12b24:	bge	12d40 <__lxstat64@plt+0x1d9c>
   12b28:	ldr	r4, [r1, r7, lsl #2]
   12b2c:	eor	r6, r6, #1
   12b30:	mov	r7, r2
   12b34:	ldrb	r5, [r4]
   12b38:	cmp	r5, #33	; 0x21
   12b3c:	beq	12b0c <__lxstat64@plt+0x1b68>
   12b40:	cmp	r5, #40	; 0x28
   12b44:	bne	12bdc <__lxstat64@plt+0x1c38>
   12b48:	ldrb	r1, [r4, #1]
   12b4c:	cmp	r1, #0
   12b50:	bne	12bdc <__lxstat64@plt+0x1c38>
   12b54:	add	r3, r2, #1
   12b58:	cmp	r8, r3
   12b5c:	str	r3, [sl, #8]
   12b60:	ble	12d40 <__lxstat64@plt+0x1d9c>
   12b64:	add	r1, r2, #2
   12b68:	mov	r0, #1
   12b6c:	cmp	r1, r8
   12b70:	bge	12cbc <__lxstat64@plt+0x1d18>
   12b74:	mvn	r1, r2
   12b78:	mov	r7, #0
   12b7c:	str	r3, [sp, #8]
   12b80:	add	r0, r8, r1
   12b84:	sub	r1, r8, r2
   12b88:	str	r0, [sp, #4]
   12b8c:	add	r0, r9, r2, lsl #2
   12b90:	movw	r9, #30733	; 0x780d
   12b94:	sub	r5, r1, #2
   12b98:	movt	r9, #1
   12b9c:	add	r4, r0, #8
   12ba0:	ldr	r0, [r4, r7, lsl #2]
   12ba4:	mov	r1, r9
   12ba8:	bl	10d7c <strcmp@plt>
   12bac:	cmp	r0, #0
   12bb0:	beq	12cac <__lxstat64@plt+0x1d08>
   12bb4:	cmp	r7, #3
   12bb8:	beq	12cb4 <__lxstat64@plt+0x1d10>
   12bbc:	add	r7, r7, #1
   12bc0:	cmp	r5, r7
   12bc4:	bne	12ba0 <__lxstat64@plt+0x1bfc>
   12bc8:	ldr	r0, [sp, #4]
   12bcc:	b	12cbc <__lxstat64@plt+0x1d18>
   12bd0:	mov	r2, r7
   12bd4:	cmp	r5, #40	; 0x28
   12bd8:	beq	12b48 <__lxstat64@plt+0x1ba4>
   12bdc:	mov	r7, r2
   12be0:	sub	r0, r8, r7
   12be4:	cmp	r0, #4
   12be8:	blt	12c20 <__lxstat64@plt+0x1c7c>
   12bec:	movw	r1, #30243	; 0x7623
   12bf0:	mov	r0, r4
   12bf4:	movt	r1, #1
   12bf8:	bl	10d7c <strcmp@plt>
   12bfc:	cmp	r0, #0
   12c00:	bne	12c28 <__lxstat64@plt+0x1c84>
   12c04:	add	r0, r9, r7, lsl #2
   12c08:	ldr	r0, [r0, #8]
   12c0c:	bl	12420 <__lxstat64@plt+0x147c>
   12c10:	cmp	r0, #0
   12c14:	beq	12c28 <__lxstat64@plt+0x1c84>
   12c18:	mov	r0, #1
   12c1c:	b	12c40 <__lxstat64@plt+0x1c9c>
   12c20:	cmp	r0, #3
   12c24:	bne	12c54 <__lxstat64@plt+0x1cb0>
   12c28:	add	r0, r9, r7, lsl #2
   12c2c:	ldr	r0, [r0, #4]
   12c30:	bl	12420 <__lxstat64@plt+0x147c>
   12c34:	cmp	r0, #0
   12c38:	beq	12c54 <__lxstat64@plt+0x1cb0>
   12c3c:	mov	r0, #0
   12c40:	bl	12554 <__lxstat64@plt+0x15b0>
   12c44:	eor	r0, r6, r0
   12c48:	and	r0, r0, #1
   12c4c:	sub	sp, fp, #28
   12c50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c54:	uxtb	r0, r5
   12c58:	cmp	r0, #45	; 0x2d
   12c5c:	bne	12c78 <__lxstat64@plt+0x1cd4>
   12c60:	ldrb	r1, [r4, #1]
   12c64:	cmp	r1, #0
   12c68:	beq	12c78 <__lxstat64@plt+0x1cd4>
   12c6c:	ldrb	r1, [r4, #2]
   12c70:	cmp	r1, #0
   12c74:	beq	12c98 <__lxstat64@plt+0x1cf4>
   12c78:	cmp	r0, #0
   12c7c:	add	r1, r7, #1
   12c80:	movwne	r0, #1
   12c84:	str	r1, [sl, #8]
   12c88:	eor	r0, r6, r0
   12c8c:	and	r0, r0, #1
   12c90:	sub	sp, fp, #28
   12c94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c98:	bl	11ba8 <__lxstat64@plt+0xc04>
   12c9c:	eor	r0, r6, r0
   12ca0:	and	r0, r0, #1
   12ca4:	sub	sp, fp, #28
   12ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cac:	add	r0, r7, #1
   12cb0:	b	12cbc <__lxstat64@plt+0x1d18>
   12cb4:	ldr	r0, [sp, #8]
   12cb8:	sub	r0, r8, r0
   12cbc:	bl	11668 <__lxstat64@plt+0x6c4>
   12cc0:	ldr	r2, [sl]
   12cc4:	ldr	r1, [sl, #8]
   12cc8:	ldr	r2, [r2, r1, lsl #2]
   12ccc:	cmp	r2, #0
   12cd0:	beq	12d44 <__lxstat64@plt+0x1da0>
   12cd4:	ldrb	r3, [r2]
   12cd8:	cmp	r3, #41	; 0x29
   12cdc:	ldrbeq	r2, [r2, #1]
   12ce0:	cmpeq	r2, #0
   12ce4:	beq	12d38 <__lxstat64@plt+0x1d94>
   12ce8:	movw	r1, #30309	; 0x7665
   12cec:	mov	r0, #0
   12cf0:	mov	r2, #5
   12cf4:	movt	r1, #1
   12cf8:	bl	10dd0 <dcgettext@plt>
   12cfc:	movw	r1, #30733	; 0x780d
   12d00:	mov	r4, r0
   12d04:	mov	r0, #0
   12d08:	movt	r1, #1
   12d0c:	bl	14e90 <__lxstat64@plt+0x3eec>
   12d10:	mov	r5, r0
   12d14:	ldr	r0, [sl]
   12d18:	ldr	r1, [sl, #8]
   12d1c:	ldr	r1, [r0, r1, lsl #2]
   12d20:	mov	r0, #1
   12d24:	bl	14e90 <__lxstat64@plt+0x3eec>
   12d28:	mov	r2, r0
   12d2c:	mov	r0, r4
   12d30:	mov	r1, r5
   12d34:	bl	1162c <__lxstat64@plt+0x688>
   12d38:	add	r1, r1, #1
   12d3c:	b	12c84 <__lxstat64@plt+0x1ce0>
   12d40:	bl	12318 <__lxstat64@plt+0x1374>
   12d44:	movw	r1, #30297	; 0x7659
   12d48:	mov	r0, #0
   12d4c:	mov	r2, #5
   12d50:	movt	r1, #1
   12d54:	bl	10dd0 <dcgettext@plt>
   12d58:	mov	r4, r0
   12d5c:	movw	r0, #30733	; 0x780d
   12d60:	movt	r0, #1
   12d64:	bl	14ea0 <__lxstat64@plt+0x3efc>
   12d68:	mov	r1, r0
   12d6c:	mov	r0, r4
   12d70:	bl	1162c <__lxstat64@plt+0x688>
   12d74:	movw	r1, #33096	; 0x8148
   12d78:	movt	r1, #2
   12d7c:	str	r0, [r1, #4]
   12d80:	bx	lr
   12d84:	movw	r1, #33096	; 0x8148
   12d88:	movt	r1, #2
   12d8c:	strb	r0, [r1]
   12d90:	bx	lr
   12d94:	push	{r4, r5, r6, sl, fp, lr}
   12d98:	add	fp, sp, #16
   12d9c:	sub	sp, sp, #8
   12da0:	movw	r0, #33076	; 0x8134
   12da4:	movt	r0, #2
   12da8:	ldr	r0, [r0]
   12dac:	bl	160e0 <__lxstat64@plt+0x513c>
   12db0:	cmp	r0, #0
   12db4:	beq	12ddc <__lxstat64@plt+0x1e38>
   12db8:	movw	r5, #33096	; 0x8148
   12dbc:	movt	r5, #2
   12dc0:	ldrb	r0, [r5]
   12dc4:	cmp	r0, #0
   12dc8:	beq	12e08 <__lxstat64@plt+0x1e64>
   12dcc:	bl	10ecc <__errno_location@plt>
   12dd0:	ldr	r0, [r0]
   12dd4:	cmp	r0, #32
   12dd8:	bne	12e08 <__lxstat64@plt+0x1e64>
   12ddc:	movw	r0, #33072	; 0x8130
   12de0:	movt	r0, #2
   12de4:	ldr	r0, [r0]
   12de8:	bl	160e0 <__lxstat64@plt+0x513c>
   12dec:	cmp	r0, #0
   12df0:	subeq	sp, fp, #16
   12df4:	popeq	{r4, r5, r6, sl, fp, pc}
   12df8:	movw	r0, #32996	; 0x80e4
   12dfc:	movt	r0, #2
   12e00:	ldr	r0, [r0]
   12e04:	bl	10dac <_exit@plt>
   12e08:	movw	r1, #30407	; 0x76c7
   12e0c:	mov	r0, #0
   12e10:	mov	r2, #5
   12e14:	movt	r1, #1
   12e18:	bl	10dd0 <dcgettext@plt>
   12e1c:	ldr	r6, [r5, #4]
   12e20:	mov	r4, r0
   12e24:	bl	10ecc <__errno_location@plt>
   12e28:	ldr	r5, [r0]
   12e2c:	cmp	r6, #0
   12e30:	bne	12e4c <__lxstat64@plt+0x1ea8>
   12e34:	movw	r2, #30423	; 0x76d7
   12e38:	mov	r0, #0
   12e3c:	mov	r1, r5
   12e40:	mov	r3, r4
   12e44:	movt	r2, #1
   12e48:	b	12e6c <__lxstat64@plt+0x1ec8>
   12e4c:	mov	r0, r6
   12e50:	bl	14b18 <__lxstat64@plt+0x3b74>
   12e54:	movw	r2, #30419	; 0x76d3
   12e58:	mov	r3, r0
   12e5c:	str	r4, [sp]
   12e60:	mov	r0, #0
   12e64:	mov	r1, r5
   12e68:	movt	r2, #1
   12e6c:	bl	10e54 <error@plt>
   12e70:	movw	r0, #32996	; 0x80e4
   12e74:	movt	r0, #2
   12e78:	ldr	r0, [r0]
   12e7c:	bl	10dac <_exit@plt>
   12e80:	push	{r4, r5, r6, sl, fp, lr}
   12e84:	add	fp, sp, #16
   12e88:	mov	r5, r0
   12e8c:	mov	r0, #0
   12e90:	mov	r4, r1
   12e94:	add	r6, r2, #19
   12e98:	strb	r0, [r2, #20]
   12e9c:	mov	r0, r5
   12ea0:	mov	r1, r4
   12ea4:	mov	r2, #10
   12ea8:	mov	r3, #0
   12eac:	bl	16510 <__lxstat64@plt+0x556c>
   12eb0:	add	r2, r0, r0, lsl #2
   12eb4:	sub	r2, r5, r2, lsl #1
   12eb8:	orr	r2, r2, #48	; 0x30
   12ebc:	strb	r2, [r6], #-1
   12ec0:	rsbs	r2, r5, #9
   12ec4:	mov	r5, r0
   12ec8:	rscs	r2, r4, #0
   12ecc:	mov	r4, r1
   12ed0:	bcc	12e9c <__lxstat64@plt+0x1ef8>
   12ed4:	add	r0, r6, #1
   12ed8:	pop	{r4, r5, r6, sl, fp, pc}
   12edc:	push	{r4, r5, fp, lr}
   12ee0:	add	fp, sp, #8
   12ee4:	cmp	r0, #0
   12ee8:	beq	12f7c <__lxstat64@plt+0x1fd8>
   12eec:	mov	r1, #47	; 0x2f
   12ef0:	mov	r4, r0
   12ef4:	bl	10f44 <strrchr@plt>
   12ef8:	cmp	r0, #0
   12efc:	mov	r5, r4
   12f00:	addne	r5, r0, #1
   12f04:	sub	r0, r5, r4
   12f08:	cmp	r0, #7
   12f0c:	blt	12f60 <__lxstat64@plt+0x1fbc>
   12f10:	movw	r1, #30482	; 0x7712
   12f14:	sub	r0, r5, #7
   12f18:	mov	r2, #7
   12f1c:	movt	r1, #1
   12f20:	bl	10f8c <strncmp@plt>
   12f24:	cmp	r0, #0
   12f28:	bne	12f60 <__lxstat64@plt+0x1fbc>
   12f2c:	movw	r1, #30490	; 0x771a
   12f30:	mov	r0, r5
   12f34:	mov	r2, #3
   12f38:	movt	r1, #1
   12f3c:	bl	10f8c <strncmp@plt>
   12f40:	cmp	r0, #0
   12f44:	beq	12f50 <__lxstat64@plt+0x1fac>
   12f48:	mov	r4, r5
   12f4c:	b	12f60 <__lxstat64@plt+0x1fbc>
   12f50:	movw	r0, #33064	; 0x8128
   12f54:	add	r4, r5, #3
   12f58:	movt	r0, #2
   12f5c:	str	r4, [r0]
   12f60:	movw	r0, #33068	; 0x812c
   12f64:	movt	r0, #2
   12f68:	str	r4, [r0]
   12f6c:	movw	r0, #33104	; 0x8150
   12f70:	movt	r0, #2
   12f74:	str	r4, [r0]
   12f78:	pop	{r4, r5, fp, pc}
   12f7c:	movw	r0, #33072	; 0x8130
   12f80:	mov	r1, #55	; 0x37
   12f84:	mov	r2, #1
   12f88:	movt	r0, #2
   12f8c:	ldr	r3, [r0]
   12f90:	movw	r0, #30426	; 0x76da
   12f94:	movt	r0, #1
   12f98:	bl	10e18 <fwrite@plt>
   12f9c:	bl	10f98 <abort@plt>
   12fa0:	push	{r4, r5, r6, sl, fp, lr}
   12fa4:	add	fp, sp, #16
   12fa8:	mov	r4, r0
   12fac:	movw	r0, #33112	; 0x8158
   12fb0:	movt	r0, #2
   12fb4:	cmp	r4, #0
   12fb8:	moveq	r4, r0
   12fbc:	bl	10ecc <__errno_location@plt>
   12fc0:	ldr	r6, [r0]
   12fc4:	mov	r5, r0
   12fc8:	mov	r0, r4
   12fcc:	mov	r1, #48	; 0x30
   12fd0:	bl	15d7c <__lxstat64@plt+0x4dd8>
   12fd4:	str	r6, [r5]
   12fd8:	pop	{r4, r5, r6, sl, fp, pc}
   12fdc:	movw	r1, #33112	; 0x8158
   12fe0:	cmp	r0, #0
   12fe4:	movt	r1, #2
   12fe8:	movne	r1, r0
   12fec:	ldr	r0, [r1]
   12ff0:	bx	lr
   12ff4:	movw	r2, #33112	; 0x8158
   12ff8:	cmp	r0, #0
   12ffc:	movt	r2, #2
   13000:	movne	r2, r0
   13004:	str	r1, [r2]
   13008:	bx	lr
   1300c:	movw	r3, #33112	; 0x8158
   13010:	cmp	r0, #0
   13014:	and	r2, r2, #1
   13018:	movt	r3, #2
   1301c:	movne	r3, r0
   13020:	ubfx	r0, r1, #5, #3
   13024:	and	r1, r1, #31
   13028:	add	ip, r3, r0, lsl #2
   1302c:	mov	r0, #1
   13030:	ldr	r3, [ip, #8]
   13034:	and	r0, r0, r3, lsr r1
   13038:	eor	r2, r0, r2
   1303c:	eor	r1, r3, r2, lsl r1
   13040:	str	r1, [ip, #8]
   13044:	bx	lr
   13048:	movw	r2, #33112	; 0x8158
   1304c:	cmp	r0, #0
   13050:	movt	r2, #2
   13054:	movne	r2, r0
   13058:	ldr	r0, [r2, #4]
   1305c:	str	r1, [r2, #4]
   13060:	bx	lr
   13064:	push	{fp, lr}
   13068:	mov	fp, sp
   1306c:	movw	r3, #33112	; 0x8158
   13070:	cmp	r0, #0
   13074:	movt	r3, #2
   13078:	movne	r3, r0
   1307c:	cmp	r1, #0
   13080:	mov	r0, #10
   13084:	cmpne	r2, #0
   13088:	str	r0, [r3]
   1308c:	bne	13094 <__lxstat64@plt+0x20f0>
   13090:	bl	10f98 <abort@plt>
   13094:	str	r1, [r3, #40]	; 0x28
   13098:	str	r2, [r3, #44]	; 0x2c
   1309c:	pop	{fp, pc}
   130a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130a4:	add	fp, sp, #28
   130a8:	sub	sp, sp, #20
   130ac:	mov	r7, r0
   130b0:	ldr	r0, [fp, #8]
   130b4:	movw	r5, #33112	; 0x8158
   130b8:	mov	r8, r3
   130bc:	mov	r9, r2
   130c0:	mov	sl, r1
   130c4:	movt	r5, #2
   130c8:	cmp	r0, #0
   130cc:	movne	r5, r0
   130d0:	bl	10ecc <__errno_location@plt>
   130d4:	ldr	r2, [r5, #40]	; 0x28
   130d8:	ldr	r3, [r5, #44]	; 0x2c
   130dc:	mov	r4, r0
   130e0:	ldm	r5, {r0, r1}
   130e4:	add	r5, r5, #8
   130e8:	ldr	r6, [r4]
   130ec:	stm	sp, {r0, r1, r5}
   130f0:	mov	r0, r7
   130f4:	mov	r1, sl
   130f8:	str	r2, [sp, #12]
   130fc:	str	r3, [sp, #16]
   13100:	mov	r2, r9
   13104:	mov	r3, r8
   13108:	bl	13118 <__lxstat64@plt+0x2174>
   1310c:	str	r6, [r4]
   13110:	sub	sp, fp, #28
   13114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1311c:	add	fp, sp, #28
   13120:	sub	sp, sp, #156	; 0x9c
   13124:	str	r0, [fp, #-84]	; 0xffffffac
   13128:	add	r0, r2, #1
   1312c:	mov	r6, r1
   13130:	mov	r7, r3
   13134:	str	r2, [fp, #-80]	; 0xffffffb0
   13138:	str	r0, [sp, #80]	; 0x50
   1313c:	ldr	r0, [fp, #12]
   13140:	and	r1, r0, #1
   13144:	str	r1, [sp, #36]	; 0x24
   13148:	and	r1, r0, #4
   1314c:	str	r1, [sp, #32]
   13150:	ubfx	r8, r0, #1, #1
   13154:	bl	10e30 <__ctype_get_mb_cur_max@plt>
   13158:	str	r0, [sp, #40]	; 0x28
   1315c:	ldr	r0, [fp, #24]
   13160:	ldr	r4, [fp, #8]
   13164:	mov	r1, #0
   13168:	str	r1, [fp, #-52]	; 0xffffffcc
   1316c:	mov	r1, #0
   13170:	str	r1, [sp, #60]	; 0x3c
   13174:	mov	r1, #1
   13178:	str	r1, [sp, #84]	; 0x54
   1317c:	str	r0, [sp, #76]	; 0x4c
   13180:	ldr	r0, [fp, #20]
   13184:	str	r0, [sp, #72]	; 0x48
   13188:	mov	r0, #0
   1318c:	str	r0, [sp, #56]	; 0x38
   13190:	mov	r0, #0
   13194:	str	r0, [fp, #-88]	; 0xffffffa8
   13198:	mov	r0, #0
   1319c:	str	r0, [fp, #-72]	; 0xffffffb8
   131a0:	mov	r0, #0
   131a4:	cmp	r4, #10
   131a8:	bhi	144c4 <__lxstat64@plt+0x3520>
   131ac:	add	r1, pc, #24
   131b0:	ldr	ip, [fp, #-84]	; 0xffffffac
   131b4:	ldr	lr, [fp, #-80]	; 0xffffffb0
   131b8:	mov	r5, r6
   131bc:	mov	r9, #0
   131c0:	mov	r2, #1
   131c4:	mov	r3, #0
   131c8:	ldr	pc, [r1, r4, lsl #2]
   131cc:	muleq	r1, r4, r2
   131d0:	ldrdeq	r3, [r1], -r0
   131d4:	andeq	r3, r1, r4, lsr #5
   131d8:	andeq	r3, r1, ip, lsl #5
   131dc:	andeq	r3, r1, r4, asr #5
   131e0:	andeq	r3, r1, r8, lsr #6
   131e4:			; <UNDEFINED> instruction: 0x000132b4
   131e8:	andeq	r3, r1, r0, lsr #11
   131ec:	strdeq	r3, [r1], -r8
   131f0:	strdeq	r3, [r1], -r8
   131f4:	andeq	r3, r1, r0, lsr r4
   131f8:	movw	r6, #30574	; 0x776e
   131fc:	mov	r0, #0
   13200:	mov	r2, #5
   13204:	movt	r6, #1
   13208:	mov	r1, r6
   1320c:	bl	10dd0 <dcgettext@plt>
   13210:	cmp	r0, r6
   13214:	str	r0, [sp, #72]	; 0x48
   13218:	bne	13408 <__lxstat64@plt+0x2464>
   1321c:	bl	1632c <__lxstat64@plt+0x5388>
   13220:	ldrb	r1, [r0]
   13224:	and	r1, r1, #223	; 0xdf
   13228:	cmp	r1, #71	; 0x47
   1322c:	beq	13388 <__lxstat64@plt+0x23e4>
   13230:	cmp	r1, #85	; 0x55
   13234:	bne	133ec <__lxstat64@plt+0x2448>
   13238:	ldrb	r1, [r0, #1]
   1323c:	and	r1, r1, #223	; 0xdf
   13240:	cmp	r1, #84	; 0x54
   13244:	bne	133ec <__lxstat64@plt+0x2448>
   13248:	ldrb	r1, [r0, #2]
   1324c:	and	r1, r1, #223	; 0xdf
   13250:	cmp	r1, #70	; 0x46
   13254:	bne	133ec <__lxstat64@plt+0x2448>
   13258:	ldrb	r1, [r0, #3]
   1325c:	cmp	r1, #45	; 0x2d
   13260:	bne	133ec <__lxstat64@plt+0x2448>
   13264:	ldrb	r1, [r0, #4]
   13268:	cmp	r1, #56	; 0x38
   1326c:	bne	133ec <__lxstat64@plt+0x2448>
   13270:	ldrb	r0, [r0, #5]
   13274:	cmp	r0, #0
   13278:	movw	r0, #30578	; 0x7772
   1327c:	movt	r0, #1
   13280:	str	r0, [sp, #72]	; 0x48
   13284:	bne	133ec <__lxstat64@plt+0x2448>
   13288:	b	13408 <__lxstat64@plt+0x2464>
   1328c:	mov	r0, #1
   13290:	b	132d0 <__lxstat64@plt+0x232c>
   13294:	mov	r4, #0
   13298:	mov	r9, #0
   1329c:	mov	r2, r0
   132a0:	b	13320 <__lxstat64@plt+0x237c>
   132a4:	tst	r8, #1
   132a8:	bne	132d0 <__lxstat64@plt+0x232c>
   132ac:	mov	r2, r0
   132b0:	b	132f8 <__lxstat64@plt+0x2354>
   132b4:	mov	r0, #1
   132b8:	mov	r9, #0
   132bc:	mov	r4, #5
   132c0:	b	1333c <__lxstat64@plt+0x2398>
   132c4:	mov	r2, #1
   132c8:	tst	r8, #1
   132cc:	beq	132f8 <__lxstat64@plt+0x2354>
   132d0:	mov	r1, #1
   132d4:	mov	r9, #0
   132d8:	mov	r4, #2
   132dc:	mov	r2, r0
   132e0:	mov	r3, #1
   132e4:	str	r1, [fp, #-72]	; 0xffffffb8
   132e8:	movw	r1, #30576	; 0x7770
   132ec:	movt	r1, #1
   132f0:	str	r1, [fp, #-88]	; 0xffffffa8
   132f4:	b	135a0 <__lxstat64@plt+0x25fc>
   132f8:	cmp	r5, #0
   132fc:	mov	r9, #1
   13300:	mov	r4, #2
   13304:	movne	r0, #39	; 0x27
   13308:	strbne	r0, [ip]
   1330c:	movw	r0, #30576	; 0x7770
   13310:	movt	r0, #1
   13314:	str	r0, [fp, #-88]	; 0xffffffa8
   13318:	mov	r0, #1
   1331c:	str	r0, [fp, #-72]	; 0xffffffb8
   13320:	mov	r3, #0
   13324:	b	135a0 <__lxstat64@plt+0x25fc>
   13328:	mov	r4, #5
   1332c:	tst	r8, #1
   13330:	beq	13358 <__lxstat64@plt+0x23b4>
   13334:	mov	r0, #1
   13338:	mov	r9, #0
   1333c:	str	r0, [fp, #-72]	; 0xffffffb8
   13340:	movw	r0, #30572	; 0x776c
   13344:	mov	r2, #1
   13348:	mov	r3, #1
   1334c:	movt	r0, #1
   13350:	str	r0, [fp, #-88]	; 0xffffffa8
   13354:	b	135a0 <__lxstat64@plt+0x25fc>
   13358:	cmp	r5, #0
   1335c:	mov	r3, #0
   13360:	mov	r9, #1
   13364:	mov	r2, #1
   13368:	movne	r0, #34	; 0x22
   1336c:	strbne	r0, [ip]
   13370:	movw	r0, #30572	; 0x776c
   13374:	movt	r0, #1
   13378:	str	r0, [fp, #-88]	; 0xffffffa8
   1337c:	mov	r0, #1
   13380:	str	r0, [fp, #-72]	; 0xffffffb8
   13384:	b	135a0 <__lxstat64@plt+0x25fc>
   13388:	ldrb	r1, [r0, #1]
   1338c:	and	r1, r1, #223	; 0xdf
   13390:	cmp	r1, #66	; 0x42
   13394:	bne	133ec <__lxstat64@plt+0x2448>
   13398:	ldrb	r1, [r0, #2]
   1339c:	cmp	r1, #49	; 0x31
   133a0:	bne	133ec <__lxstat64@plt+0x2448>
   133a4:	ldrb	r1, [r0, #3]
   133a8:	cmp	r1, #56	; 0x38
   133ac:	bne	133ec <__lxstat64@plt+0x2448>
   133b0:	ldrb	r1, [r0, #4]
   133b4:	cmp	r1, #48	; 0x30
   133b8:	bne	133ec <__lxstat64@plt+0x2448>
   133bc:	ldrb	r1, [r0, #5]
   133c0:	cmp	r1, #51	; 0x33
   133c4:	bne	133ec <__lxstat64@plt+0x2448>
   133c8:	ldrb	r1, [r0, #6]
   133cc:	cmp	r1, #48	; 0x30
   133d0:	bne	133ec <__lxstat64@plt+0x2448>
   133d4:	ldrb	r0, [r0, #7]
   133d8:	cmp	r0, #0
   133dc:	movw	r0, #30586	; 0x777a
   133e0:	movt	r0, #1
   133e4:	str	r0, [sp, #72]	; 0x48
   133e8:	beq	13408 <__lxstat64@plt+0x2464>
   133ec:	movw	r1, #30572	; 0x776c
   133f0:	movw	r0, #30576	; 0x7770
   133f4:	cmp	r4, #9
   133f8:	movt	r1, #1
   133fc:	movt	r0, #1
   13400:	moveq	r0, r1
   13404:	str	r0, [sp, #72]	; 0x48
   13408:	movw	r6, #30576	; 0x7770
   1340c:	mov	r0, #0
   13410:	mov	r2, #5
   13414:	movt	r6, #1
   13418:	mov	r1, r6
   1341c:	bl	10dd0 <dcgettext@plt>
   13420:	cmp	r0, r6
   13424:	str	r0, [sp, #76]	; 0x4c
   13428:	beq	13474 <__lxstat64@plt+0x24d0>
   1342c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13430:	mov	r9, #0
   13434:	tst	r8, #1
   13438:	bne	1357c <__lxstat64@plt+0x25d8>
   1343c:	ldr	r0, [sp, #72]	; 0x48
   13440:	ldrb	r0, [r0]
   13444:	cmp	r0, #0
   13448:	beq	1357c <__lxstat64@plt+0x25d8>
   1344c:	ldr	r1, [sp, #72]	; 0x48
   13450:	mov	r9, #0
   13454:	add	r1, r1, #1
   13458:	cmp	r9, r5
   1345c:	strbcc	r0, [ip, r9]
   13460:	ldrb	r0, [r1, r9]
   13464:	add	r9, r9, #1
   13468:	cmp	r0, #0
   1346c:	bne	13458 <__lxstat64@plt+0x24b4>
   13470:	b	1357c <__lxstat64@plt+0x25d8>
   13474:	bl	1632c <__lxstat64@plt+0x5388>
   13478:	ldrb	r1, [r0]
   1347c:	and	r1, r1, #223	; 0xdf
   13480:	cmp	r1, #71	; 0x47
   13484:	beq	134f4 <__lxstat64@plt+0x2550>
   13488:	ldr	ip, [fp, #-84]	; 0xffffffac
   1348c:	cmp	r1, #85	; 0x55
   13490:	bne	13550 <__lxstat64@plt+0x25ac>
   13494:	ldrb	r1, [r0, #1]
   13498:	and	r1, r1, #223	; 0xdf
   1349c:	cmp	r1, #84	; 0x54
   134a0:	bne	13550 <__lxstat64@plt+0x25ac>
   134a4:	ldrb	r1, [r0, #2]
   134a8:	and	r1, r1, #223	; 0xdf
   134ac:	cmp	r1, #70	; 0x46
   134b0:	bne	13550 <__lxstat64@plt+0x25ac>
   134b4:	ldrb	r1, [r0, #3]
   134b8:	cmp	r1, #45	; 0x2d
   134bc:	bne	13550 <__lxstat64@plt+0x25ac>
   134c0:	ldrb	r1, [r0, #4]
   134c4:	cmp	r1, #56	; 0x38
   134c8:	bne	13550 <__lxstat64@plt+0x25ac>
   134cc:	ldrb	r0, [r0, #5]
   134d0:	cmp	r0, #0
   134d4:	bne	13550 <__lxstat64@plt+0x25ac>
   134d8:	movw	r0, #30582	; 0x7776
   134dc:	movt	r0, #1
   134e0:	str	r0, [sp, #76]	; 0x4c
   134e4:	mov	r9, #0
   134e8:	tst	r8, #1
   134ec:	beq	1343c <__lxstat64@plt+0x2498>
   134f0:	b	1357c <__lxstat64@plt+0x25d8>
   134f4:	ldrb	r1, [r0, #1]
   134f8:	ldr	ip, [fp, #-84]	; 0xffffffac
   134fc:	and	r1, r1, #223	; 0xdf
   13500:	cmp	r1, #66	; 0x42
   13504:	bne	13550 <__lxstat64@plt+0x25ac>
   13508:	ldrb	r1, [r0, #2]
   1350c:	cmp	r1, #49	; 0x31
   13510:	bne	13550 <__lxstat64@plt+0x25ac>
   13514:	ldrb	r1, [r0, #3]
   13518:	cmp	r1, #56	; 0x38
   1351c:	bne	13550 <__lxstat64@plt+0x25ac>
   13520:	ldrb	r1, [r0, #4]
   13524:	cmp	r1, #48	; 0x30
   13528:	bne	13550 <__lxstat64@plt+0x25ac>
   1352c:	ldrb	r1, [r0, #5]
   13530:	cmp	r1, #51	; 0x33
   13534:	bne	13550 <__lxstat64@plt+0x25ac>
   13538:	ldrb	r1, [r0, #6]
   1353c:	cmp	r1, #48	; 0x30
   13540:	bne	13550 <__lxstat64@plt+0x25ac>
   13544:	ldrb	r0, [r0, #7]
   13548:	cmp	r0, #0
   1354c:	beq	14364 <__lxstat64@plt+0x33c0>
   13550:	movw	r0, #30576	; 0x7770
   13554:	cmp	r4, #9
   13558:	movt	r0, #1
   1355c:	mov	r1, r0
   13560:	movw	r0, #30572	; 0x776c
   13564:	movt	r0, #1
   13568:	moveq	r1, r0
   1356c:	str	r1, [sp, #76]	; 0x4c
   13570:	mov	r9, #0
   13574:	tst	r8, #1
   13578:	beq	1343c <__lxstat64@plt+0x2498>
   1357c:	ldr	r6, [sp, #76]	; 0x4c
   13580:	mov	r0, r6
   13584:	bl	10ec0 <strlen@plt>
   13588:	ldr	ip, [fp, #-84]	; 0xffffffac
   1358c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13590:	str	r0, [fp, #-72]	; 0xffffffb8
   13594:	str	r6, [fp, #-88]	; 0xffffffa8
   13598:	mov	r2, #1
   1359c:	mov	r3, r8
   135a0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   135a4:	str	r4, [fp, #-64]	; 0xffffffc0
   135a8:	mov	sl, #0
   135ac:	str	r3, [fp, #-76]	; 0xffffffb4
   135b0:	str	r2, [sp, #88]	; 0x58
   135b4:	cmp	r0, #0
   135b8:	movwne	r0, #1
   135bc:	and	r1, r0, r3
   135c0:	and	r1, r2, r1
   135c4:	str	r1, [sp, #48]	; 0x30
   135c8:	sub	r1, r4, #2
   135cc:	clz	r1, r1
   135d0:	lsr	r1, r1, #5
   135d4:	and	r1, r1, r3
   135d8:	str	r1, [sp, #44]	; 0x2c
   135dc:	subs	r1, r4, #2
   135e0:	eor	r4, r3, #1
   135e4:	movwne	r1, #1
   135e8:	str	r4, [sp, #92]	; 0x5c
   135ec:	orr	r4, r1, r4
   135f0:	and	r1, r1, r2
   135f4:	and	r0, r0, r1
   135f8:	str	r4, [sp, #64]	; 0x40
   135fc:	ldr	r4, [sp, #84]	; 0x54
   13600:	str	r0, [fp, #-60]	; 0xffffffc4
   13604:	orr	r0, r1, r3
   13608:	ldr	r1, [fp, #16]
   1360c:	eor	r0, r0, #1
   13610:	clz	r1, r1
   13614:	lsr	r1, r1, #5
   13618:	orr	r0, r1, r0
   1361c:	str	r0, [fp, #-68]	; 0xffffffbc
   13620:	eor	r0, r2, #1
   13624:	str	r0, [sp, #52]	; 0x34
   13628:	cmn	r7, #1
   1362c:	beq	1363c <__lxstat64@plt+0x2698>
   13630:	cmp	sl, r7
   13634:	bne	13648 <__lxstat64@plt+0x26a4>
   13638:	b	142dc <__lxstat64@plt+0x3338>
   1363c:	ldrb	r0, [lr, sl]
   13640:	cmp	r0, #0
   13644:	beq	142e4 <__lxstat64@plt+0x3340>
   13648:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1364c:	cmp	r0, #0
   13650:	beq	136b0 <__lxstat64@plt+0x270c>
   13654:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13658:	mov	r6, r5
   1365c:	add	r5, sl, r0
   13660:	cmp	r0, #2
   13664:	bcc	136d0 <__lxstat64@plt+0x272c>
   13668:	mov	r0, #0
   1366c:	cmn	r7, #1
   13670:	str	r0, [fp, #-56]	; 0xffffffc8
   13674:	bne	1368c <__lxstat64@plt+0x26e8>
   13678:	mov	r0, lr
   1367c:	bl	10ec0 <strlen@plt>
   13680:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13684:	ldr	ip, [fp, #-84]	; 0xffffffac
   13688:	mov	r7, r0
   1368c:	cmp	r5, r7
   13690:	bls	136e0 <__lxstat64@plt+0x273c>
   13694:	mov	r0, #0
   13698:	mov	r5, r6
   1369c:	str	r0, [fp, #-48]	; 0xffffffd0
   136a0:	ldrb	r6, [lr, sl]
   136a4:	cmp	r6, #126	; 0x7e
   136a8:	bls	13730 <__lxstat64@plt+0x278c>
   136ac:	b	13c8c <__lxstat64@plt+0x2ce8>
   136b0:	mov	r0, #0
   136b4:	str	r0, [fp, #-56]	; 0xffffffc8
   136b8:	mov	r0, #0
   136bc:	str	r0, [fp, #-48]	; 0xffffffd0
   136c0:	ldrb	r6, [lr, sl]
   136c4:	cmp	r6, #126	; 0x7e
   136c8:	bls	13730 <__lxstat64@plt+0x278c>
   136cc:	b	13c8c <__lxstat64@plt+0x2ce8>
   136d0:	mov	r0, #0
   136d4:	str	r0, [fp, #-56]	; 0xffffffc8
   136d8:	cmp	r5, r7
   136dc:	bhi	13694 <__lxstat64@plt+0x26f0>
   136e0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   136e4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   136e8:	add	r0, lr, sl
   136ec:	bl	10eb4 <bcmp@plt>
   136f0:	ldr	r2, [sp, #92]	; 0x5c
   136f4:	cmp	r0, #0
   136f8:	mov	r1, r0
   136fc:	mov	r5, r6
   13700:	movwne	r1, #1
   13704:	orr	r1, r1, r2
   13708:	tst	r1, #1
   1370c:	beq	143a4 <__lxstat64@plt+0x3400>
   13710:	ldr	ip, [fp, #-84]	; 0xffffffac
   13714:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13718:	clz	r0, r0
   1371c:	lsr	r0, r0, #5
   13720:	str	r0, [fp, #-48]	; 0xffffffd0
   13724:	ldrb	r6, [lr, sl]
   13728:	cmp	r6, #126	; 0x7e
   1372c:	bhi	13c8c <__lxstat64@plt+0x2ce8>
   13730:	add	r3, pc, #16
   13734:	mov	r8, #1
   13738:	mov	r2, #110	; 0x6e
   1373c:	mov	r0, #97	; 0x61
   13740:	mov	r1, #0
   13744:	ldr	pc, [r3, r6, lsl #2]
   13748:	andeq	r3, r1, r4, asr #20
   1374c:	andeq	r3, r1, ip, lsl #25
   13750:	andeq	r3, r1, ip, lsl #25
   13754:	andeq	r3, r1, ip, lsl #25
   13758:	andeq	r3, r1, ip, lsl #25
   1375c:	andeq	r3, r1, ip, lsl #25
   13760:	andeq	r3, r1, ip, lsl #25
   13764:	andeq	r3, r1, r0, asr #26
   13768:	andeq	r3, r1, r4, lsr #20
   1376c:	andeq	r3, r1, ip, lsl sl
   13770:	andeq	r3, r1, r0, lsr sl
   13774:	andeq	r3, r1, r0, ror #22
   13778:	andeq	r3, r1, r4, lsl sl
   1377c:	andeq	r3, r1, ip, lsr #20
   13780:	andeq	r3, r1, ip, lsl #25
   13784:	andeq	r3, r1, ip, lsl #25
   13788:	andeq	r3, r1, ip, lsl #25
   1378c:	andeq	r3, r1, ip, lsl #25
   13790:	andeq	r3, r1, ip, lsl #25
   13794:	andeq	r3, r1, ip, lsl #25
   13798:	andeq	r3, r1, ip, lsl #25
   1379c:	andeq	r3, r1, ip, lsl #25
   137a0:	andeq	r3, r1, ip, lsl #25
   137a4:	andeq	r3, r1, ip, lsl #25
   137a8:	andeq	r3, r1, ip, lsl #25
   137ac:	andeq	r3, r1, ip, lsl #25
   137b0:	andeq	r3, r1, ip, lsl #25
   137b4:	andeq	r3, r1, ip, lsl #25
   137b8:	andeq	r3, r1, ip, lsl #25
   137bc:	andeq	r3, r1, ip, lsl #25
   137c0:	andeq	r3, r1, ip, lsl #25
   137c4:	andeq	r3, r1, ip, lsl #25
   137c8:			; <UNDEFINED> instruction: 0x000139b8
   137cc:			; <UNDEFINED> instruction: 0x000139bc
   137d0:			; <UNDEFINED> instruction: 0x000139bc
   137d4:	andeq	r3, r1, ip, lsr #19
   137d8:			; <UNDEFINED> instruction: 0x000139bc
   137dc:	andeq	r3, r1, r4, asr #18
   137e0:			; <UNDEFINED> instruction: 0x000139bc
   137e4:	andeq	r3, r1, r8, ror #22
   137e8:			; <UNDEFINED> instruction: 0x000139bc
   137ec:			; <UNDEFINED> instruction: 0x000139bc
   137f0:			; <UNDEFINED> instruction: 0x000139bc
   137f4:	andeq	r3, r1, r4, asr #18
   137f8:	andeq	r3, r1, r4, asr #18
   137fc:	andeq	r3, r1, r4, asr #18
   13800:	andeq	r3, r1, r4, asr #18
   13804:	andeq	r3, r1, r4, asr #18
   13808:	andeq	r3, r1, r4, asr #18
   1380c:	andeq	r3, r1, r4, asr #18
   13810:	andeq	r3, r1, r4, asr #18
   13814:	andeq	r3, r1, r4, asr #18
   13818:	andeq	r3, r1, r4, asr #18
   1381c:	andeq	r3, r1, r4, asr #18
   13820:	andeq	r3, r1, r4, asr #18
   13824:	andeq	r3, r1, r4, asr #18
   13828:	andeq	r3, r1, r4, asr #18
   1382c:	andeq	r3, r1, r4, asr #18
   13830:	andeq	r3, r1, r4, asr #18
   13834:			; <UNDEFINED> instruction: 0x000139bc
   13838:			; <UNDEFINED> instruction: 0x000139bc
   1383c:			; <UNDEFINED> instruction: 0x000139bc
   13840:			; <UNDEFINED> instruction: 0x000139bc
   13844:	andeq	r3, r1, ip, lsr #22
   13848:	andeq	r3, r1, ip, lsl #25
   1384c:	andeq	r3, r1, r4, asr #18
   13850:	andeq	r3, r1, r4, asr #18
   13854:	andeq	r3, r1, r4, asr #18
   13858:	andeq	r3, r1, r4, asr #18
   1385c:	andeq	r3, r1, r4, asr #18
   13860:	andeq	r3, r1, r4, asr #18
   13864:	andeq	r3, r1, r4, asr #18
   13868:	andeq	r3, r1, r4, asr #18
   1386c:	andeq	r3, r1, r4, asr #18
   13870:	andeq	r3, r1, r4, asr #18
   13874:	andeq	r3, r1, r4, asr #18
   13878:	andeq	r3, r1, r4, asr #18
   1387c:	andeq	r3, r1, r4, asr #18
   13880:	andeq	r3, r1, r4, asr #18
   13884:	andeq	r3, r1, r4, asr #18
   13888:	andeq	r3, r1, r4, asr #18
   1388c:	andeq	r3, r1, r4, asr #18
   13890:	andeq	r3, r1, r4, asr #18
   13894:	andeq	r3, r1, r4, asr #18
   13898:	andeq	r3, r1, r4, asr #18
   1389c:	andeq	r3, r1, r4, asr #18
   138a0:	andeq	r3, r1, r4, asr #18
   138a4:	andeq	r3, r1, r4, asr #18
   138a8:	andeq	r3, r1, r4, asr #18
   138ac:	andeq	r3, r1, r4, asr #18
   138b0:	andeq	r3, r1, r4, asr #18
   138b4:			; <UNDEFINED> instruction: 0x000139bc
   138b8:	strdeq	r3, [r1], -r0
   138bc:	andeq	r3, r1, r4, asr #18
   138c0:			; <UNDEFINED> instruction: 0x000139bc
   138c4:	andeq	r3, r1, r4, asr #18
   138c8:			; <UNDEFINED> instruction: 0x000139bc
   138cc:	andeq	r3, r1, r4, asr #18
   138d0:	andeq	r3, r1, r4, asr #18
   138d4:	andeq	r3, r1, r4, asr #18
   138d8:	andeq	r3, r1, r4, asr #18
   138dc:	andeq	r3, r1, r4, asr #18
   138e0:	andeq	r3, r1, r4, asr #18
   138e4:	andeq	r3, r1, r4, asr #18
   138e8:	andeq	r3, r1, r4, asr #18
   138ec:	andeq	r3, r1, r4, asr #18
   138f0:	andeq	r3, r1, r4, asr #18
   138f4:	andeq	r3, r1, r4, asr #18
   138f8:	andeq	r3, r1, r4, asr #18
   138fc:	andeq	r3, r1, r4, asr #18
   13900:	andeq	r3, r1, r4, asr #18
   13904:	andeq	r3, r1, r4, asr #18
   13908:	andeq	r3, r1, r4, asr #18
   1390c:	andeq	r3, r1, r4, asr #18
   13910:	andeq	r3, r1, r4, asr #18
   13914:	andeq	r3, r1, r4, asr #18
   13918:	andeq	r3, r1, r4, asr #18
   1391c:	andeq	r3, r1, r4, asr #18
   13920:	andeq	r3, r1, r4, asr #18
   13924:	andeq	r3, r1, r4, asr #18
   13928:	andeq	r3, r1, r4, asr #18
   1392c:	andeq	r3, r1, r4, asr #18
   13930:	andeq	r3, r1, r4, asr #18
   13934:	andeq	r3, r1, r4, lsl #19
   13938:			; <UNDEFINED> instruction: 0x000139bc
   1393c:	andeq	r3, r1, r4, lsl #19
   13940:	andeq	r3, r1, ip, lsr #19
   13944:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13948:	tst	r0, #1
   1394c:	bne	13c04 <__lxstat64@plt+0x2c60>
   13950:	ldr	r1, [fp, #16]
   13954:	ubfx	r0, r6, #5, #3
   13958:	mov	r2, #1
   1395c:	ldr	r0, [r1, r0, lsl #2]
   13960:	and	r1, r6, #31
   13964:	tst	r0, r2, lsl r1
   13968:	beq	13c04 <__lxstat64@plt+0x2c60>
   1396c:	mov	r0, r6
   13970:	mov	r1, r8
   13974:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13978:	tst	r2, #1
   1397c:	beq	13c24 <__lxstat64@plt+0x2c80>
   13980:	b	14380 <__lxstat64@plt+0x33dc>
   13984:	cmp	r7, #1
   13988:	beq	139ac <__lxstat64@plt+0x2a08>
   1398c:	mov	r8, #0
   13990:	cmn	r7, #1
   13994:	bne	13bf0 <__lxstat64@plt+0x2c4c>
   13998:	ldrb	r0, [lr, #1]
   1399c:	cmp	r0, #0
   139a0:	beq	139ac <__lxstat64@plt+0x2a08>
   139a4:	mvn	r7, #0
   139a8:	b	13bf0 <__lxstat64@plt+0x2c4c>
   139ac:	mov	r8, #0
   139b0:	cmp	sl, #0
   139b4:	bne	13bf0 <__lxstat64@plt+0x2c4c>
   139b8:	mov	r1, #1
   139bc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   139c0:	cmp	r0, #2
   139c4:	bne	139dc <__lxstat64@plt+0x2a38>
   139c8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   139cc:	mov	r8, r1
   139d0:	tst	r0, #1
   139d4:	beq	13944 <__lxstat64@plt+0x29a0>
   139d8:	b	14380 <__lxstat64@plt+0x33dc>
   139dc:	mov	r8, r1
   139e0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   139e4:	tst	r0, #1
   139e8:	beq	13950 <__lxstat64@plt+0x29ac>
   139ec:	b	13c04 <__lxstat64@plt+0x2c60>
   139f0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   139f4:	cmp	r0, #2
   139f8:	bne	13cb8 <__lxstat64@plt+0x2d14>
   139fc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13a00:	tst	r0, #1
   13a04:	bne	14380 <__lxstat64@plt+0x33dc>
   13a08:	mov	r0, #0
   13a0c:	str	r0, [fp, #-56]	; 0xffffffc8
   13a10:	b	13cd0 <__lxstat64@plt+0x2d2c>
   13a14:	mov	r0, #102	; 0x66
   13a18:	b	13d40 <__lxstat64@plt+0x2d9c>
   13a1c:	mov	r2, #116	; 0x74
   13a20:	b	13a30 <__lxstat64@plt+0x2a8c>
   13a24:	mov	r0, #98	; 0x62
   13a28:	b	13d40 <__lxstat64@plt+0x2d9c>
   13a2c:	mov	r2, #114	; 0x72
   13a30:	ldr	r0, [sp, #64]	; 0x40
   13a34:	tst	r0, #1
   13a38:	mov	r0, r2
   13a3c:	bne	13d40 <__lxstat64@plt+0x2d9c>
   13a40:	b	14380 <__lxstat64@plt+0x33dc>
   13a44:	ldr	r0, [sp, #88]	; 0x58
   13a48:	tst	r0, #1
   13a4c:	beq	13d60 <__lxstat64@plt+0x2dbc>
   13a50:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13a54:	tst	r0, #1
   13a58:	bne	144bc <__lxstat64@plt+0x3518>
   13a5c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13a60:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13a64:	subs	r0, r0, #2
   13a68:	movwne	r0, #1
   13a6c:	orr	r0, r0, r1
   13a70:	tst	r0, #1
   13a74:	bne	13ab0 <__lxstat64@plt+0x2b0c>
   13a78:	cmp	r9, r5
   13a7c:	movcc	r0, #39	; 0x27
   13a80:	strbcc	r0, [ip, r9]
   13a84:	add	r0, r9, #1
   13a88:	cmp	r0, r5
   13a8c:	movcc	r1, #36	; 0x24
   13a90:	strbcc	r1, [ip, r0]
   13a94:	add	r0, r9, #2
   13a98:	add	r9, r9, #3
   13a9c:	cmp	r0, r5
   13aa0:	movcc	r1, #39	; 0x27
   13aa4:	strbcc	r1, [ip, r0]
   13aa8:	mov	r0, #1
   13aac:	str	r0, [fp, #-52]	; 0xffffffcc
   13ab0:	mov	r1, #1
   13ab4:	cmp	r9, r5
   13ab8:	mov	r8, #0
   13abc:	mov	r6, #48	; 0x30
   13ac0:	str	r1, [fp, #-56]	; 0xffffffc8
   13ac4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13ac8:	movcc	r0, #92	; 0x5c
   13acc:	strbcc	r0, [ip, r9]
   13ad0:	add	r0, r9, #1
   13ad4:	cmp	r1, #2
   13ad8:	beq	13f2c <__lxstat64@plt+0x2f88>
   13adc:	add	r1, sl, #1
   13ae0:	cmp	r1, r7
   13ae4:	bcs	13f2c <__lxstat64@plt+0x2f88>
   13ae8:	ldrb	r1, [lr, r1]
   13aec:	sub	r1, r1, #48	; 0x30
   13af0:	uxtb	r1, r1
   13af4:	cmp	r1, #9
   13af8:	bhi	13f2c <__lxstat64@plt+0x2f88>
   13afc:	cmp	r0, r5
   13b00:	movcc	r1, #48	; 0x30
   13b04:	strbcc	r1, [ip, r0]
   13b08:	add	r0, r9, #2
   13b0c:	add	r9, r9, #3
   13b10:	cmp	r0, r5
   13b14:	movcc	r1, #48	; 0x30
   13b18:	strbcc	r1, [ip, r0]
   13b1c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13b20:	tst	r0, #1
   13b24:	beq	13950 <__lxstat64@plt+0x29ac>
   13b28:	b	13c04 <__lxstat64@plt+0x2c60>
   13b2c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13b30:	mov	r6, #63	; 0x3f
   13b34:	cmp	r0, #5
   13b38:	beq	13f40 <__lxstat64@plt+0x2f9c>
   13b3c:	mov	r1, #0
   13b40:	cmp	r0, #2
   13b44:	str	r1, [fp, #-56]	; 0xffffffc8
   13b48:	bne	14008 <__lxstat64@plt+0x3064>
   13b4c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13b50:	mov	r8, #0
   13b54:	tst	r0, #1
   13b58:	beq	13944 <__lxstat64@plt+0x29a0>
   13b5c:	b	14380 <__lxstat64@plt+0x33dc>
   13b60:	mov	r0, #118	; 0x76
   13b64:	b	13d40 <__lxstat64@plt+0x2d9c>
   13b68:	mov	r0, #1
   13b6c:	mov	r6, #39	; 0x27
   13b70:	str	r0, [sp, #60]	; 0x3c
   13b74:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13b78:	cmp	r0, #2
   13b7c:	bne	13d80 <__lxstat64@plt+0x2ddc>
   13b80:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13b84:	tst	r0, #1
   13b88:	bne	14380 <__lxstat64@plt+0x33dc>
   13b8c:	ldr	r2, [sp, #56]	; 0x38
   13b90:	clz	r1, r5
   13b94:	mov	r8, #1
   13b98:	lsr	r1, r1, #5
   13b9c:	cmp	r2, #0
   13ba0:	mov	r0, r2
   13ba4:	movwne	r0, #1
   13ba8:	orrs	r0, r0, r1
   13bac:	moveq	r2, r5
   13bb0:	moveq	r5, r0
   13bb4:	cmp	r9, r5
   13bb8:	str	r2, [sp, #56]	; 0x38
   13bbc:	movcc	r0, #39	; 0x27
   13bc0:	strbcc	r0, [ip, r9]
   13bc4:	add	r0, r9, #1
   13bc8:	cmp	r0, r5
   13bcc:	movcc	r1, #92	; 0x5c
   13bd0:	strbcc	r1, [ip, r0]
   13bd4:	add	r0, r9, #2
   13bd8:	add	r9, r9, #3
   13bdc:	cmp	r0, r5
   13be0:	movcc	r1, #39	; 0x27
   13be4:	strbcc	r1, [ip, r0]
   13be8:	mov	r0, #0
   13bec:	str	r0, [fp, #-52]	; 0xffffffcc
   13bf0:	mov	r0, #0
   13bf4:	str	r0, [fp, #-56]	; 0xffffffc8
   13bf8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13bfc:	tst	r0, #1
   13c00:	beq	13950 <__lxstat64@plt+0x29ac>
   13c04:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13c08:	mov	r1, r8
   13c0c:	cmp	r0, #0
   13c10:	mov	r0, r6
   13c14:	beq	13cd8 <__lxstat64@plt+0x2d34>
   13c18:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13c1c:	tst	r2, #1
   13c20:	bne	14380 <__lxstat64@plt+0x33dc>
   13c24:	ldr	r2, [fp, #-64]	; 0xffffffc0
   13c28:	ldr	r3, [fp, #-52]	; 0xffffffcc
   13c2c:	subs	r2, r2, #2
   13c30:	movwne	r2, #1
   13c34:	orr	r2, r2, r3
   13c38:	tst	r2, #1
   13c3c:	bne	13c78 <__lxstat64@plt+0x2cd4>
   13c40:	cmp	r9, r5
   13c44:	movcc	r2, #39	; 0x27
   13c48:	strbcc	r2, [ip, r9]
   13c4c:	add	r2, r9, #1
   13c50:	cmp	r2, r5
   13c54:	movcc	r3, #36	; 0x24
   13c58:	strbcc	r3, [ip, r2]
   13c5c:	add	r2, r9, #2
   13c60:	add	r9, r9, #3
   13c64:	cmp	r2, r5
   13c68:	movcc	r3, #39	; 0x27
   13c6c:	strbcc	r3, [ip, r2]
   13c70:	mov	r2, #1
   13c74:	str	r2, [fp, #-52]	; 0xffffffcc
   13c78:	cmp	r9, r5
   13c7c:	movcc	r2, #92	; 0x5c
   13c80:	strbcc	r2, [ip, r9]
   13c84:	add	r9, r9, #1
   13c88:	b	13d20 <__lxstat64@plt+0x2d7c>
   13c8c:	ldr	r0, [sp, #40]	; 0x28
   13c90:	cmp	r0, #1
   13c94:	bne	13d94 <__lxstat64@plt+0x2df0>
   13c98:	bl	10e9c <__ctype_b_loc@plt>
   13c9c:	ldr	r0, [r0]
   13ca0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13ca4:	mov	r1, #1
   13ca8:	add	r0, r0, r6, lsl #1
   13cac:	ldrb	r0, [r0, #1]
   13cb0:	ubfx	r8, r0, #6, #1
   13cb4:	b	140ec <__lxstat64@plt+0x3148>
   13cb8:	ldr	r1, [sp, #48]	; 0x30
   13cbc:	mov	r0, #0
   13cc0:	str	r0, [fp, #-56]	; 0xffffffc8
   13cc4:	mov	r0, #92	; 0x5c
   13cc8:	cmp	r1, #0
   13ccc:	beq	13d40 <__lxstat64@plt+0x2d9c>
   13cd0:	mov	r6, #92	; 0x5c
   13cd4:	mov	r8, #0
   13cd8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13cdc:	cmp	r0, #0
   13ce0:	bne	13d18 <__lxstat64@plt+0x2d74>
   13ce4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13ce8:	tst	r0, #1
   13cec:	beq	13d18 <__lxstat64@plt+0x2d74>
   13cf0:	cmp	r9, r5
   13cf4:	movcc	r0, #39	; 0x27
   13cf8:	strbcc	r0, [ip, r9]
   13cfc:	add	r0, r9, #1
   13d00:	add	r9, r9, #2
   13d04:	cmp	r0, r5
   13d08:	movcc	r1, #39	; 0x27
   13d0c:	strbcc	r1, [ip, r0]
   13d10:	mov	r0, #0
   13d14:	str	r0, [fp, #-52]	; 0xffffffcc
   13d18:	mov	r1, r8
   13d1c:	mov	r0, r6
   13d20:	cmp	r9, r5
   13d24:	and	r4, r4, r1
   13d28:	strbcc	r0, [ip, r9]
   13d2c:	add	r9, r9, #1
   13d30:	add	sl, sl, #1
   13d34:	cmn	r7, #1
   13d38:	bne	13630 <__lxstat64@plt+0x268c>
   13d3c:	b	1363c <__lxstat64@plt+0x2698>
   13d40:	mov	r1, #0
   13d44:	mov	r8, #0
   13d48:	str	r1, [fp, #-56]	; 0xffffffc8
   13d4c:	ldr	r1, [sp, #88]	; 0x58
   13d50:	tst	r1, #1
   13d54:	mov	r1, #0
   13d58:	beq	13944 <__lxstat64@plt+0x29a0>
   13d5c:	b	13c18 <__lxstat64@plt+0x2c74>
   13d60:	ldr	r0, [sp, #36]	; 0x24
   13d64:	mov	r6, #0
   13d68:	mov	r8, #0
   13d6c:	cmp	r0, #0
   13d70:	mov	r0, #0
   13d74:	str	r0, [fp, #-56]	; 0xffffffc8
   13d78:	bne	13d30 <__lxstat64@plt+0x2d8c>
   13d7c:	b	13944 <__lxstat64@plt+0x29a0>
   13d80:	mov	r8, #1
   13d84:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13d88:	tst	r0, #1
   13d8c:	beq	13950 <__lxstat64@plt+0x29ac>
   13d90:	b	13c04 <__lxstat64@plt+0x2c60>
   13d94:	mov	r0, #0
   13d98:	cmn	r7, #1
   13d9c:	str	r0, [fp, #-36]	; 0xffffffdc
   13da0:	str	r0, [fp, #-40]	; 0xffffffd8
   13da4:	bne	13db8 <__lxstat64@plt+0x2e14>
   13da8:	mov	r0, lr
   13dac:	bl	10ec0 <strlen@plt>
   13db0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13db4:	mov	r7, r0
   13db8:	ldr	r0, [sp, #44]	; 0x2c
   13dbc:	str	r4, [sp, #84]	; 0x54
   13dc0:	str	r5, [sp, #28]
   13dc4:	cmp	r0, #0
   13dc8:	beq	1401c <__lxstat64@plt+0x3078>
   13dcc:	ldr	r0, [sp, #80]	; 0x50
   13dd0:	mov	r8, #1
   13dd4:	mov	r5, #0
   13dd8:	add	r0, r0, sl
   13ddc:	str	r0, [sp, #24]
   13de0:	sub	r0, fp, #40	; 0x28
   13de4:	mov	r3, r0
   13de8:	b	13e24 <__lxstat64@plt+0x2e80>
   13dec:	ldr	r5, [sp, #68]	; 0x44
   13df0:	add	r5, r0, r5
   13df4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13df8:	bl	10e00 <iswprint@plt>
   13dfc:	cmp	r0, #0
   13e00:	sub	r4, fp, #40	; 0x28
   13e04:	movwne	r0, #1
   13e08:	and	r8, r8, r0
   13e0c:	mov	r0, r4
   13e10:	bl	10dc4 <mbsinit@plt>
   13e14:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13e18:	mov	r3, r4
   13e1c:	cmp	r0, #0
   13e20:	bne	140e0 <__lxstat64@plt+0x313c>
   13e24:	str	r5, [sp, #68]	; 0x44
   13e28:	add	r5, r5, sl
   13e2c:	sub	r0, fp, #44	; 0x2c
   13e30:	add	r1, lr, r5
   13e34:	sub	r2, r7, r5
   13e38:	bl	16364 <__lxstat64@plt+0x53c0>
   13e3c:	cmn	r0, #2
   13e40:	beq	140a0 <__lxstat64@plt+0x30fc>
   13e44:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e48:	cmn	r0, #1
   13e4c:	beq	14094 <__lxstat64@plt+0x30f0>
   13e50:	cmp	r0, #0
   13e54:	beq	14098 <__lxstat64@plt+0x30f4>
   13e58:	cmp	r0, #2
   13e5c:	bcc	13dec <__lxstat64@plt+0x2e48>
   13e60:	ldr	r1, [sp, #68]	; 0x44
   13e64:	ldr	r2, [sp, #24]
   13e68:	add	r1, r2, r1
   13e6c:	sub	r2, r0, #1
   13e70:	ldrb	r3, [r1]
   13e74:	sub	r3, r3, #91	; 0x5b
   13e78:	cmp	r3, #33	; 0x21
   13e7c:	bls	13e9c <__lxstat64@plt+0x2ef8>
   13e80:	add	r1, r1, #1
   13e84:	subs	r2, r2, #1
   13e88:	beq	13dec <__lxstat64@plt+0x2e48>
   13e8c:	ldrb	r3, [r1]
   13e90:	sub	r3, r3, #91	; 0x5b
   13e94:	cmp	r3, #33	; 0x21
   13e98:	bhi	13e80 <__lxstat64@plt+0x2edc>
   13e9c:	add	r5, pc, #0
   13ea0:	ldr	pc, [r5, r3, lsl #2]
   13ea4:			; <UNDEFINED> instruction: 0x000143b8
   13ea8:			; <UNDEFINED> instruction: 0x000143b8
   13eac:	andeq	r3, r1, r0, lsl #29
   13eb0:			; <UNDEFINED> instruction: 0x000143b8
   13eb4:	andeq	r3, r1, r0, lsl #29
   13eb8:			; <UNDEFINED> instruction: 0x000143b8
   13ebc:	andeq	r3, r1, r0, lsl #29
   13ec0:	andeq	r3, r1, r0, lsl #29
   13ec4:	andeq	r3, r1, r0, lsl #29
   13ec8:	andeq	r3, r1, r0, lsl #29
   13ecc:	andeq	r3, r1, r0, lsl #29
   13ed0:	andeq	r3, r1, r0, lsl #29
   13ed4:	andeq	r3, r1, r0, lsl #29
   13ed8:	andeq	r3, r1, r0, lsl #29
   13edc:	andeq	r3, r1, r0, lsl #29
   13ee0:	andeq	r3, r1, r0, lsl #29
   13ee4:	andeq	r3, r1, r0, lsl #29
   13ee8:	andeq	r3, r1, r0, lsl #29
   13eec:	andeq	r3, r1, r0, lsl #29
   13ef0:	andeq	r3, r1, r0, lsl #29
   13ef4:	andeq	r3, r1, r0, lsl #29
   13ef8:	andeq	r3, r1, r0, lsl #29
   13efc:	andeq	r3, r1, r0, lsl #29
   13f00:	andeq	r3, r1, r0, lsl #29
   13f04:	andeq	r3, r1, r0, lsl #29
   13f08:	andeq	r3, r1, r0, lsl #29
   13f0c:	andeq	r3, r1, r0, lsl #29
   13f10:	andeq	r3, r1, r0, lsl #29
   13f14:	andeq	r3, r1, r0, lsl #29
   13f18:	andeq	r3, r1, r0, lsl #29
   13f1c:	andeq	r3, r1, r0, lsl #29
   13f20:	andeq	r3, r1, r0, lsl #29
   13f24:	andeq	r3, r1, r0, lsl #29
   13f28:			; <UNDEFINED> instruction: 0x000143b8
   13f2c:	mov	r9, r0
   13f30:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13f34:	tst	r0, #1
   13f38:	beq	13950 <__lxstat64@plt+0x29ac>
   13f3c:	b	13c04 <__lxstat64@plt+0x2c60>
   13f40:	mov	r0, #0
   13f44:	str	r0, [fp, #-56]	; 0xffffffc8
   13f48:	ldr	r0, [sp, #32]
   13f4c:	cmp	r0, #0
   13f50:	beq	14008 <__lxstat64@plt+0x3064>
   13f54:	add	r0, sl, #2
   13f58:	mov	r1, r7
   13f5c:	cmp	r0, r7
   13f60:	bcs	14008 <__lxstat64@plt+0x3064>
   13f64:	add	r1, sl, lr
   13f68:	ldrb	r1, [r1, #1]
   13f6c:	cmp	r1, #63	; 0x3f
   13f70:	bne	14008 <__lxstat64@plt+0x3064>
   13f74:	ldrb	r8, [lr, r0]
   13f78:	sub	r2, r8, #33	; 0x21
   13f7c:	cmp	r2, #29
   13f80:	bhi	14008 <__lxstat64@plt+0x3064>
   13f84:	mov	r1, r4
   13f88:	movw	r4, #20929	; 0x51c1
   13f8c:	mov	r3, #1
   13f90:	movt	r4, #14336	; 0x3800
   13f94:	tst	r4, r3, lsl r2
   13f98:	beq	142c4 <__lxstat64@plt+0x3320>
   13f9c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13fa0:	tst	r2, #1
   13fa4:	bne	14380 <__lxstat64@plt+0x33dc>
   13fa8:	cmp	r9, r5
   13fac:	mov	r6, r8
   13fb0:	mov	r4, r1
   13fb4:	mov	sl, r0
   13fb8:	mov	r8, #0
   13fbc:	movcc	r2, #63	; 0x3f
   13fc0:	strbcc	r2, [ip, r9]
   13fc4:	add	r2, r9, #1
   13fc8:	cmp	r2, r5
   13fcc:	movcc	r3, #34	; 0x22
   13fd0:	strbcc	r3, [ip, r2]
   13fd4:	add	r2, r9, #2
   13fd8:	cmp	r2, r5
   13fdc:	movcc	r3, #34	; 0x22
   13fe0:	strbcc	r3, [ip, r2]
   13fe4:	add	r2, r9, #3
   13fe8:	add	r9, r9, #4
   13fec:	cmp	r2, r5
   13ff0:	movcc	r3, #63	; 0x3f
   13ff4:	strbcc	r3, [ip, r2]
   13ff8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13ffc:	tst	r0, #1
   14000:	beq	13950 <__lxstat64@plt+0x29ac>
   14004:	b	13c04 <__lxstat64@plt+0x2c60>
   14008:	mov	r8, #0
   1400c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   14010:	tst	r0, #1
   14014:	beq	13950 <__lxstat64@plt+0x29ac>
   14018:	b	13c04 <__lxstat64@plt+0x2c60>
   1401c:	mov	r8, #1
   14020:	mov	r5, #0
   14024:	sub	r4, fp, #40	; 0x28
   14028:	str	r5, [sp, #68]	; 0x44
   1402c:	add	r5, r5, sl
   14030:	sub	r0, fp, #44	; 0x2c
   14034:	mov	r3, r4
   14038:	add	r1, lr, r5
   1403c:	sub	r2, r7, r5
   14040:	bl	16364 <__lxstat64@plt+0x53c0>
   14044:	cmn	r0, #2
   14048:	beq	140a0 <__lxstat64@plt+0x30fc>
   1404c:	cmn	r0, #1
   14050:	beq	14094 <__lxstat64@plt+0x30f0>
   14054:	ldr	r5, [sp, #68]	; 0x44
   14058:	cmp	r0, #0
   1405c:	beq	140dc <__lxstat64@plt+0x3138>
   14060:	add	r5, r0, r5
   14064:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14068:	bl	10e00 <iswprint@plt>
   1406c:	cmp	r0, #0
   14070:	sub	r4, fp, #40	; 0x28
   14074:	movwne	r0, #1
   14078:	and	r8, r8, r0
   1407c:	mov	r0, r4
   14080:	bl	10dc4 <mbsinit@plt>
   14084:	ldr	lr, [fp, #-80]	; 0xffffffb0
   14088:	cmp	r0, #0
   1408c:	beq	14028 <__lxstat64@plt+0x3084>
   14090:	b	140e0 <__lxstat64@plt+0x313c>
   14094:	mov	r8, #0
   14098:	ldr	lr, [fp, #-80]	; 0xffffffb0
   1409c:	b	140d4 <__lxstat64@plt+0x3130>
   140a0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   140a4:	mov	r8, #0
   140a8:	cmp	r5, r7
   140ac:	bcs	140d4 <__lxstat64@plt+0x3130>
   140b0:	ldrb	r0, [lr, r5]
   140b4:	cmp	r0, #0
   140b8:	beq	140d4 <__lxstat64@plt+0x3130>
   140bc:	ldr	r0, [sp, #68]	; 0x44
   140c0:	add	r0, r0, #1
   140c4:	add	r5, r0, sl
   140c8:	str	r0, [sp, #68]	; 0x44
   140cc:	cmp	r5, r7
   140d0:	bcc	140b0 <__lxstat64@plt+0x310c>
   140d4:	ldr	r5, [sp, #68]	; 0x44
   140d8:	b	140e0 <__lxstat64@plt+0x313c>
   140dc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   140e0:	mov	r1, r5
   140e4:	ldr	r5, [sp, #28]
   140e8:	ldr	r4, [sp, #84]	; 0x54
   140ec:	ldr	r0, [sp, #52]	; 0x34
   140f0:	ldr	ip, [fp, #-84]	; 0xffffffac
   140f4:	cmp	r1, #1
   140f8:	orr	r2, r8, r0
   140fc:	mov	r0, r1
   14100:	bhi	1410c <__lxstat64@plt+0x3168>
   14104:	tst	r2, #1
   14108:	bne	13944 <__lxstat64@plt+0x29a0>
   1410c:	add	r0, r0, sl
   14110:	str	r2, [sp, #84]	; 0x54
   14114:	str	r0, [fp, #-56]	; 0xffffffc8
   14118:	mov	r0, #0
   1411c:	tst	r2, #1
   14120:	bne	14200 <__lxstat64@plt+0x325c>
   14124:	ldr	r1, [fp, #-76]	; 0xffffffb4
   14128:	tst	r1, #1
   1412c:	bne	14380 <__lxstat64@plt+0x33dc>
   14130:	ldr	r1, [fp, #-64]	; 0xffffffc0
   14134:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14138:	subs	r2, r1, #2
   1413c:	movwne	r2, #1
   14140:	orr	r2, r2, r0
   14144:	tst	r2, #1
   14148:	bne	14184 <__lxstat64@plt+0x31e0>
   1414c:	cmp	r9, r5
   14150:	add	r2, r9, #1
   14154:	mov	r0, #1
   14158:	movcc	r1, #39	; 0x27
   1415c:	str	r0, [fp, #-52]	; 0xffffffcc
   14160:	strbcc	r1, [ip, r9]
   14164:	cmp	r2, r5
   14168:	movcc	r1, #36	; 0x24
   1416c:	strbcc	r1, [ip, r2]
   14170:	add	r2, r9, #2
   14174:	add	r9, r9, #3
   14178:	cmp	r2, r5
   1417c:	movcc	r1, #39	; 0x27
   14180:	strbcc	r1, [ip, r2]
   14184:	cmp	r9, r5
   14188:	add	r2, r9, #1
   1418c:	movcc	r1, #92	; 0x5c
   14190:	strbcc	r1, [ip, r9]
   14194:	cmp	r2, r5
   14198:	bcs	141ac <__lxstat64@plt+0x3208>
   1419c:	uxtb	r3, r6
   141a0:	mov	r1, #48	; 0x30
   141a4:	orr	r3, r1, r3, lsr #6
   141a8:	strb	r3, [ip, r2]
   141ac:	add	r2, r9, #2
   141b0:	add	r9, r9, #3
   141b4:	cmp	r2, r5
   141b8:	lsrcc	r3, r6, #3
   141bc:	movcc	r1, #6
   141c0:	bficc	r3, r1, #3, #29
   141c4:	mov	r1, #6
   141c8:	bfi	r6, r1, #3, #29
   141cc:	strbcc	r3, [ip, r2]
   141d0:	mov	r2, #1
   141d4:	b	14234 <__lxstat64@plt+0x3290>
   141d8:	ldr	r1, [sp, #80]	; 0x50
   141dc:	cmp	r9, r2
   141e0:	mov	r5, r2
   141e4:	ldr	r2, [sp, #84]	; 0x54
   141e8:	strbcc	r6, [ip, r9]
   141ec:	add	r9, r9, #1
   141f0:	ldrb	r6, [r1, sl]
   141f4:	mov	sl, r3
   141f8:	tst	r2, #1
   141fc:	beq	14124 <__lxstat64@plt+0x3180>
   14200:	ldr	r1, [fp, #-48]	; 0xffffffd0
   14204:	tst	r1, #1
   14208:	beq	14228 <__lxstat64@plt+0x3284>
   1420c:	cmp	r9, r5
   14210:	mov	r2, r0
   14214:	movcc	r1, #92	; 0x5c
   14218:	strbcc	r1, [ip, r9]
   1421c:	add	r9, r9, #1
   14220:	mov	r1, #0
   14224:	b	14230 <__lxstat64@plt+0x328c>
   14228:	mov	r1, #0
   1422c:	mov	r2, r0
   14230:	str	r1, [fp, #-48]	; 0xffffffd0
   14234:	mov	r0, r2
   14238:	and	r1, r2, #1
   1423c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14240:	add	r3, sl, #1
   14244:	cmp	r2, r3
   14248:	bls	142a8 <__lxstat64@plt+0x3304>
   1424c:	mov	r2, r5
   14250:	ldr	r5, [fp, #-52]	; 0xffffffcc
   14254:	cmp	r1, #0
   14258:	movwne	r1, #1
   1425c:	mvn	r5, r5
   14260:	orr	r5, r5, r1
   14264:	tst	r5, #1
   14268:	bne	141d8 <__lxstat64@plt+0x3234>
   1426c:	cmp	r9, r2
   14270:	movcc	r5, r4
   14274:	movcc	r4, #39	; 0x27
   14278:	strbcc	r4, [ip, r9]
   1427c:	movcc	r4, r5
   14280:	add	r5, r9, #1
   14284:	add	r9, r9, #2
   14288:	cmp	r5, r2
   1428c:	movcc	r1, r4
   14290:	movcc	r4, #39	; 0x27
   14294:	strbcc	r4, [ip, r5]
   14298:	movcc	r4, r1
   1429c:	mov	r1, #0
   142a0:	str	r1, [fp, #-52]	; 0xffffffcc
   142a4:	b	141d8 <__lxstat64@plt+0x3234>
   142a8:	cmp	r1, #0
   142ac:	movwne	r1, #1
   142b0:	str	r1, [fp, #-56]	; 0xffffffc8
   142b4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   142b8:	cmp	r0, #0
   142bc:	beq	13ce4 <__lxstat64@plt+0x2d40>
   142c0:	b	13d18 <__lxstat64@plt+0x2d74>
   142c4:	mov	r8, #0
   142c8:	mov	r4, r1
   142cc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   142d0:	tst	r0, #1
   142d4:	beq	13950 <__lxstat64@plt+0x29ac>
   142d8:	b	13c04 <__lxstat64@plt+0x2c60>
   142dc:	mov	r7, sl
   142e0:	b	142e8 <__lxstat64@plt+0x3344>
   142e4:	mvn	r7, #0
   142e8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   142ec:	ldr	r3, [fp, #-76]	; 0xffffffb4
   142f0:	ldr	r2, [sp, #88]	; 0x58
   142f4:	eor	r0, r1, #2
   142f8:	orr	r0, r0, r9
   142fc:	clz	r0, r0
   14300:	lsr	r0, r0, #5
   14304:	tst	r3, r0
   14308:	bne	14380 <__lxstat64@plt+0x33dc>
   1430c:	subs	r0, r1, #2
   14310:	movwne	r0, #1
   14314:	orr	r0, r3, r0
   14318:	tst	r0, #1
   1431c:	ldreq	r0, [sp, #60]	; 0x3c
   14320:	eoreq	r0, r0, #1
   14324:	tsteq	r0, #1
   14328:	bne	1445c <__lxstat64@plt+0x34b8>
   1432c:	tst	r4, #1
   14330:	bne	14420 <__lxstat64@plt+0x347c>
   14334:	ldr	r6, [sp, #56]	; 0x38
   14338:	mov	r8, #0
   1433c:	cmp	r6, #0
   14340:	beq	14458 <__lxstat64@plt+0x34b4>
   14344:	mov	r1, #0
   14348:	mov	r4, #2
   1434c:	cmp	r5, #0
   14350:	mov	r0, r2
   14354:	mov	r3, #0
   14358:	str	r1, [sp, #84]	; 0x54
   1435c:	beq	131a4 <__lxstat64@plt+0x2200>
   14360:	b	1445c <__lxstat64@plt+0x34b8>
   14364:	movw	r0, #30590	; 0x777e
   14368:	movt	r0, #1
   1436c:	str	r0, [sp, #76]	; 0x4c
   14370:	mov	r9, #0
   14374:	tst	r8, #1
   14378:	beq	1343c <__lxstat64@plt+0x2498>
   1437c:	b	1357c <__lxstat64@plt+0x25d8>
   14380:	ldr	r1, [sp, #88]	; 0x58
   14384:	mov	r0, #2
   14388:	tst	r1, #1
   1438c:	movwne	r0, #4
   14390:	ldr	r2, [fp, #-64]	; 0xffffffc0
   14394:	ldr	r1, [fp, #12]
   14398:	cmp	r2, #2
   1439c:	moveq	r2, r0
   143a0:	b	143d8 <__lxstat64@plt+0x3434>
   143a4:	ldr	ip, [fp, #-84]	; 0xffffffac
   143a8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   143ac:	ldr	r1, [fp, #12]
   143b0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   143b4:	b	143d8 <__lxstat64@plt+0x3434>
   143b8:	ldr	r1, [sp, #88]	; 0x58
   143bc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   143c0:	ldr	r5, [sp, #28]
   143c4:	mov	r0, #2
   143c8:	tst	r1, #1
   143cc:	ldr	r1, [fp, #12]
   143d0:	movwne	r0, #4
   143d4:	mov	r2, r0
   143d8:	mov	r0, #0
   143dc:	bic	r1, r1, #2
   143e0:	str	r2, [sp]
   143e4:	mov	r2, lr
   143e8:	str	r0, [sp, #8]
   143ec:	ldr	r0, [sp, #72]	; 0x48
   143f0:	str	r1, [sp, #4]
   143f4:	mov	r1, r5
   143f8:	str	r0, [sp, #12]
   143fc:	ldr	r0, [sp, #76]	; 0x4c
   14400:	str	r0, [sp, #16]
   14404:	mov	r0, ip
   14408:	mov	r3, r7
   1440c:	bl	13118 <__lxstat64@plt+0x2174>
   14410:	mov	r9, r0
   14414:	mov	r0, r9
   14418:	sub	sp, fp, #28
   1441c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14420:	mov	r0, #5
   14424:	ldr	r1, [sp, #56]	; 0x38
   14428:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1442c:	str	r0, [sp]
   14430:	ldr	r0, [fp, #12]
   14434:	str	r0, [sp, #4]
   14438:	ldr	r0, [fp, #16]
   1443c:	str	r0, [sp, #8]
   14440:	ldr	r0, [sp, #72]	; 0x48
   14444:	str	r0, [sp, #12]
   14448:	ldr	r0, [sp, #76]	; 0x4c
   1444c:	str	r0, [sp, #16]
   14450:	ldr	r0, [fp, #-84]	; 0xffffffac
   14454:	b	14408 <__lxstat64@plt+0x3464>
   14458:	mov	r3, #0
   1445c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14460:	cmp	r1, #0
   14464:	beq	144a0 <__lxstat64@plt+0x34fc>
   14468:	ldr	r2, [fp, #-84]	; 0xffffffac
   1446c:	tst	r3, #1
   14470:	bne	144a4 <__lxstat64@plt+0x3500>
   14474:	ldrb	r0, [r1]
   14478:	cmp	r0, #0
   1447c:	beq	144a4 <__lxstat64@plt+0x3500>
   14480:	add	r1, r1, #1
   14484:	cmp	r9, r5
   14488:	strbcc	r0, [r2, r9]
   1448c:	add	r9, r9, #1
   14490:	ldrb	r0, [r1], #1
   14494:	cmp	r0, #0
   14498:	bne	14484 <__lxstat64@plt+0x34e0>
   1449c:	b	144a4 <__lxstat64@plt+0x3500>
   144a0:	ldr	r2, [fp, #-84]	; 0xffffffac
   144a4:	cmp	r9, r5
   144a8:	movcc	r0, #0
   144ac:	strbcc	r0, [r2, r9]
   144b0:	mov	r0, r9
   144b4:	sub	sp, fp, #28
   144b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144bc:	mov	r0, #4
   144c0:	b	14390 <__lxstat64@plt+0x33ec>
   144c4:	bl	10f98 <abort@plt>
   144c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   144cc:	add	fp, sp, #28
   144d0:	sub	sp, sp, #28
   144d4:	movw	r5, #33112	; 0x8158
   144d8:	cmp	r2, #0
   144dc:	mov	r4, r1
   144e0:	mov	r7, r0
   144e4:	str	r0, [sp, #20]
   144e8:	movt	r5, #2
   144ec:	movne	r5, r2
   144f0:	bl	10ecc <__errno_location@plt>
   144f4:	mov	sl, r0
   144f8:	ldr	r2, [r5, #40]	; 0x28
   144fc:	ldr	r3, [r5, #44]	; 0x2c
   14500:	ldm	r5, {r0, r1}
   14504:	orr	r8, r1, #1
   14508:	add	r9, r5, #8
   1450c:	mov	r1, #0
   14510:	ldr	r6, [sl]
   14514:	stm	sp, {r0, r8, r9}
   14518:	mov	r0, #0
   1451c:	str	r2, [sp, #12]
   14520:	str	r3, [sp, #16]
   14524:	mov	r2, r7
   14528:	mov	r3, r4
   1452c:	str	r6, [sp, #24]
   14530:	mov	r6, r4
   14534:	bl	13118 <__lxstat64@plt+0x2174>
   14538:	add	r7, r0, #1
   1453c:	mov	r0, r7
   14540:	bl	1594c <__lxstat64@plt+0x49a8>
   14544:	mov	r4, r0
   14548:	ldr	r0, [r5]
   1454c:	ldr	r2, [r5, #44]	; 0x2c
   14550:	ldr	r1, [r5, #40]	; 0x28
   14554:	mov	r3, r6
   14558:	stm	sp, {r0, r8, r9}
   1455c:	str	r2, [sp, #16]
   14560:	ldr	r2, [sp, #20]
   14564:	str	r1, [sp, #12]
   14568:	mov	r0, r4
   1456c:	mov	r1, r7
   14570:	bl	13118 <__lxstat64@plt+0x2174>
   14574:	ldr	r0, [sp, #24]
   14578:	str	r0, [sl]
   1457c:	mov	r0, r4
   14580:	sub	sp, fp, #28
   14584:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14588:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1458c:	add	fp, sp, #28
   14590:	sub	sp, sp, #36	; 0x24
   14594:	movw	r8, #33112	; 0x8158
   14598:	cmp	r3, #0
   1459c:	mov	r4, r2
   145a0:	str	r2, [sp, #24]
   145a4:	mov	r5, r1
   145a8:	mov	r6, r0
   145ac:	str	r0, [sp, #20]
   145b0:	movt	r8, #2
   145b4:	movne	r8, r3
   145b8:	bl	10ecc <__errno_location@plt>
   145bc:	str	r0, [sp, #28]
   145c0:	ldr	r1, [r8, #40]	; 0x28
   145c4:	ldr	r2, [r8, #44]	; 0x2c
   145c8:	ldr	r7, [r0]
   145cc:	cmp	r4, #0
   145d0:	add	sl, r8, #8
   145d4:	mov	r0, #0
   145d8:	ldm	r8, {r3, r9}
   145dc:	orreq	r9, r9, #1
   145e0:	stm	sp, {r3, r9, sl}
   145e4:	str	r1, [sp, #12]
   145e8:	str	r2, [sp, #16]
   145ec:	mov	r1, #0
   145f0:	mov	r2, r6
   145f4:	mov	r3, r5
   145f8:	str	r7, [sp, #32]
   145fc:	mov	r7, r5
   14600:	bl	13118 <__lxstat64@plt+0x2174>
   14604:	add	r4, r0, #1
   14608:	mov	r5, r0
   1460c:	mov	r0, r4
   14610:	bl	1594c <__lxstat64@plt+0x49a8>
   14614:	mov	r6, r0
   14618:	ldr	r0, [r8]
   1461c:	ldr	r2, [r8, #44]	; 0x2c
   14620:	ldr	r1, [r8, #40]	; 0x28
   14624:	mov	r3, r7
   14628:	stm	sp, {r0, r9, sl}
   1462c:	str	r2, [sp, #16]
   14630:	ldr	r2, [sp, #20]
   14634:	str	r1, [sp, #12]
   14638:	mov	r0, r6
   1463c:	mov	r1, r4
   14640:	bl	13118 <__lxstat64@plt+0x2174>
   14644:	ldr	r0, [sp, #24]
   14648:	ldr	r1, [sp, #32]
   1464c:	ldr	r2, [sp, #28]
   14650:	cmp	r0, #0
   14654:	str	r1, [r2]
   14658:	strne	r5, [r0]
   1465c:	mov	r0, r6
   14660:	sub	sp, fp, #28
   14664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14668:	push	{r4, r5, r6, r7, fp, lr}
   1466c:	add	fp, sp, #16
   14670:	movw	r4, #33048	; 0x8118
   14674:	movt	r4, #2
   14678:	ldrd	r6, [r4]
   1467c:	cmp	r7, #2
   14680:	blt	146ac <__lxstat64@plt+0x3708>
   14684:	add	r5, r6, #12
   14688:	mov	r7, #0
   1468c:	ldr	r0, [r5, r7, lsl #3]
   14690:	bl	1625c <__lxstat64@plt+0x52b8>
   14694:	ldr	r1, [r4, #4]
   14698:	add	r2, r7, #2
   1469c:	add	r0, r7, #1
   146a0:	mov	r7, r0
   146a4:	cmp	r2, r1
   146a8:	blt	1468c <__lxstat64@plt+0x36e8>
   146ac:	ldr	r0, [r6, #4]
   146b0:	movw	r5, #33160	; 0x8188
   146b4:	movt	r5, #2
   146b8:	cmp	r0, r5
   146bc:	beq	146d0 <__lxstat64@plt+0x372c>
   146c0:	bl	1625c <__lxstat64@plt+0x52b8>
   146c4:	mov	r0, #256	; 0x100
   146c8:	str	r0, [r4, #8]
   146cc:	str	r5, [r4, #12]
   146d0:	add	r5, r4, #8
   146d4:	cmp	r6, r5
   146d8:	beq	146e8 <__lxstat64@plt+0x3744>
   146dc:	mov	r0, r6
   146e0:	bl	1625c <__lxstat64@plt+0x52b8>
   146e4:	str	r5, [r4]
   146e8:	mov	r0, #1
   146ec:	str	r0, [r4, #4]
   146f0:	pop	{r4, r5, r6, r7, fp, pc}
   146f4:	movw	r3, #33112	; 0x8158
   146f8:	mvn	r2, #0
   146fc:	movt	r3, #2
   14700:	b	14704 <__lxstat64@plt+0x3760>
   14704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14708:	add	fp, sp, #28
   1470c:	sub	sp, sp, #44	; 0x2c
   14710:	mov	r7, r3
   14714:	str	r2, [sp, #36]	; 0x24
   14718:	str	r1, [sp, #32]
   1471c:	mov	r5, r0
   14720:	bl	10ecc <__errno_location@plt>
   14724:	cmp	r5, #0
   14728:	bmi	14890 <__lxstat64@plt+0x38ec>
   1472c:	cmn	r5, #-2147483647	; 0x80000001
   14730:	beq	14890 <__lxstat64@plt+0x38ec>
   14734:	movw	r8, #33048	; 0x8118
   14738:	mov	r4, r0
   1473c:	ldr	r0, [r0]
   14740:	movt	r8, #2
   14744:	str	r4, [sp, #28]
   14748:	ldr	r1, [r8, #4]
   1474c:	ldr	r6, [r8]
   14750:	str	r0, [sp, #24]
   14754:	cmp	r1, r5
   14758:	ble	14764 <__lxstat64@plt+0x37c0>
   1475c:	mov	sl, r6
   14760:	b	147cc <__lxstat64@plt+0x3828>
   14764:	mov	r0, #8
   14768:	add	r9, r8, #8
   1476c:	str	r1, [fp, #-32]	; 0xffffffe0
   14770:	sub	r1, r5, r1
   14774:	mvn	r3, #-2147483648	; 0x80000000
   14778:	str	r0, [sp]
   1477c:	subs	r0, r6, r9
   14780:	add	r2, r1, #1
   14784:	sub	r1, fp, #32
   14788:	movne	r0, r6
   1478c:	bl	15b4c <__lxstat64@plt+0x4ba8>
   14790:	mov	sl, r0
   14794:	cmp	r6, r9
   14798:	str	r0, [r8]
   1479c:	bne	147a8 <__lxstat64@plt+0x3804>
   147a0:	ldrd	r0, [r8, #8]
   147a4:	stm	sl, {r0, r1}
   147a8:	ldr	r1, [r8, #4]
   147ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   147b0:	add	r0, sl, r1, lsl #3
   147b4:	sub	r1, r2, r1
   147b8:	lsl	r2, r1, #3
   147bc:	mov	r1, #0
   147c0:	bl	10ef0 <memset@plt>
   147c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   147c8:	str	r0, [r8, #4]
   147cc:	mov	r9, sl
   147d0:	ldm	r7, {r0, r1}
   147d4:	orr	r8, r1, #1
   147d8:	add	r1, r7, #8
   147dc:	ldr	r2, [r7, #40]	; 0x28
   147e0:	ldr	r3, [r7, #44]	; 0x2c
   147e4:	ldr	r6, [r9, r5, lsl #3]!
   147e8:	str	r1, [sp, #20]
   147ec:	ldr	r4, [r9, #4]!
   147f0:	stm	sp, {r0, r8}
   147f4:	add	r0, sp, #8
   147f8:	stm	r0, {r1, r2, r3}
   147fc:	ldr	r2, [sp, #32]
   14800:	ldr	r3, [sp, #36]	; 0x24
   14804:	mov	r1, r6
   14808:	mov	r0, r4
   1480c:	bl	13118 <__lxstat64@plt+0x2174>
   14810:	cmp	r6, r0
   14814:	bhi	14878 <__lxstat64@plt+0x38d4>
   14818:	add	r6, r0, #1
   1481c:	movw	r0, #33160	; 0x8188
   14820:	movt	r0, #2
   14824:	str	r6, [sl, r5, lsl #3]
   14828:	cmp	r4, r0
   1482c:	beq	14838 <__lxstat64@plt+0x3894>
   14830:	mov	r0, r4
   14834:	bl	1625c <__lxstat64@plt+0x52b8>
   14838:	mov	r0, r6
   1483c:	bl	1594c <__lxstat64@plt+0x49a8>
   14840:	str	r0, [r9]
   14844:	mov	r4, r0
   14848:	add	r3, sp, #8
   1484c:	ldr	r0, [r7]
   14850:	ldr	r1, [r7, #40]	; 0x28
   14854:	ldr	r2, [r7, #44]	; 0x2c
   14858:	stm	sp, {r0, r8}
   1485c:	ldr	r0, [sp, #20]
   14860:	stm	r3, {r0, r1, r2}
   14864:	ldr	r2, [sp, #32]
   14868:	ldr	r3, [sp, #36]	; 0x24
   1486c:	mov	r0, r4
   14870:	mov	r1, r6
   14874:	bl	13118 <__lxstat64@plt+0x2174>
   14878:	ldr	r1, [sp, #24]
   1487c:	ldr	r0, [sp, #28]
   14880:	str	r1, [r0]
   14884:	mov	r0, r4
   14888:	sub	sp, fp, #28
   1488c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14890:	bl	10f98 <abort@plt>
   14894:	movw	r3, #33112	; 0x8158
   14898:	movt	r3, #2
   1489c:	b	14704 <__lxstat64@plt+0x3760>
   148a0:	movw	r3, #33112	; 0x8158
   148a4:	mov	r1, r0
   148a8:	mov	r0, #0
   148ac:	mvn	r2, #0
   148b0:	movt	r3, #2
   148b4:	b	14704 <__lxstat64@plt+0x3760>
   148b8:	movw	r3, #33112	; 0x8158
   148bc:	mov	r2, r1
   148c0:	mov	r1, r0
   148c4:	mov	r0, #0
   148c8:	movt	r3, #2
   148cc:	b	14704 <__lxstat64@plt+0x3760>
   148d0:	push	{fp, lr}
   148d4:	mov	fp, sp
   148d8:	sub	sp, sp, #48	; 0x30
   148dc:	vmov.i32	q8, #0	; 0x00000000
   148e0:	mov	ip, #32
   148e4:	mov	r3, sp
   148e8:	mov	lr, r2
   148ec:	cmp	r1, #10
   148f0:	add	r2, r3, #16
   148f4:	vst1.64	{d16-d17}, [r3], ip
   148f8:	vst1.64	{d16-d17}, [r2]
   148fc:	vst1.64	{d16-d17}, [r3]
   14900:	beq	14920 <__lxstat64@plt+0x397c>
   14904:	str	r1, [sp]
   14908:	mov	r3, sp
   1490c:	mov	r1, lr
   14910:	mvn	r2, #0
   14914:	bl	14704 <__lxstat64@plt+0x3760>
   14918:	mov	sp, fp
   1491c:	pop	{fp, pc}
   14920:	bl	10f98 <abort@plt>
   14924:	push	{r4, sl, fp, lr}
   14928:	add	fp, sp, #8
   1492c:	sub	sp, sp, #48	; 0x30
   14930:	vmov.i32	q8, #0	; 0x00000000
   14934:	mov	ip, r3
   14938:	mov	r3, sp
   1493c:	mov	lr, #32
   14940:	cmp	r1, #10
   14944:	add	r4, r3, #16
   14948:	vst1.64	{d16-d17}, [r3], lr
   1494c:	vst1.64	{d16-d17}, [r4]
   14950:	vst1.64	{d16-d17}, [r3]
   14954:	beq	14974 <__lxstat64@plt+0x39d0>
   14958:	str	r1, [sp]
   1495c:	mov	r1, r2
   14960:	mov	r3, sp
   14964:	mov	r2, ip
   14968:	bl	14704 <__lxstat64@plt+0x3760>
   1496c:	sub	sp, fp, #8
   14970:	pop	{r4, sl, fp, pc}
   14974:	bl	10f98 <abort@plt>
   14978:	push	{fp, lr}
   1497c:	mov	fp, sp
   14980:	sub	sp, sp, #48	; 0x30
   14984:	vmov.i32	q8, #0	; 0x00000000
   14988:	mov	r3, sp
   1498c:	mov	ip, #32
   14990:	cmp	r0, #10
   14994:	add	r2, r3, #16
   14998:	vst1.64	{d16-d17}, [r3], ip
   1499c:	vst1.64	{d16-d17}, [r2]
   149a0:	vst1.64	{d16-d17}, [r3]
   149a4:	beq	149c4 <__lxstat64@plt+0x3a20>
   149a8:	str	r0, [sp]
   149ac:	mov	r3, sp
   149b0:	mov	r0, #0
   149b4:	mvn	r2, #0
   149b8:	bl	14704 <__lxstat64@plt+0x3760>
   149bc:	mov	sp, fp
   149c0:	pop	{fp, pc}
   149c4:	bl	10f98 <abort@plt>
   149c8:	push	{fp, lr}
   149cc:	mov	fp, sp
   149d0:	sub	sp, sp, #48	; 0x30
   149d4:	vmov.i32	q8, #0	; 0x00000000
   149d8:	mov	r3, sp
   149dc:	mov	ip, #32
   149e0:	cmp	r0, #10
   149e4:	add	lr, r3, #16
   149e8:	vst1.64	{d16-d17}, [r3], ip
   149ec:	vst1.64	{d16-d17}, [lr]
   149f0:	vst1.64	{d16-d17}, [r3]
   149f4:	beq	14a10 <__lxstat64@plt+0x3a6c>
   149f8:	str	r0, [sp]
   149fc:	mov	r3, sp
   14a00:	mov	r0, #0
   14a04:	bl	14704 <__lxstat64@plt+0x3760>
   14a08:	mov	sp, fp
   14a0c:	pop	{fp, pc}
   14a10:	bl	10f98 <abort@plt>
   14a14:	push	{r4, sl, fp, lr}
   14a18:	add	fp, sp, #8
   14a1c:	sub	sp, sp, #48	; 0x30
   14a20:	mov	lr, r0
   14a24:	movw	r0, #33112	; 0x8158
   14a28:	mov	ip, r1
   14a2c:	mov	r1, #32
   14a30:	mov	r4, #1
   14a34:	movt	r0, #2
   14a38:	add	r3, r0, #16
   14a3c:	vld1.64	{d16-d17}, [r0], r1
   14a40:	vld1.64	{d20-d21}, [r0]
   14a44:	vld1.64	{d18-d19}, [r3]
   14a48:	mov	r3, sp
   14a4c:	add	r0, r3, #32
   14a50:	add	r1, r3, #16
   14a54:	vst1.64	{d20-d21}, [r0]
   14a58:	mov	r0, #28
   14a5c:	vst1.64	{d18-d19}, [r1]
   14a60:	mov	r1, r3
   14a64:	and	r0, r0, r2, lsr #3
   14a68:	and	r2, r2, #31
   14a6c:	vst1.64	{d16-d17}, [r1], r0
   14a70:	ldr	r0, [r1, #8]
   14a74:	bic	r4, r4, r0, lsr r2
   14a78:	eor	r0, r0, r4, lsl r2
   14a7c:	mov	r2, ip
   14a80:	str	r0, [r1, #8]
   14a84:	mov	r0, #0
   14a88:	mov	r1, lr
   14a8c:	bl	14704 <__lxstat64@plt+0x3760>
   14a90:	sub	sp, fp, #8
   14a94:	pop	{r4, sl, fp, pc}
   14a98:	push	{fp, lr}
   14a9c:	mov	fp, sp
   14aa0:	sub	sp, sp, #48	; 0x30
   14aa4:	mov	ip, r0
   14aa8:	movw	r0, #33112	; 0x8158
   14aac:	mov	r2, #32
   14ab0:	movt	r0, #2
   14ab4:	add	r3, r0, #16
   14ab8:	vld1.64	{d16-d17}, [r0], r2
   14abc:	vld1.64	{d20-d21}, [r0]
   14ac0:	vld1.64	{d18-d19}, [r3]
   14ac4:	mov	r3, sp
   14ac8:	add	r0, r3, #32
   14acc:	add	r2, r3, #16
   14ad0:	vst1.64	{d20-d21}, [r0]
   14ad4:	mov	r0, #28
   14ad8:	vst1.64	{d18-d19}, [r2]
   14adc:	mov	r2, r3
   14ae0:	and	r0, r0, r1, lsr #3
   14ae4:	and	r1, r1, #31
   14ae8:	vst1.64	{d16-d17}, [r2], r0
   14aec:	mov	r0, #1
   14af0:	ldr	lr, [r2, #8]
   14af4:	bic	r0, r0, lr, lsr r1
   14af8:	eor	r0, lr, r0, lsl r1
   14afc:	mov	r1, ip
   14b00:	str	r0, [r2, #8]
   14b04:	mov	r0, #0
   14b08:	mvn	r2, #0
   14b0c:	bl	14704 <__lxstat64@plt+0x3760>
   14b10:	mov	sp, fp
   14b14:	pop	{fp, pc}
   14b18:	push	{fp, lr}
   14b1c:	mov	fp, sp
   14b20:	sub	sp, sp, #48	; 0x30
   14b24:	mov	r1, r0
   14b28:	movw	r0, #33112	; 0x8158
   14b2c:	mov	r3, #32
   14b30:	movt	r0, #2
   14b34:	add	r2, r0, #16
   14b38:	vld1.64	{d16-d17}, [r0], r3
   14b3c:	mov	r3, sp
   14b40:	vld1.64	{d18-d19}, [r2]
   14b44:	vld1.64	{d20-d21}, [r0]
   14b48:	add	r2, r3, #16
   14b4c:	add	r0, r3, #32
   14b50:	vst1.64	{d18-d19}, [r2]
   14b54:	vst1.64	{d20-d21}, [r0]
   14b58:	mov	r0, #12
   14b5c:	mov	r2, r3
   14b60:	vst1.64	{d16-d17}, [r2], r0
   14b64:	ldr	r0, [r2]
   14b68:	orr	r0, r0, #67108864	; 0x4000000
   14b6c:	str	r0, [r2]
   14b70:	mov	r0, #0
   14b74:	mvn	r2, #0
   14b78:	bl	14704 <__lxstat64@plt+0x3760>
   14b7c:	mov	sp, fp
   14b80:	pop	{fp, pc}
   14b84:	push	{fp, lr}
   14b88:	mov	fp, sp
   14b8c:	sub	sp, sp, #48	; 0x30
   14b90:	mov	ip, r1
   14b94:	mov	r1, r0
   14b98:	movw	r0, #33112	; 0x8158
   14b9c:	mov	r2, #32
   14ba0:	movt	r0, #2
   14ba4:	add	r3, r0, #16
   14ba8:	vld1.64	{d16-d17}, [r0], r2
   14bac:	vld1.64	{d18-d19}, [r3]
   14bb0:	vld1.64	{d20-d21}, [r0]
   14bb4:	mov	r3, sp
   14bb8:	add	r2, r3, #16
   14bbc:	add	r0, r3, #32
   14bc0:	vst1.64	{d18-d19}, [r2]
   14bc4:	vst1.64	{d20-d21}, [r0]
   14bc8:	mov	r0, #12
   14bcc:	mov	r2, r3
   14bd0:	vst1.64	{d16-d17}, [r2], r0
   14bd4:	ldr	r0, [r2]
   14bd8:	orr	r0, r0, #67108864	; 0x4000000
   14bdc:	str	r0, [r2]
   14be0:	mov	r0, #0
   14be4:	mov	r2, ip
   14be8:	bl	14704 <__lxstat64@plt+0x3760>
   14bec:	mov	sp, fp
   14bf0:	pop	{fp, pc}
   14bf4:	push	{r4, sl, fp, lr}
   14bf8:	add	fp, sp, #8
   14bfc:	sub	sp, sp, #96	; 0x60
   14c00:	vmov.i32	q8, #0	; 0x00000000
   14c04:	mov	ip, r2
   14c08:	mov	r2, sp
   14c0c:	mov	r4, #28
   14c10:	cmp	r1, #10
   14c14:	mov	r3, r2
   14c18:	add	lr, r2, #16
   14c1c:	vst1.64	{d16-d17}, [r3], r4
   14c20:	vst1.64	{d16-d17}, [lr]
   14c24:	vst1.32	{d16-d17}, [r3]
   14c28:	beq	14c78 <__lxstat64@plt+0x3cd4>
   14c2c:	vld1.64	{d16-d17}, [r2], r4
   14c30:	vld1.64	{d18-d19}, [lr]
   14c34:	add	r3, sp, #48	; 0x30
   14c38:	vld1.32	{d20-d21}, [r2]
   14c3c:	add	r2, r3, #20
   14c40:	add	r4, r3, #4
   14c44:	vst1.32	{d18-d19}, [r2]
   14c48:	add	r2, r3, #32
   14c4c:	vst1.32	{d16-d17}, [r4]
   14c50:	vst1.32	{d20-d21}, [r2]
   14c54:	str	r1, [sp, #48]	; 0x30
   14c58:	mvn	r2, #0
   14c5c:	ldr	r1, [sp, #60]	; 0x3c
   14c60:	orr	r1, r1, #67108864	; 0x4000000
   14c64:	str	r1, [sp, #60]	; 0x3c
   14c68:	mov	r1, ip
   14c6c:	bl	14704 <__lxstat64@plt+0x3760>
   14c70:	sub	sp, fp, #8
   14c74:	pop	{r4, sl, fp, pc}
   14c78:	bl	10f98 <abort@plt>
   14c7c:	push	{r4, r5, r6, sl, fp, lr}
   14c80:	add	fp, sp, #16
   14c84:	sub	sp, sp, #48	; 0x30
   14c88:	mov	ip, r3
   14c8c:	movw	r3, #33112	; 0x8158
   14c90:	mov	r6, #32
   14c94:	cmp	r1, #0
   14c98:	mov	r4, sp
   14c9c:	movt	r3, #2
   14ca0:	cmpne	r2, #0
   14ca4:	add	r5, r4, #16
   14ca8:	add	lr, r3, #16
   14cac:	vld1.64	{d16-d17}, [r3], r6
   14cb0:	vld1.64	{d18-d19}, [lr]
   14cb4:	vld1.64	{d20-d21}, [r3]
   14cb8:	mov	r3, #10
   14cbc:	vst1.64	{d16-d17}, [r4], r6
   14cc0:	vst1.64	{d18-d19}, [r5]
   14cc4:	vst1.64	{d20-d21}, [r4]
   14cc8:	str	r3, [sp]
   14ccc:	bne	14cd4 <__lxstat64@plt+0x3d30>
   14cd0:	bl	10f98 <abort@plt>
   14cd4:	str	r2, [sp, #44]	; 0x2c
   14cd8:	str	r1, [sp, #40]	; 0x28
   14cdc:	mov	r3, sp
   14ce0:	mov	r1, ip
   14ce4:	mvn	r2, #0
   14ce8:	bl	14704 <__lxstat64@plt+0x3760>
   14cec:	sub	sp, fp, #16
   14cf0:	pop	{r4, r5, r6, sl, fp, pc}
   14cf4:	push	{r4, r5, r6, sl, fp, lr}
   14cf8:	add	fp, sp, #16
   14cfc:	sub	sp, sp, #48	; 0x30
   14d00:	mov	lr, r3
   14d04:	movw	r3, #33112	; 0x8158
   14d08:	mov	r6, #32
   14d0c:	cmp	r1, #0
   14d10:	mov	r4, sp
   14d14:	movt	r3, #2
   14d18:	cmpne	r2, #0
   14d1c:	add	r5, r4, #16
   14d20:	add	ip, r3, #16
   14d24:	vld1.64	{d16-d17}, [r3], r6
   14d28:	vld1.64	{d18-d19}, [ip]
   14d2c:	vld1.64	{d20-d21}, [r3]
   14d30:	mov	r3, #10
   14d34:	vst1.64	{d16-d17}, [r4], r6
   14d38:	vst1.64	{d18-d19}, [r5]
   14d3c:	vst1.64	{d20-d21}, [r4]
   14d40:	str	r3, [sp]
   14d44:	bne	14d4c <__lxstat64@plt+0x3da8>
   14d48:	bl	10f98 <abort@plt>
   14d4c:	ldr	ip, [fp, #8]
   14d50:	str	r2, [sp, #44]	; 0x2c
   14d54:	str	r1, [sp, #40]	; 0x28
   14d58:	mov	r3, sp
   14d5c:	mov	r1, lr
   14d60:	mov	r2, ip
   14d64:	bl	14704 <__lxstat64@plt+0x3760>
   14d68:	sub	sp, fp, #16
   14d6c:	pop	{r4, r5, r6, sl, fp, pc}
   14d70:	push	{r4, sl, fp, lr}
   14d74:	add	fp, sp, #8
   14d78:	sub	sp, sp, #48	; 0x30
   14d7c:	movw	r3, #33112	; 0x8158
   14d80:	mov	lr, #32
   14d84:	mov	ip, r2
   14d88:	cmp	r0, #0
   14d8c:	movt	r3, #2
   14d90:	cmpne	r1, #0
   14d94:	add	r2, r3, #16
   14d98:	vld1.64	{d16-d17}, [r3], lr
   14d9c:	vld1.64	{d20-d21}, [r3]
   14da0:	vld1.64	{d18-d19}, [r2]
   14da4:	mov	r2, sp
   14da8:	add	r4, r2, #16
   14dac:	vst1.64	{d16-d17}, [r2], lr
   14db0:	vst1.64	{d20-d21}, [r2]
   14db4:	mov	r2, #10
   14db8:	vst1.64	{d18-d19}, [r4]
   14dbc:	str	r2, [sp]
   14dc0:	bne	14dc8 <__lxstat64@plt+0x3e24>
   14dc4:	bl	10f98 <abort@plt>
   14dc8:	str	r1, [sp, #44]	; 0x2c
   14dcc:	str	r0, [sp, #40]	; 0x28
   14dd0:	mov	r3, sp
   14dd4:	mov	r0, #0
   14dd8:	mov	r1, ip
   14ddc:	mvn	r2, #0
   14de0:	bl	14704 <__lxstat64@plt+0x3760>
   14de4:	sub	sp, fp, #8
   14de8:	pop	{r4, sl, fp, pc}
   14dec:	push	{r4, r5, fp, lr}
   14df0:	add	fp, sp, #8
   14df4:	sub	sp, sp, #48	; 0x30
   14df8:	mov	ip, r3
   14dfc:	movw	r3, #33112	; 0x8158
   14e00:	mov	r4, #32
   14e04:	mov	lr, r2
   14e08:	cmp	r0, #0
   14e0c:	movt	r3, #2
   14e10:	cmpne	r1, #0
   14e14:	add	r2, r3, #16
   14e18:	vld1.64	{d16-d17}, [r3], r4
   14e1c:	vld1.64	{d20-d21}, [r3]
   14e20:	vld1.64	{d18-d19}, [r2]
   14e24:	mov	r2, sp
   14e28:	add	r5, r2, #16
   14e2c:	vst1.64	{d16-d17}, [r2], r4
   14e30:	vst1.64	{d20-d21}, [r2]
   14e34:	mov	r2, #10
   14e38:	vst1.64	{d18-d19}, [r5]
   14e3c:	str	r2, [sp]
   14e40:	bne	14e48 <__lxstat64@plt+0x3ea4>
   14e44:	bl	10f98 <abort@plt>
   14e48:	str	r1, [sp, #44]	; 0x2c
   14e4c:	str	r0, [sp, #40]	; 0x28
   14e50:	mov	r3, sp
   14e54:	mov	r0, #0
   14e58:	mov	r1, lr
   14e5c:	mov	r2, ip
   14e60:	bl	14704 <__lxstat64@plt+0x3760>
   14e64:	sub	sp, fp, #8
   14e68:	pop	{r4, r5, fp, pc}
   14e6c:	movw	r3, #33000	; 0x80e8
   14e70:	movt	r3, #2
   14e74:	b	14704 <__lxstat64@plt+0x3760>
   14e78:	movw	r3, #33000	; 0x80e8
   14e7c:	mov	r2, r1
   14e80:	mov	r1, r0
   14e84:	mov	r0, #0
   14e88:	movt	r3, #2
   14e8c:	b	14704 <__lxstat64@plt+0x3760>
   14e90:	movw	r3, #33000	; 0x80e8
   14e94:	mvn	r2, #0
   14e98:	movt	r3, #2
   14e9c:	b	14704 <__lxstat64@plt+0x3760>
   14ea0:	movw	r3, #33000	; 0x80e8
   14ea4:	mov	r1, r0
   14ea8:	mov	r0, #0
   14eac:	mvn	r2, #0
   14eb0:	movt	r3, #2
   14eb4:	b	14704 <__lxstat64@plt+0x3760>
   14eb8:	push	{r4, sl, fp, lr}
   14ebc:	add	fp, sp, #8
   14ec0:	ldrb	r3, [r0]
   14ec4:	ldrb	ip, [r1]
   14ec8:	cmp	r3, #45	; 0x2d
   14ecc:	bne	14fa4 <__lxstat64@plt+0x4000>
   14ed0:	ldrb	r3, [r0, #1]!
   14ed4:	cmp	r3, #48	; 0x30
   14ed8:	beq	14ed0 <__lxstat64@plt+0x3f2c>
   14edc:	cmp	ip, #45	; 0x2d
   14ee0:	bne	150b4 <__lxstat64@plt+0x4110>
   14ee4:	ldrb	ip, [r1, #1]!
   14ee8:	cmp	ip, #48	; 0x30
   14eec:	beq	14ee4 <__lxstat64@plt+0x3f40>
   14ef0:	sub	lr, r3, #48	; 0x30
   14ef4:	cmp	lr, #9
   14ef8:	bhi	14f38 <__lxstat64@plt+0x3f94>
   14efc:	cmp	ip, r3
   14f00:	bne	14f38 <__lxstat64@plt+0x3f94>
   14f04:	mov	r2, #0
   14f08:	add	r3, r1, r2
   14f0c:	ldrb	ip, [r3, #1]
   14f10:	add	r3, r0, r2
   14f14:	add	r2, r2, #1
   14f18:	ldrb	r3, [r3, #1]
   14f1c:	sub	lr, r3, #48	; 0x30
   14f20:	cmp	ip, r3
   14f24:	bne	14f30 <__lxstat64@plt+0x3f8c>
   14f28:	cmp	lr, #10
   14f2c:	bcc	14f08 <__lxstat64@plt+0x3f64>
   14f30:	add	r1, r1, r2
   14f34:	add	r0, r0, r2
   14f38:	cmp	lr, #9
   14f3c:	mov	r2, #0
   14f40:	mov	lr, #0
   14f44:	bhi	14f64 <__lxstat64@plt+0x3fc0>
   14f48:	add	r0, r0, #1
   14f4c:	mov	lr, #0
   14f50:	ldrb	r4, [r0, lr]
   14f54:	add	lr, lr, #1
   14f58:	sub	r4, r4, #48	; 0x30
   14f5c:	cmp	r4, #10
   14f60:	bcc	14f50 <__lxstat64@plt+0x3fac>
   14f64:	sub	r0, ip, #48	; 0x30
   14f68:	cmp	r0, #9
   14f6c:	bhi	14f8c <__lxstat64@plt+0x3fe8>
   14f70:	add	r0, r1, #1
   14f74:	mov	r2, #0
   14f78:	ldrb	r1, [r0, r2]
   14f7c:	add	r2, r2, #1
   14f80:	sub	r1, r1, #48	; 0x30
   14f84:	cmp	r1, #10
   14f88:	bcc	14f78 <__lxstat64@plt+0x3fd4>
   14f8c:	cmp	lr, r2
   14f90:	bne	150cc <__lxstat64@plt+0x4128>
   14f94:	cmp	lr, #0
   14f98:	subne	lr, ip, r3
   14f9c:	mov	r0, lr
   14fa0:	pop	{r4, sl, fp, pc}
   14fa4:	cmp	ip, #45	; 0x2d
   14fa8:	bne	14ffc <__lxstat64@plt+0x4058>
   14fac:	add	r1, r1, #1
   14fb0:	ldrb	r2, [r1], #1
   14fb4:	cmp	r2, #48	; 0x30
   14fb8:	beq	14fb0 <__lxstat64@plt+0x400c>
   14fbc:	sub	r1, r2, #48	; 0x30
   14fc0:	mov	lr, #1
   14fc4:	cmp	r1, #10
   14fc8:	bcc	150c4 <__lxstat64@plt+0x4120>
   14fcc:	cmp	r3, #48	; 0x30
   14fd0:	bne	14fe4 <__lxstat64@plt+0x4040>
   14fd4:	add	r0, r0, #1
   14fd8:	ldrb	r3, [r0], #1
   14fdc:	cmp	r3, #48	; 0x30
   14fe0:	beq	14fd8 <__lxstat64@plt+0x4034>
   14fe4:	sub	r0, r3, #48	; 0x30
   14fe8:	mov	lr, #0
   14fec:	cmp	r0, #10
   14ff0:	movwcc	lr, #1
   14ff4:	mov	r0, lr
   14ff8:	pop	{r4, sl, fp, pc}
   14ffc:	cmp	r3, #48	; 0x30
   15000:	bne	15010 <__lxstat64@plt+0x406c>
   15004:	ldrb	r3, [r0, #1]!
   15008:	b	14ffc <__lxstat64@plt+0x4058>
   1500c:	ldrb	ip, [r1, #1]!
   15010:	cmp	ip, #48	; 0x30
   15014:	beq	1500c <__lxstat64@plt+0x4068>
   15018:	sub	r2, r3, #48	; 0x30
   1501c:	cmp	r2, #9
   15020:	bhi	15048 <__lxstat64@plt+0x40a4>
   15024:	cmp	r3, ip
   15028:	bne	15048 <__lxstat64@plt+0x40a4>
   1502c:	ldrb	r3, [r0, #1]!
   15030:	ldrb	ip, [r1, #1]!
   15034:	sub	r2, r3, #48	; 0x30
   15038:	cmp	r3, ip
   1503c:	bne	15048 <__lxstat64@plt+0x40a4>
   15040:	cmp	r2, #10
   15044:	bcc	1502c <__lxstat64@plt+0x4088>
   15048:	mov	r4, #0
   1504c:	cmp	r2, #9
   15050:	mov	lr, #0
   15054:	bhi	15074 <__lxstat64@plt+0x40d0>
   15058:	add	r0, r0, #1
   1505c:	mov	lr, #0
   15060:	ldrb	r2, [r0, lr]
   15064:	add	lr, lr, #1
   15068:	sub	r2, r2, #48	; 0x30
   1506c:	cmp	r2, #10
   15070:	bcc	15060 <__lxstat64@plt+0x40bc>
   15074:	sub	r0, ip, #48	; 0x30
   15078:	cmp	r0, #9
   1507c:	bhi	1509c <__lxstat64@plt+0x40f8>
   15080:	add	r0, r1, #1
   15084:	mov	r4, #0
   15088:	ldrb	r1, [r0, r4]
   1508c:	add	r4, r4, #1
   15090:	sub	r1, r1, #48	; 0x30
   15094:	cmp	r1, #10
   15098:	bcc	15088 <__lxstat64@plt+0x40e4>
   1509c:	cmp	lr, r4
   150a0:	bne	150dc <__lxstat64@plt+0x4138>
   150a4:	cmp	lr, #0
   150a8:	subne	lr, r3, ip
   150ac:	mov	r0, lr
   150b0:	pop	{r4, sl, fp, pc}
   150b4:	sub	r0, r3, #48	; 0x30
   150b8:	mvn	lr, #0
   150bc:	cmp	r0, #10
   150c0:	bcs	150ec <__lxstat64@plt+0x4148>
   150c4:	mov	r0, lr
   150c8:	pop	{r4, sl, fp, pc}
   150cc:	mvn	lr, #0
   150d0:	movwcc	lr, #1
   150d4:	mov	r0, lr
   150d8:	pop	{r4, sl, fp, pc}
   150dc:	mov	lr, #1
   150e0:	mvncc	lr, #0
   150e4:	mov	r0, lr
   150e8:	pop	{r4, sl, fp, pc}
   150ec:	cmp	ip, #48	; 0x30
   150f0:	bne	15104 <__lxstat64@plt+0x4160>
   150f4:	add	r0, r1, #1
   150f8:	ldrb	ip, [r0], #1
   150fc:	cmp	ip, #48	; 0x30
   15100:	beq	150f8 <__lxstat64@plt+0x4154>
   15104:	sub	r0, ip, #48	; 0x30
   15108:	mov	lr, #0
   1510c:	cmp	r0, #10
   15110:	mvncc	lr, #0
   15114:	mov	r0, lr
   15118:	pop	{r4, sl, fp, pc}
   1511c:	push	{r4, r5, r6, sl, fp, lr}
   15120:	add	fp, sp, #16
   15124:	mov	r4, r1
   15128:	mov	r5, r0
   1512c:	mov	r0, r2
   15130:	mov	r1, r3
   15134:	bl	15e9c <__lxstat64@plt+0x4ef8>
   15138:	cmp	r0, #0
   1513c:	beq	15168 <__lxstat64@plt+0x41c4>
   15140:	movw	r2, #30423	; 0x76d7
   15144:	mov	r6, r0
   15148:	mov	r0, r5
   1514c:	mov	r1, r4
   15150:	movt	r2, #1
   15154:	mov	r3, r6
   15158:	bl	10e54 <error@plt>
   1515c:	mov	r0, r6
   15160:	pop	{r4, r5, r6, sl, fp, lr}
   15164:	b	1625c <__lxstat64@plt+0x52b8>
   15168:	bl	10ecc <__errno_location@plt>
   1516c:	movw	r1, #30680	; 0x77d8
   15170:	ldr	r4, [r0]
   15174:	mov	r0, #0
   15178:	mov	r2, #5
   1517c:	movt	r1, #1
   15180:	bl	10dd0 <dcgettext@plt>
   15184:	mov	r2, r0
   15188:	mov	r0, #0
   1518c:	mov	r1, r4
   15190:	bl	10e54 <error@plt>
   15194:	bl	10f98 <abort@plt>
   15198:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1519c:	add	fp, sp, #24
   151a0:	sub	sp, sp, #8
   151a4:	mov	r5, r1
   151a8:	mov	r6, r0
   151ac:	ldr	r0, [fp, #8]
   151b0:	ldr	r1, [fp, #12]
   151b4:	mov	r8, r3
   151b8:	mov	r7, r2
   151bc:	bl	15e9c <__lxstat64@plt+0x4ef8>
   151c0:	cmp	r0, #0
   151c4:	beq	1522c <__lxstat64@plt+0x4288>
   151c8:	mov	r4, r0
   151cc:	cmp	r7, #0
   151d0:	beq	15204 <__lxstat64@plt+0x4260>
   151d4:	movw	r0, #30423	; 0x76d7
   151d8:	mov	r1, r5
   151dc:	mov	r2, r7
   151e0:	mov	r3, r8
   151e4:	movt	r0, #1
   151e8:	stm	sp, {r0, r4}
   151ec:	mov	r0, r6
   151f0:	bl	10e6c <error_at_line@plt>
   151f4:	mov	r0, r4
   151f8:	sub	sp, fp, #24
   151fc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15200:	b	1625c <__lxstat64@plt+0x52b8>
   15204:	movw	r2, #30423	; 0x76d7
   15208:	mov	r0, r6
   1520c:	mov	r1, r5
   15210:	mov	r3, r4
   15214:	movt	r2, #1
   15218:	bl	10e54 <error@plt>
   1521c:	mov	r0, r4
   15220:	sub	sp, fp, #24
   15224:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15228:	b	1625c <__lxstat64@plt+0x52b8>
   1522c:	bl	10ecc <__errno_location@plt>
   15230:	movw	r1, #30680	; 0x77d8
   15234:	ldr	r4, [r0]
   15238:	mov	r0, #0
   1523c:	mov	r2, #5
   15240:	movt	r1, #1
   15244:	bl	10dd0 <dcgettext@plt>
   15248:	mov	r2, r0
   1524c:	mov	r0, #0
   15250:	mov	r1, r4
   15254:	bl	10e54 <error@plt>
   15258:	bl	10f98 <abort@plt>
   1525c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15260:	add	fp, sp, #24
   15264:	sub	sp, sp, #32
   15268:	ldr	r6, [fp, #12]
   1526c:	ldr	r7, [fp, #8]
   15270:	mov	r4, r2
   15274:	mov	r8, r0
   15278:	cmp	r1, #0
   1527c:	beq	152a4 <__lxstat64@plt+0x4300>
   15280:	movw	r2, #30712	; 0x77f8
   15284:	mov	r5, r1
   15288:	str	r3, [sp, #4]
   1528c:	str	r4, [sp]
   15290:	mov	r0, r8
   15294:	mov	r1, #1
   15298:	movt	r2, #1
   1529c:	mov	r3, r5
   152a0:	b	152bc <__lxstat64@plt+0x4318>
   152a4:	movw	r2, #30724	; 0x7804
   152a8:	str	r3, [sp]
   152ac:	mov	r0, r8
   152b0:	mov	r1, #1
   152b4:	mov	r3, r4
   152b8:	movt	r2, #1
   152bc:	bl	10f14 <__fprintf_chk@plt>
   152c0:	movw	r1, #30731	; 0x780b
   152c4:	mov	r0, #0
   152c8:	mov	r2, #5
   152cc:	movt	r1, #1
   152d0:	bl	10dd0 <dcgettext@plt>
   152d4:	movw	r2, #31449	; 0x7ad9
   152d8:	mov	r3, r0
   152dc:	movw	r0, #2022	; 0x7e6
   152e0:	mov	r1, #1
   152e4:	movt	r2, #1
   152e8:	str	r0, [sp]
   152ec:	mov	r0, r8
   152f0:	bl	10f14 <__fprintf_chk@plt>
   152f4:	movw	r4, #26551	; 0x67b7
   152f8:	mov	r1, r8
   152fc:	movt	r4, #1
   15300:	mov	r0, r4
   15304:	bl	10d64 <fputs_unlocked@plt>
   15308:	movw	r1, #30735	; 0x780f
   1530c:	mov	r0, #0
   15310:	mov	r2, #5
   15314:	movt	r1, #1
   15318:	bl	10dd0 <dcgettext@plt>
   1531c:	movw	r3, #30906	; 0x78ba
   15320:	mov	r2, r0
   15324:	mov	r0, r8
   15328:	mov	r1, #1
   1532c:	movt	r3, #1
   15330:	bl	10f14 <__fprintf_chk@plt>
   15334:	mov	r0, r4
   15338:	mov	r1, r8
   1533c:	bl	10d64 <fputs_unlocked@plt>
   15340:	cmp	r6, #9
   15344:	bhi	15380 <__lxstat64@plt+0x43dc>
   15348:	add	r0, pc, #0
   1534c:	ldr	pc, [r0, r6, lsl #2]
   15350:	andeq	r5, r1, r8, ror r3
   15354:	andeq	r5, r1, ip, lsl #7
   15358:			; <UNDEFINED> instruction: 0x000153bc
   1535c:	andeq	r5, r1, r4, ror #7
   15360:	andeq	r5, r1, ip, lsl #8
   15364:	andeq	r5, r1, r4, lsr r4
   15368:	andeq	r5, r1, ip, asr r4
   1536c:	muleq	r1, r4, r4
   15370:	andeq	r5, r1, ip, lsr r5
   15374:	andeq	r5, r1, r4, ror #9
   15378:	sub	sp, fp, #24
   1537c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15380:	movw	r1, #31259	; 0x7a1b
   15384:	movt	r1, #1
   15388:	b	154ec <__lxstat64@plt+0x4548>
   1538c:	movw	r1, #30940	; 0x78dc
   15390:	mov	r0, #0
   15394:	mov	r2, #5
   15398:	movt	r1, #1
   1539c:	bl	10dd0 <dcgettext@plt>
   153a0:	ldr	r3, [r7]
   153a4:	mov	r2, r0
   153a8:	mov	r0, r8
   153ac:	mov	r1, #1
   153b0:	sub	sp, fp, #24
   153b4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   153b8:	b	10f14 <__fprintf_chk@plt>
   153bc:	movw	r1, #30956	; 0x78ec
   153c0:	mov	r0, #0
   153c4:	mov	r2, #5
   153c8:	movt	r1, #1
   153cc:	bl	10dd0 <dcgettext@plt>
   153d0:	mov	r2, r0
   153d4:	ldr	r3, [r7]
   153d8:	ldr	r0, [r7, #4]
   153dc:	str	r0, [sp]
   153e0:	b	154d0 <__lxstat64@plt+0x452c>
   153e4:	movw	r1, #30979	; 0x7903
   153e8:	mov	r0, #0
   153ec:	mov	r2, #5
   153f0:	movt	r1, #1
   153f4:	bl	10dd0 <dcgettext@plt>
   153f8:	mov	r2, r0
   153fc:	ldr	r3, [r7]
   15400:	ldmib	r7, {r0, r1}
   15404:	stm	sp, {r0, r1}
   15408:	b	154d0 <__lxstat64@plt+0x452c>
   1540c:	movw	r1, #31007	; 0x791f
   15410:	mov	r0, #0
   15414:	mov	r2, #5
   15418:	movt	r1, #1
   1541c:	bl	10dd0 <dcgettext@plt>
   15420:	ldr	r3, [r7]
   15424:	mov	r2, r0
   15428:	ldmib	r7, {r0, r1, r7}
   1542c:	stm	sp, {r0, r1, r7}
   15430:	b	154d0 <__lxstat64@plt+0x452c>
   15434:	movw	r1, #31039	; 0x793f
   15438:	mov	r0, #0
   1543c:	mov	r2, #5
   15440:	movt	r1, #1
   15444:	bl	10dd0 <dcgettext@plt>
   15448:	ldr	r3, [r7]
   1544c:	mov	r2, r0
   15450:	ldmib	r7, {r0, r1, r6, r7}
   15454:	stm	sp, {r0, r1, r6, r7}
   15458:	b	154d0 <__lxstat64@plt+0x452c>
   1545c:	movw	r1, #31075	; 0x7963
   15460:	mov	r0, #0
   15464:	mov	r2, #5
   15468:	movt	r1, #1
   1546c:	bl	10dd0 <dcgettext@plt>
   15470:	mov	r2, r0
   15474:	ldr	r3, [r7]
   15478:	ldmib	r7, {r0, r1, r6}
   1547c:	ldr	r5, [r7, #16]
   15480:	ldr	r7, [r7, #20]
   15484:	stm	sp, {r0, r1, r6}
   15488:	str	r5, [sp, #12]
   1548c:	str	r7, [sp, #16]
   15490:	b	154d0 <__lxstat64@plt+0x452c>
   15494:	movw	r1, #31115	; 0x798b
   15498:	mov	r0, #0
   1549c:	mov	r2, #5
   154a0:	movt	r1, #1
   154a4:	bl	10dd0 <dcgettext@plt>
   154a8:	mov	r2, r0
   154ac:	ldr	r3, [r7]
   154b0:	ldmib	r7, {r0, r1, r6}
   154b4:	ldr	r5, [r7, #16]
   154b8:	ldr	r4, [r7, #20]
   154bc:	ldr	r7, [r7, #24]
   154c0:	stm	sp, {r0, r1, r6}
   154c4:	str	r5, [sp, #12]
   154c8:	str	r4, [sp, #16]
   154cc:	str	r7, [sp, #20]
   154d0:	mov	r0, r8
   154d4:	mov	r1, #1
   154d8:	bl	10f14 <__fprintf_chk@plt>
   154dc:	sub	sp, fp, #24
   154e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   154e4:	movw	r1, #31207	; 0x79e7
   154e8:	movt	r1, #1
   154ec:	mov	r0, #0
   154f0:	mov	r2, #5
   154f4:	bl	10dd0 <dcgettext@plt>
   154f8:	mov	ip, r0
   154fc:	ldr	r3, [r7]
   15500:	ldr	r0, [r7, #4]
   15504:	ldr	r1, [r7, #8]
   15508:	ldr	r6, [r7, #12]
   1550c:	ldr	r5, [r7, #16]
   15510:	ldr	r4, [r7, #20]
   15514:	ldr	r2, [r7, #24]
   15518:	ldr	lr, [r7, #28]
   1551c:	ldr	r7, [r7, #32]
   15520:	stm	sp, {r0, r1, r6}
   15524:	str	r5, [sp, #12]
   15528:	str	r4, [sp, #16]
   1552c:	str	r2, [sp, #20]
   15530:	str	lr, [sp, #24]
   15534:	str	r7, [sp, #28]
   15538:	b	15580 <__lxstat64@plt+0x45dc>
   1553c:	movw	r1, #31159	; 0x79b7
   15540:	mov	r0, #0
   15544:	mov	r2, #5
   15548:	movt	r1, #1
   1554c:	bl	10dd0 <dcgettext@plt>
   15550:	mov	ip, r0
   15554:	ldr	r3, [r7]
   15558:	ldmib	r7, {r0, r1, r6}
   1555c:	ldr	r5, [r7, #16]
   15560:	ldr	r4, [r7, #20]
   15564:	ldr	r2, [r7, #24]
   15568:	ldr	r7, [r7, #28]
   1556c:	stm	sp, {r0, r1, r6}
   15570:	str	r5, [sp, #12]
   15574:	str	r4, [sp, #16]
   15578:	str	r2, [sp, #20]
   1557c:	str	r7, [sp, #24]
   15580:	mov	r0, r8
   15584:	mov	r1, #1
   15588:	mov	r2, ip
   1558c:	bl	10f14 <__fprintf_chk@plt>
   15590:	sub	sp, fp, #24
   15594:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15598:	push	{r4, sl, fp, lr}
   1559c:	add	fp, sp, #8
   155a0:	sub	sp, sp, #8
   155a4:	ldr	ip, [fp, #8]
   155a8:	mov	lr, #0
   155ac:	ldr	r4, [ip, lr, lsl #2]
   155b0:	add	lr, lr, #1
   155b4:	cmp	r4, #0
   155b8:	bne	155ac <__lxstat64@plt+0x4608>
   155bc:	sub	r4, lr, #1
   155c0:	str	ip, [sp]
   155c4:	str	r4, [sp, #4]
   155c8:	bl	1525c <__lxstat64@plt+0x42b8>
   155cc:	sub	sp, fp, #8
   155d0:	pop	{r4, sl, fp, pc}
   155d4:	push	{fp, lr}
   155d8:	mov	fp, sp
   155dc:	sub	sp, sp, #48	; 0x30
   155e0:	ldr	ip, [fp, #8]
   155e4:	ldr	lr, [ip]
   155e8:	cmp	lr, #0
   155ec:	str	lr, [sp, #8]
   155f0:	beq	1568c <__lxstat64@plt+0x46e8>
   155f4:	ldr	lr, [ip, #4]
   155f8:	cmp	lr, #0
   155fc:	str	lr, [sp, #12]
   15600:	beq	15694 <__lxstat64@plt+0x46f0>
   15604:	ldr	lr, [ip, #8]
   15608:	cmp	lr, #0
   1560c:	str	lr, [sp, #16]
   15610:	beq	1569c <__lxstat64@plt+0x46f8>
   15614:	ldr	lr, [ip, #12]
   15618:	cmp	lr, #0
   1561c:	str	lr, [sp, #20]
   15620:	beq	156a4 <__lxstat64@plt+0x4700>
   15624:	ldr	lr, [ip, #16]
   15628:	cmp	lr, #0
   1562c:	str	lr, [sp, #24]
   15630:	beq	156ac <__lxstat64@plt+0x4708>
   15634:	ldr	lr, [ip, #20]
   15638:	cmp	lr, #0
   1563c:	str	lr, [sp, #28]
   15640:	beq	156b4 <__lxstat64@plt+0x4710>
   15644:	ldr	lr, [ip, #24]
   15648:	cmp	lr, #0
   1564c:	str	lr, [sp, #32]
   15650:	beq	156bc <__lxstat64@plt+0x4718>
   15654:	ldr	lr, [ip, #28]
   15658:	cmp	lr, #0
   1565c:	str	lr, [sp, #36]	; 0x24
   15660:	beq	156c4 <__lxstat64@plt+0x4720>
   15664:	ldr	lr, [ip, #32]
   15668:	cmp	lr, #0
   1566c:	str	lr, [sp, #40]	; 0x28
   15670:	beq	156cc <__lxstat64@plt+0x4728>
   15674:	ldr	lr, [ip, #36]	; 0x24
   15678:	mov	ip, #10
   1567c:	cmp	lr, #0
   15680:	str	lr, [sp, #44]	; 0x2c
   15684:	movweq	ip, #9
   15688:	b	156d0 <__lxstat64@plt+0x472c>
   1568c:	mov	ip, #0
   15690:	b	156d0 <__lxstat64@plt+0x472c>
   15694:	mov	ip, #1
   15698:	b	156d0 <__lxstat64@plt+0x472c>
   1569c:	mov	ip, #2
   156a0:	b	156d0 <__lxstat64@plt+0x472c>
   156a4:	mov	ip, #3
   156a8:	b	156d0 <__lxstat64@plt+0x472c>
   156ac:	mov	ip, #4
   156b0:	b	156d0 <__lxstat64@plt+0x472c>
   156b4:	mov	ip, #5
   156b8:	b	156d0 <__lxstat64@plt+0x472c>
   156bc:	mov	ip, #6
   156c0:	b	156d0 <__lxstat64@plt+0x472c>
   156c4:	mov	ip, #7
   156c8:	b	156d0 <__lxstat64@plt+0x472c>
   156cc:	mov	ip, #8
   156d0:	add	lr, sp, #8
   156d4:	str	ip, [sp, #4]
   156d8:	str	lr, [sp]
   156dc:	bl	1525c <__lxstat64@plt+0x42b8>
   156e0:	mov	sp, fp
   156e4:	pop	{fp, pc}
   156e8:	push	{fp, lr}
   156ec:	mov	fp, sp
   156f0:	sub	sp, sp, #56	; 0x38
   156f4:	add	ip, fp, #8
   156f8:	str	ip, [sp, #12]
   156fc:	ldr	lr, [fp, #8]
   15700:	cmp	lr, #0
   15704:	str	lr, [sp, #16]
   15708:	beq	157a4 <__lxstat64@plt+0x4800>
   1570c:	ldr	lr, [ip, #4]
   15710:	cmp	lr, #0
   15714:	str	lr, [sp, #20]
   15718:	beq	157ac <__lxstat64@plt+0x4808>
   1571c:	ldr	lr, [ip, #8]
   15720:	cmp	lr, #0
   15724:	str	lr, [sp, #24]
   15728:	beq	157b4 <__lxstat64@plt+0x4810>
   1572c:	ldr	lr, [ip, #12]
   15730:	cmp	lr, #0
   15734:	str	lr, [sp, #28]
   15738:	beq	157bc <__lxstat64@plt+0x4818>
   1573c:	ldr	lr, [ip, #16]
   15740:	cmp	lr, #0
   15744:	str	lr, [sp, #32]
   15748:	beq	157c4 <__lxstat64@plt+0x4820>
   1574c:	ldr	lr, [ip, #20]
   15750:	cmp	lr, #0
   15754:	str	lr, [sp, #36]	; 0x24
   15758:	beq	157cc <__lxstat64@plt+0x4828>
   1575c:	ldr	lr, [ip, #24]
   15760:	cmp	lr, #0
   15764:	str	lr, [sp, #40]	; 0x28
   15768:	beq	157d4 <__lxstat64@plt+0x4830>
   1576c:	ldr	lr, [ip, #28]
   15770:	cmp	lr, #0
   15774:	str	lr, [sp, #44]	; 0x2c
   15778:	beq	157dc <__lxstat64@plt+0x4838>
   1577c:	ldr	lr, [ip, #32]
   15780:	cmp	lr, #0
   15784:	str	lr, [sp, #48]	; 0x30
   15788:	beq	157e4 <__lxstat64@plt+0x4840>
   1578c:	ldr	lr, [ip, #36]	; 0x24
   15790:	mov	ip, #10
   15794:	cmp	lr, #0
   15798:	str	lr, [sp, #52]	; 0x34
   1579c:	movweq	ip, #9
   157a0:	b	157e8 <__lxstat64@plt+0x4844>
   157a4:	mov	ip, #0
   157a8:	b	157e8 <__lxstat64@plt+0x4844>
   157ac:	mov	ip, #1
   157b0:	b	157e8 <__lxstat64@plt+0x4844>
   157b4:	mov	ip, #2
   157b8:	b	157e8 <__lxstat64@plt+0x4844>
   157bc:	mov	ip, #3
   157c0:	b	157e8 <__lxstat64@plt+0x4844>
   157c4:	mov	ip, #4
   157c8:	b	157e8 <__lxstat64@plt+0x4844>
   157cc:	mov	ip, #5
   157d0:	b	157e8 <__lxstat64@plt+0x4844>
   157d4:	mov	ip, #6
   157d8:	b	157e8 <__lxstat64@plt+0x4844>
   157dc:	mov	ip, #7
   157e0:	b	157e8 <__lxstat64@plt+0x4844>
   157e4:	mov	ip, #8
   157e8:	add	lr, sp, #16
   157ec:	str	ip, [sp, #4]
   157f0:	str	lr, [sp]
   157f4:	bl	1525c <__lxstat64@plt+0x42b8>
   157f8:	mov	sp, fp
   157fc:	pop	{fp, pc}
   15800:	push	{fp, lr}
   15804:	mov	fp, sp
   15808:	movw	r0, #33076	; 0x8134
   1580c:	movt	r0, #2
   15810:	ldr	r1, [r0]
   15814:	movw	r0, #26551	; 0x67b7
   15818:	movt	r0, #1
   1581c:	bl	10d64 <fputs_unlocked@plt>
   15820:	movw	r1, #31319	; 0x7a57
   15824:	mov	r0, #0
   15828:	mov	r2, #5
   1582c:	movt	r1, #1
   15830:	bl	10dd0 <dcgettext@plt>
   15834:	movw	r2, #31339	; 0x7a6b
   15838:	mov	r1, r0
   1583c:	mov	r0, #1
   15840:	movt	r2, #1
   15844:	bl	10efc <__printf_chk@plt>
   15848:	movw	r1, #31361	; 0x7a81
   1584c:	mov	r0, #0
   15850:	mov	r2, #5
   15854:	movt	r1, #1
   15858:	bl	10dd0 <dcgettext@plt>
   1585c:	movw	r2, #29658	; 0x73da
   15860:	movw	r3, #29853	; 0x749d
   15864:	mov	r1, r0
   15868:	mov	r0, #1
   1586c:	movt	r2, #1
   15870:	movt	r3, #1
   15874:	bl	10efc <__printf_chk@plt>
   15878:	movw	r1, #31381	; 0x7a95
   1587c:	mov	r0, #0
   15880:	mov	r2, #5
   15884:	movt	r1, #1
   15888:	bl	10dd0 <dcgettext@plt>
   1588c:	movw	r2, #31420	; 0x7abc
   15890:	mov	r1, r0
   15894:	mov	r0, #1
   15898:	movt	r2, #1
   1589c:	pop	{fp, lr}
   158a0:	b	10efc <__printf_chk@plt>
   158a4:	push	{r4, r5, r6, sl, fp, lr}
   158a8:	add	fp, sp, #16
   158ac:	mov	r4, r2
   158b0:	mov	r5, r1
   158b4:	mov	r6, r0
   158b8:	bl	163c8 <__lxstat64@plt+0x5424>
   158bc:	cmp	r0, #0
   158c0:	popne	{r4, r5, r6, sl, fp, pc}
   158c4:	cmp	r6, #0
   158c8:	beq	158dc <__lxstat64@plt+0x4938>
   158cc:	cmp	r5, #0
   158d0:	cmpne	r4, #0
   158d4:	bne	158dc <__lxstat64@plt+0x4938>
   158d8:	pop	{r4, r5, r6, sl, fp, pc}
   158dc:	bl	15e58 <__lxstat64@plt+0x4eb4>
   158e0:	push	{r4, r5, r6, sl, fp, lr}
   158e4:	add	fp, sp, #16
   158e8:	mov	r4, r2
   158ec:	mov	r5, r1
   158f0:	mov	r6, r0
   158f4:	bl	163c8 <__lxstat64@plt+0x5424>
   158f8:	cmp	r0, #0
   158fc:	popne	{r4, r5, r6, sl, fp, pc}
   15900:	cmp	r6, #0
   15904:	beq	15918 <__lxstat64@plt+0x4974>
   15908:	cmp	r5, #0
   1590c:	cmpne	r4, #0
   15910:	bne	15918 <__lxstat64@plt+0x4974>
   15914:	pop	{r4, r5, r6, sl, fp, pc}
   15918:	bl	15e58 <__lxstat64@plt+0x4eb4>
   1591c:	push	{fp, lr}
   15920:	mov	fp, sp
   15924:	bl	1605c <__lxstat64@plt+0x50b8>
   15928:	cmp	r0, #0
   1592c:	popne	{fp, pc}
   15930:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15934:	push	{fp, lr}
   15938:	mov	fp, sp
   1593c:	bl	1605c <__lxstat64@plt+0x50b8>
   15940:	cmp	r0, #0
   15944:	popne	{fp, pc}
   15948:	bl	15e58 <__lxstat64@plt+0x4eb4>
   1594c:	push	{fp, lr}
   15950:	mov	fp, sp
   15954:	bl	1605c <__lxstat64@plt+0x50b8>
   15958:	cmp	r0, #0
   1595c:	popne	{fp, pc}
   15960:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15964:	push	{r4, r5, fp, lr}
   15968:	add	fp, sp, #8
   1596c:	mov	r4, r1
   15970:	mov	r5, r0
   15974:	bl	1608c <__lxstat64@plt+0x50e8>
   15978:	cmp	r0, #0
   1597c:	popne	{r4, r5, fp, pc}
   15980:	cmp	r5, #0
   15984:	beq	15994 <__lxstat64@plt+0x49f0>
   15988:	cmp	r4, #0
   1598c:	bne	15994 <__lxstat64@plt+0x49f0>
   15990:	pop	{r4, r5, fp, pc}
   15994:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15998:	push	{fp, lr}
   1599c:	mov	fp, sp
   159a0:	cmp	r1, #0
   159a4:	orreq	r1, r1, #1
   159a8:	bl	1608c <__lxstat64@plt+0x50e8>
   159ac:	cmp	r0, #0
   159b0:	popne	{fp, pc}
   159b4:	bl	15e58 <__lxstat64@plt+0x4eb4>
   159b8:	push	{fp, lr}
   159bc:	mov	fp, sp
   159c0:	clz	r3, r2
   159c4:	lsr	ip, r3, #5
   159c8:	clz	r3, r1
   159cc:	lsr	r3, r3, #5
   159d0:	orrs	r3, r3, ip
   159d4:	movwne	r1, #1
   159d8:	movwne	r2, #1
   159dc:	bl	163c8 <__lxstat64@plt+0x5424>
   159e0:	cmp	r0, #0
   159e4:	popne	{fp, pc}
   159e8:	bl	15e58 <__lxstat64@plt+0x4eb4>
   159ec:	push	{fp, lr}
   159f0:	mov	fp, sp
   159f4:	mov	r2, r1
   159f8:	mov	r1, r0
   159fc:	mov	r0, #0
   15a00:	bl	163c8 <__lxstat64@plt+0x5424>
   15a04:	cmp	r0, #0
   15a08:	popne	{fp, pc}
   15a0c:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15a10:	push	{fp, lr}
   15a14:	mov	fp, sp
   15a18:	mov	r2, r1
   15a1c:	mov	r1, r0
   15a20:	clz	r0, r2
   15a24:	clz	r3, r1
   15a28:	lsr	r0, r0, #5
   15a2c:	lsr	r3, r3, #5
   15a30:	orrs	r0, r3, r0
   15a34:	mov	r0, #0
   15a38:	movwne	r1, #1
   15a3c:	movwne	r2, #1
   15a40:	bl	163c8 <__lxstat64@plt+0x5424>
   15a44:	cmp	r0, #0
   15a48:	popne	{fp, pc}
   15a4c:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15a50:	push	{r4, r5, r6, sl, fp, lr}
   15a54:	add	fp, sp, #16
   15a58:	ldr	r5, [r1]
   15a5c:	mov	r4, r1
   15a60:	mov	r6, r0
   15a64:	cmp	r0, #0
   15a68:	beq	15a80 <__lxstat64@plt+0x4adc>
   15a6c:	mov	r0, #1
   15a70:	add	r0, r0, r5, lsr #1
   15a74:	adds	r5, r5, r0
   15a78:	bcc	15a88 <__lxstat64@plt+0x4ae4>
   15a7c:	b	15ac4 <__lxstat64@plt+0x4b20>
   15a80:	cmp	r5, #0
   15a84:	movweq	r5, #64	; 0x40
   15a88:	mov	r0, r6
   15a8c:	mov	r1, r5
   15a90:	mov	r2, #1
   15a94:	bl	163c8 <__lxstat64@plt+0x5424>
   15a98:	cmp	r5, #0
   15a9c:	mov	r1, r5
   15aa0:	movwne	r1, #1
   15aa4:	cmp	r0, #0
   15aa8:	bne	15abc <__lxstat64@plt+0x4b18>
   15aac:	clz	r2, r6
   15ab0:	lsr	r2, r2, #5
   15ab4:	orrs	r1, r2, r1
   15ab8:	bne	15ac4 <__lxstat64@plt+0x4b20>
   15abc:	str	r5, [r4]
   15ac0:	pop	{r4, r5, r6, sl, fp, pc}
   15ac4:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15ac8:	push	{r4, r5, r6, r7, fp, lr}
   15acc:	add	fp, sp, #16
   15ad0:	ldr	r5, [r1]
   15ad4:	mov	r6, r2
   15ad8:	mov	r4, r1
   15adc:	mov	r7, r0
   15ae0:	cmp	r0, #0
   15ae4:	beq	15afc <__lxstat64@plt+0x4b58>
   15ae8:	mov	r0, #1
   15aec:	add	r0, r0, r5, lsr #1
   15af0:	adds	r5, r5, r0
   15af4:	bcc	15b14 <__lxstat64@plt+0x4b70>
   15af8:	b	15b48 <__lxstat64@plt+0x4ba4>
   15afc:	cmp	r5, #0
   15b00:	bne	15b14 <__lxstat64@plt+0x4b70>
   15b04:	mov	r0, #64	; 0x40
   15b08:	cmp	r6, #64	; 0x40
   15b0c:	udiv	r5, r0, r6
   15b10:	addhi	r5, r5, #1
   15b14:	mov	r0, r7
   15b18:	mov	r1, r5
   15b1c:	mov	r2, r6
   15b20:	bl	163c8 <__lxstat64@plt+0x5424>
   15b24:	cmp	r0, #0
   15b28:	bne	15b40 <__lxstat64@plt+0x4b9c>
   15b2c:	cmp	r7, #0
   15b30:	beq	15b48 <__lxstat64@plt+0x4ba4>
   15b34:	cmp	r6, #0
   15b38:	cmpne	r5, #0
   15b3c:	bne	15b48 <__lxstat64@plt+0x4ba4>
   15b40:	str	r5, [r4]
   15b44:	pop	{r4, r5, r6, r7, fp, pc}
   15b48:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15b4c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15b50:	add	fp, sp, #24
   15b54:	mov	r8, r1
   15b58:	ldr	r1, [r1]
   15b5c:	mov	r5, r0
   15b60:	add	r0, r1, r1, asr #1
   15b64:	cmp	r0, r1
   15b68:	mvnvs	r0, #-2147483648	; 0x80000000
   15b6c:	cmp	r0, r3
   15b70:	mov	r7, r0
   15b74:	movgt	r7, r3
   15b78:	cmn	r3, #1
   15b7c:	movle	r7, r0
   15b80:	ldr	r0, [fp, #8]
   15b84:	cmn	r0, #1
   15b88:	ble	15bb0 <__lxstat64@plt+0x4c0c>
   15b8c:	cmp	r0, #0
   15b90:	beq	15c04 <__lxstat64@plt+0x4c60>
   15b94:	cmn	r7, #1
   15b98:	ble	15bd8 <__lxstat64@plt+0x4c34>
   15b9c:	mvn	r4, #-2147483648	; 0x80000000
   15ba0:	udiv	r6, r4, r0
   15ba4:	cmp	r6, r7
   15ba8:	bge	15c04 <__lxstat64@plt+0x4c60>
   15bac:	b	15c14 <__lxstat64@plt+0x4c70>
   15bb0:	cmn	r7, #1
   15bb4:	ble	15bf4 <__lxstat64@plt+0x4c50>
   15bb8:	cmn	r0, #1
   15bbc:	beq	15c04 <__lxstat64@plt+0x4c60>
   15bc0:	mov	r6, #-2147483648	; 0x80000000
   15bc4:	mvn	r4, #-2147483648	; 0x80000000
   15bc8:	sdiv	r6, r6, r0
   15bcc:	cmp	r6, r7
   15bd0:	bge	15c04 <__lxstat64@plt+0x4c60>
   15bd4:	b	15c14 <__lxstat64@plt+0x4c70>
   15bd8:	beq	15c04 <__lxstat64@plt+0x4c60>
   15bdc:	mov	r6, #-2147483648	; 0x80000000
   15be0:	mvn	r4, #-2147483648	; 0x80000000
   15be4:	sdiv	r6, r6, r7
   15be8:	cmp	r6, r0
   15bec:	bge	15c04 <__lxstat64@plt+0x4c60>
   15bf0:	b	15c14 <__lxstat64@plt+0x4c70>
   15bf4:	mvn	r4, #-2147483648	; 0x80000000
   15bf8:	sdiv	r6, r4, r0
   15bfc:	cmp	r7, r6
   15c00:	blt	15c14 <__lxstat64@plt+0x4c70>
   15c04:	mul	r6, r7, r0
   15c08:	mov	r4, #64	; 0x40
   15c0c:	cmp	r6, #63	; 0x3f
   15c10:	bgt	15c1c <__lxstat64@plt+0x4c78>
   15c14:	sdiv	r7, r4, r0
   15c18:	mul	r6, r7, r0
   15c1c:	cmp	r5, #0
   15c20:	moveq	r4, #0
   15c24:	streq	r4, [r8]
   15c28:	sub	r4, r7, r1
   15c2c:	cmp	r4, r2
   15c30:	bge	15cdc <__lxstat64@plt+0x4d38>
   15c34:	add	r7, r1, r2
   15c38:	mov	r6, #0
   15c3c:	mov	r2, #0
   15c40:	cmp	r7, r3
   15c44:	movwgt	r6, #1
   15c48:	cmn	r3, #1
   15c4c:	movwgt	r2, #1
   15c50:	cmp	r7, r1
   15c54:	bvs	15d10 <__lxstat64@plt+0x4d6c>
   15c58:	ands	r1, r2, r6
   15c5c:	bne	15d10 <__lxstat64@plt+0x4d6c>
   15c60:	cmn	r0, #1
   15c64:	ble	15c8c <__lxstat64@plt+0x4ce8>
   15c68:	cmp	r0, #0
   15c6c:	beq	15cd8 <__lxstat64@plt+0x4d34>
   15c70:	cmn	r7, #1
   15c74:	ble	15cb0 <__lxstat64@plt+0x4d0c>
   15c78:	mvn	r1, #-2147483648	; 0x80000000
   15c7c:	udiv	r1, r1, r0
   15c80:	cmp	r1, r7
   15c84:	bge	15cd8 <__lxstat64@plt+0x4d34>
   15c88:	b	15d10 <__lxstat64@plt+0x4d6c>
   15c8c:	cmn	r7, #1
   15c90:	ble	15cc8 <__lxstat64@plt+0x4d24>
   15c94:	cmn	r0, #1
   15c98:	beq	15cd8 <__lxstat64@plt+0x4d34>
   15c9c:	mov	r1, #-2147483648	; 0x80000000
   15ca0:	sdiv	r1, r1, r0
   15ca4:	cmp	r1, r7
   15ca8:	bge	15cd8 <__lxstat64@plt+0x4d34>
   15cac:	b	15d10 <__lxstat64@plt+0x4d6c>
   15cb0:	beq	15cd8 <__lxstat64@plt+0x4d34>
   15cb4:	mov	r1, #-2147483648	; 0x80000000
   15cb8:	sdiv	r1, r1, r7
   15cbc:	cmp	r1, r0
   15cc0:	bge	15cd8 <__lxstat64@plt+0x4d34>
   15cc4:	b	15d10 <__lxstat64@plt+0x4d6c>
   15cc8:	mvn	r1, #-2147483648	; 0x80000000
   15ccc:	sdiv	r1, r1, r0
   15cd0:	cmp	r7, r1
   15cd4:	blt	15d10 <__lxstat64@plt+0x4d6c>
   15cd8:	mul	r6, r7, r0
   15cdc:	mov	r0, r5
   15ce0:	mov	r1, r6
   15ce4:	bl	1608c <__lxstat64@plt+0x50e8>
   15ce8:	cmp	r6, #0
   15cec:	movwne	r6, #1
   15cf0:	cmp	r0, #0
   15cf4:	bne	15d08 <__lxstat64@plt+0x4d64>
   15cf8:	clz	r1, r5
   15cfc:	lsr	r1, r1, #5
   15d00:	orrs	r1, r1, r6
   15d04:	bne	15d10 <__lxstat64@plt+0x4d6c>
   15d08:	str	r7, [r8]
   15d0c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15d10:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15d14:	push	{fp, lr}
   15d18:	mov	fp, sp
   15d1c:	mov	r1, #1
   15d20:	bl	16008 <__lxstat64@plt+0x5064>
   15d24:	cmp	r0, #0
   15d28:	popne	{fp, pc}
   15d2c:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15d30:	push	{fp, lr}
   15d34:	mov	fp, sp
   15d38:	bl	16008 <__lxstat64@plt+0x5064>
   15d3c:	cmp	r0, #0
   15d40:	popne	{fp, pc}
   15d44:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15d48:	push	{fp, lr}
   15d4c:	mov	fp, sp
   15d50:	mov	r1, #1
   15d54:	bl	16008 <__lxstat64@plt+0x5064>
   15d58:	cmp	r0, #0
   15d5c:	popne	{fp, pc}
   15d60:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15d64:	push	{fp, lr}
   15d68:	mov	fp, sp
   15d6c:	bl	16008 <__lxstat64@plt+0x5064>
   15d70:	cmp	r0, #0
   15d74:	popne	{fp, pc}
   15d78:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15d7c:	push	{r4, r5, fp, lr}
   15d80:	add	fp, sp, #8
   15d84:	mov	r5, r0
   15d88:	mov	r0, r1
   15d8c:	mov	r4, r1
   15d90:	bl	1605c <__lxstat64@plt+0x50b8>
   15d94:	cmp	r0, #0
   15d98:	beq	15dac <__lxstat64@plt+0x4e08>
   15d9c:	mov	r1, r5
   15da0:	mov	r2, r4
   15da4:	pop	{r4, r5, fp, lr}
   15da8:	b	10db8 <memcpy@plt>
   15dac:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15db0:	push	{r4, r5, fp, lr}
   15db4:	add	fp, sp, #8
   15db8:	mov	r5, r0
   15dbc:	mov	r0, r1
   15dc0:	mov	r4, r1
   15dc4:	bl	1605c <__lxstat64@plt+0x50b8>
   15dc8:	cmp	r0, #0
   15dcc:	beq	15de0 <__lxstat64@plt+0x4e3c>
   15dd0:	mov	r1, r5
   15dd4:	mov	r2, r4
   15dd8:	pop	{r4, r5, fp, lr}
   15ddc:	b	10db8 <memcpy@plt>
   15de0:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15de4:	push	{r4, r5, fp, lr}
   15de8:	add	fp, sp, #8
   15dec:	mov	r5, r0
   15df0:	add	r0, r1, #1
   15df4:	mov	r4, r1
   15df8:	bl	1605c <__lxstat64@plt+0x50b8>
   15dfc:	cmp	r0, #0
   15e00:	beq	15e1c <__lxstat64@plt+0x4e78>
   15e04:	mov	r1, #0
   15e08:	mov	r2, r4
   15e0c:	strb	r1, [r0, r4]
   15e10:	mov	r1, r5
   15e14:	pop	{r4, r5, fp, lr}
   15e18:	b	10db8 <memcpy@plt>
   15e1c:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15e20:	push	{r4, r5, fp, lr}
   15e24:	add	fp, sp, #8
   15e28:	mov	r4, r0
   15e2c:	bl	10ec0 <strlen@plt>
   15e30:	add	r5, r0, #1
   15e34:	mov	r0, r5
   15e38:	bl	1605c <__lxstat64@plt+0x50b8>
   15e3c:	cmp	r0, #0
   15e40:	beq	15e54 <__lxstat64@plt+0x4eb0>
   15e44:	mov	r1, r4
   15e48:	mov	r2, r5
   15e4c:	pop	{r4, r5, fp, lr}
   15e50:	b	10db8 <memcpy@plt>
   15e54:	bl	15e58 <__lxstat64@plt+0x4eb4>
   15e58:	push	{fp, lr}
   15e5c:	mov	fp, sp
   15e60:	movw	r0, #32996	; 0x80e4
   15e64:	movw	r1, #31496	; 0x7b08
   15e68:	mov	r2, #5
   15e6c:	movt	r0, #2
   15e70:	movt	r1, #1
   15e74:	ldr	r4, [r0]
   15e78:	mov	r0, #0
   15e7c:	bl	10dd0 <dcgettext@plt>
   15e80:	movw	r2, #30423	; 0x76d7
   15e84:	mov	r3, r0
   15e88:	mov	r0, r4
   15e8c:	mov	r1, #0
   15e90:	movt	r2, #1
   15e94:	bl	10e54 <error@plt>
   15e98:	bl	10f98 <abort@plt>
   15e9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15ea0:	add	fp, sp, #24
   15ea4:	sub	sp, sp, #16
   15ea8:	mov	r3, r1
   15eac:	mov	r2, r0
   15eb0:	mov	r4, #0
   15eb4:	mov	r0, r2
   15eb8:	ldrb	r1, [r0, -r4, lsl #1]!
   15ebc:	cmp	r1, #37	; 0x25
   15ec0:	bne	15ee4 <__lxstat64@plt+0x4f40>
   15ec4:	ldrb	r0, [r0, #1]
   15ec8:	cmp	r0, #115	; 0x73
   15ecc:	bne	15f80 <__lxstat64@plt+0x4fdc>
   15ed0:	sub	r4, r4, #1
   15ed4:	mov	r0, r2
   15ed8:	ldrb	r1, [r0, -r4, lsl #1]!
   15edc:	cmp	r1, #37	; 0x25
   15ee0:	beq	15ec4 <__lxstat64@plt+0x4f20>
   15ee4:	cmp	r1, #0
   15ee8:	bne	15f80 <__lxstat64@plt+0x4fdc>
   15eec:	cmp	r4, #0
   15ef0:	str	r3, [sp, #12]
   15ef4:	str	r3, [sp, #8]
   15ef8:	beq	15fc4 <__lxstat64@plt+0x5020>
   15efc:	ldr	r0, [sp, #8]
   15f00:	mov	r5, #0
   15f04:	mov	r7, r4
   15f08:	add	r6, r0, #4
   15f0c:	str	r6, [sp, #8]
   15f10:	ldr	r0, [r6, #-4]
   15f14:	bl	10ec0 <strlen@plt>
   15f18:	adds	r5, r0, r5
   15f1c:	add	r6, r6, #4
   15f20:	mvncs	r5, #0
   15f24:	adds	r7, r7, #1
   15f28:	bcc	15f0c <__lxstat64@plt+0x4f68>
   15f2c:	cmn	r5, #1
   15f30:	ble	15fe8 <__lxstat64@plt+0x5044>
   15f34:	add	r0, r5, #1
   15f38:	bl	1591c <__lxstat64@plt+0x4978>
   15f3c:	mov	r8, r0
   15f40:	mov	r5, r0
   15f44:	ldr	r0, [sp, #12]
   15f48:	add	r1, r0, #4
   15f4c:	str	r1, [sp, #12]
   15f50:	ldr	r6, [r0]
   15f54:	mov	r0, r6
   15f58:	bl	10ec0 <strlen@plt>
   15f5c:	mov	r7, r0
   15f60:	mov	r0, r5
   15f64:	mov	r1, r6
   15f68:	mov	r2, r7
   15f6c:	bl	10db8 <memcpy@plt>
   15f70:	add	r5, r5, r7
   15f74:	adds	r4, r4, #1
   15f78:	bcc	15f44 <__lxstat64@plt+0x4fa0>
   15f7c:	b	15fd4 <__lxstat64@plt+0x5030>
   15f80:	add	r0, sp, #4
   15f84:	mov	r1, #1
   15f88:	bl	10ee4 <__vasprintf_chk@plt>
   15f8c:	cmn	r0, #1
   15f90:	ble	15fa4 <__lxstat64@plt+0x5000>
   15f94:	ldr	r8, [sp, #4]
   15f98:	mov	r0, r8
   15f9c:	sub	sp, fp, #24
   15fa0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15fa4:	bl	10ecc <__errno_location@plt>
   15fa8:	ldr	r0, [r0]
   15fac:	mov	r8, #0
   15fb0:	cmp	r0, #12
   15fb4:	beq	16004 <__lxstat64@plt+0x5060>
   15fb8:	mov	r0, r8
   15fbc:	sub	sp, fp, #24
   15fc0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15fc4:	mov	r0, #1
   15fc8:	bl	1591c <__lxstat64@plt+0x4978>
   15fcc:	mov	r8, r0
   15fd0:	mov	r5, r0
   15fd4:	mov	r0, #0
   15fd8:	strb	r0, [r5]
   15fdc:	mov	r0, r8
   15fe0:	sub	sp, fp, #24
   15fe4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15fe8:	bl	10ecc <__errno_location@plt>
   15fec:	mov	r1, #75	; 0x4b
   15ff0:	mov	r8, #0
   15ff4:	str	r1, [r0]
   15ff8:	mov	r0, r8
   15ffc:	sub	sp, fp, #24
   16000:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16004:	bl	15e58 <__lxstat64@plt+0x4eb4>
   16008:	clz	r2, r1
   1600c:	clz	r3, r0
   16010:	lsr	r2, r2, #5
   16014:	lsr	r3, r3, #5
   16018:	orrs	r2, r3, r2
   1601c:	movwne	r1, #1
   16020:	movwne	r0, #1
   16024:	cmp	r1, #0
   16028:	beq	16058 <__lxstat64@plt+0x50b4>
   1602c:	mvn	r2, #-2147483648	; 0x80000000
   16030:	udiv	r2, r2, r1
   16034:	cmp	r2, r0
   16038:	bcs	16058 <__lxstat64@plt+0x50b4>
   1603c:	push	{fp, lr}
   16040:	mov	fp, sp
   16044:	bl	10ecc <__errno_location@plt>
   16048:	mov	r1, #12
   1604c:	str	r1, [r0]
   16050:	mov	r0, #0
   16054:	pop	{fp, pc}
   16058:	b	10d58 <calloc@plt>
   1605c:	cmp	r0, #0
   16060:	movweq	r0, #1
   16064:	cmn	r0, #1
   16068:	ble	16070 <__lxstat64@plt+0x50cc>
   1606c:	b	10e60 <malloc@plt>
   16070:	push	{fp, lr}
   16074:	mov	fp, sp
   16078:	bl	10ecc <__errno_location@plt>
   1607c:	mov	r1, #12
   16080:	str	r1, [r0]
   16084:	mov	r0, #0
   16088:	pop	{fp, pc}
   1608c:	push	{fp, lr}
   16090:	mov	fp, sp
   16094:	cmp	r0, #0
   16098:	beq	160b4 <__lxstat64@plt+0x5110>
   1609c:	cmp	r1, #0
   160a0:	beq	160c0 <__lxstat64@plt+0x511c>
   160a4:	cmn	r1, #1
   160a8:	ble	160cc <__lxstat64@plt+0x5128>
   160ac:	pop	{fp, lr}
   160b0:	b	10ddc <realloc@plt>
   160b4:	mov	r0, r1
   160b8:	pop	{fp, lr}
   160bc:	b	1605c <__lxstat64@plt+0x50b8>
   160c0:	bl	1625c <__lxstat64@plt+0x52b8>
   160c4:	mov	r0, #0
   160c8:	pop	{fp, pc}
   160cc:	bl	10ecc <__errno_location@plt>
   160d0:	mov	r1, #12
   160d4:	str	r1, [r0]
   160d8:	mov	r0, #0
   160dc:	pop	{fp, pc}
   160e0:	push	{r4, r5, r6, sl, fp, lr}
   160e4:	add	fp, sp, #16
   160e8:	mov	r4, r0
   160ec:	bl	10e3c <__fpending@plt>
   160f0:	ldr	r6, [r4]
   160f4:	mov	r5, r0
   160f8:	mov	r0, r4
   160fc:	bl	16164 <__lxstat64@plt+0x51c0>
   16100:	tst	r6, #32
   16104:	bne	1613c <__lxstat64@plt+0x5198>
   16108:	cmp	r0, #0
   1610c:	mov	r4, r0
   16110:	mvnne	r4, #0
   16114:	cmp	r5, #0
   16118:	bne	16148 <__lxstat64@plt+0x51a4>
   1611c:	cmp	r0, #0
   16120:	beq	16148 <__lxstat64@plt+0x51a4>
   16124:	bl	10ecc <__errno_location@plt>
   16128:	ldr	r0, [r0]
   1612c:	subs	r4, r0, #9
   16130:	mvnne	r4, #0
   16134:	mov	r0, r4
   16138:	pop	{r4, r5, r6, sl, fp, pc}
   1613c:	mvn	r4, #0
   16140:	cmp	r0, #0
   16144:	beq	16150 <__lxstat64@plt+0x51ac>
   16148:	mov	r0, r4
   1614c:	pop	{r4, r5, r6, sl, fp, pc}
   16150:	bl	10ecc <__errno_location@plt>
   16154:	mov	r1, #0
   16158:	str	r1, [r0]
   1615c:	mov	r0, r4
   16160:	pop	{r4, r5, r6, sl, fp, pc}
   16164:	push	{r4, r5, r6, sl, fp, lr}
   16168:	add	fp, sp, #16
   1616c:	sub	sp, sp, #8
   16170:	mov	r4, r0
   16174:	bl	10f08 <fileno@plt>
   16178:	cmn	r0, #1
   1617c:	ble	161f0 <__lxstat64@plt+0x524c>
   16180:	mov	r0, r4
   16184:	bl	10e84 <__freading@plt>
   16188:	cmp	r0, #0
   1618c:	beq	161b8 <__lxstat64@plt+0x5214>
   16190:	mov	r0, r4
   16194:	bl	10f08 <fileno@plt>
   16198:	mov	r1, #1
   1619c:	mov	r2, #0
   161a0:	mov	r3, #0
   161a4:	str	r1, [sp]
   161a8:	bl	10e24 <lseek64@plt>
   161ac:	and	r0, r0, r1
   161b0:	cmn	r0, #1
   161b4:	beq	161f0 <__lxstat64@plt+0x524c>
   161b8:	mov	r0, r4
   161bc:	bl	16200 <__lxstat64@plt+0x525c>
   161c0:	cmp	r0, #0
   161c4:	beq	161f0 <__lxstat64@plt+0x524c>
   161c8:	bl	10ecc <__errno_location@plt>
   161cc:	ldr	r6, [r0]
   161d0:	mov	r5, r0
   161d4:	mov	r0, r4
   161d8:	bl	10f20 <fclose@plt>
   161dc:	cmp	r6, #0
   161e0:	strne	r6, [r5]
   161e4:	mvnne	r0, #0
   161e8:	sub	sp, fp, #16
   161ec:	pop	{r4, r5, r6, sl, fp, pc}
   161f0:	mov	r0, r4
   161f4:	sub	sp, fp, #16
   161f8:	pop	{r4, r5, r6, sl, fp, lr}
   161fc:	b	10f20 <fclose@plt>
   16200:	push	{r4, sl, fp, lr}
   16204:	add	fp, sp, #8
   16208:	sub	sp, sp, #8
   1620c:	mov	r4, r0
   16210:	cmp	r0, #0
   16214:	beq	1624c <__lxstat64@plt+0x52a8>
   16218:	mov	r0, r4
   1621c:	bl	10e84 <__freading@plt>
   16220:	cmp	r0, #0
   16224:	beq	1624c <__lxstat64@plt+0x52a8>
   16228:	ldrb	r0, [r4, #1]
   1622c:	tst	r0, #1
   16230:	beq	1624c <__lxstat64@plt+0x52a8>
   16234:	mov	r0, #1
   16238:	mov	r2, #0
   1623c:	mov	r3, #0
   16240:	str	r0, [sp]
   16244:	mov	r0, r4
   16248:	bl	16284 <__lxstat64@plt+0x52e0>
   1624c:	mov	r0, r4
   16250:	sub	sp, fp, #8
   16254:	pop	{r4, sl, fp, lr}
   16258:	b	10d94 <fflush@plt>
   1625c:	push	{r4, r5, r6, sl, fp, lr}
   16260:	add	fp, sp, #16
   16264:	mov	r4, r0
   16268:	bl	10ecc <__errno_location@plt>
   1626c:	ldr	r6, [r0]
   16270:	mov	r5, r0
   16274:	mov	r0, r4
   16278:	bl	10da0 <free@plt>
   1627c:	str	r6, [r5]
   16280:	pop	{r4, r5, r6, sl, fp, pc}
   16284:	push	{r4, r5, r6, r7, fp, lr}
   16288:	add	fp, sp, #16
   1628c:	sub	sp, sp, #8
   16290:	mov	r4, r0
   16294:	ldr	r0, [r0, #4]
   16298:	mov	r5, r3
   1629c:	mov	r6, r2
   162a0:	ldr	r1, [r4, #8]
   162a4:	cmp	r1, r0
   162a8:	bne	162c4 <__lxstat64@plt+0x5320>
   162ac:	ldrd	r0, [r4, #16]
   162b0:	cmp	r1, r0
   162b4:	bne	162c4 <__lxstat64@plt+0x5320>
   162b8:	ldr	r0, [r4, #36]	; 0x24
   162bc:	cmp	r0, #0
   162c0:	beq	162dc <__lxstat64@plt+0x5338>
   162c4:	mov	r0, r4
   162c8:	mov	r2, r6
   162cc:	mov	r3, r5
   162d0:	sub	sp, fp, #16
   162d4:	pop	{r4, r5, r6, r7, fp, lr}
   162d8:	b	10f2c <fseeko64@plt>
   162dc:	ldr	r7, [fp, #8]
   162e0:	mov	r0, r4
   162e4:	bl	10f08 <fileno@plt>
   162e8:	mov	r2, r6
   162ec:	mov	r3, r5
   162f0:	str	r7, [sp]
   162f4:	bl	10e24 <lseek64@plt>
   162f8:	and	r2, r0, r1
   162fc:	cmn	r2, #1
   16300:	beq	16320 <__lxstat64@plt+0x537c>
   16304:	strd	r0, [r4, #80]	; 0x50
   16308:	ldr	r0, [r4]
   1630c:	bic	r0, r0, #16
   16310:	str	r0, [r4]
   16314:	mov	r0, #0
   16318:	sub	sp, fp, #16
   1631c:	pop	{r4, r5, r6, r7, fp, pc}
   16320:	mvn	r0, #0
   16324:	sub	sp, fp, #16
   16328:	pop	{r4, r5, r6, r7, fp, pc}
   1632c:	push	{fp, lr}
   16330:	mov	fp, sp
   16334:	mov	r0, #14
   16338:	bl	10f50 <nl_langinfo@plt>
   1633c:	movw	r1, #26552	; 0x67b8
   16340:	cmp	r0, #0
   16344:	movt	r1, #1
   16348:	movne	r1, r0
   1634c:	movw	r0, #31513	; 0x7b19
   16350:	ldrb	r2, [r1]
   16354:	movt	r0, #1
   16358:	cmp	r2, #0
   1635c:	movne	r0, r1
   16360:	pop	{fp, pc}
   16364:	push	{r4, r5, r6, r7, fp, lr}
   16368:	add	fp, sp, #16
   1636c:	sub	sp, sp, #8
   16370:	cmp	r0, #0
   16374:	add	r5, sp, #4
   16378:	mov	r7, r2
   1637c:	mov	r4, r1
   16380:	movne	r5, r0
   16384:	mov	r0, r5
   16388:	bl	10e48 <mbrtowc@plt>
   1638c:	mov	r6, r0
   16390:	cmp	r7, #0
   16394:	beq	163bc <__lxstat64@plt+0x5418>
   16398:	cmn	r6, #2
   1639c:	bcc	163bc <__lxstat64@plt+0x5418>
   163a0:	mov	r0, #0
   163a4:	bl	16404 <__lxstat64@plt+0x5460>
   163a8:	cmp	r0, #0
   163ac:	bne	163bc <__lxstat64@plt+0x5418>
   163b0:	ldrb	r0, [r4]
   163b4:	mov	r6, #1
   163b8:	str	r0, [r5]
   163bc:	mov	r0, r6
   163c0:	sub	sp, fp, #16
   163c4:	pop	{r4, r5, r6, r7, fp, pc}
   163c8:	cmp	r2, #0
   163cc:	beq	163fc <__lxstat64@plt+0x5458>
   163d0:	mvn	r3, #0
   163d4:	udiv	r3, r3, r2
   163d8:	cmp	r3, r1
   163dc:	bcs	163fc <__lxstat64@plt+0x5458>
   163e0:	push	{fp, lr}
   163e4:	mov	fp, sp
   163e8:	bl	10ecc <__errno_location@plt>
   163ec:	mov	r1, #12
   163f0:	str	r1, [r0]
   163f4:	mov	r0, #0
   163f8:	pop	{fp, pc}
   163fc:	mul	r1, r2, r1
   16400:	b	1608c <__lxstat64@plt+0x50e8>
   16404:	push	{r4, sl, fp, lr}
   16408:	add	fp, sp, #8
   1640c:	sub	sp, sp, #264	; 0x108
   16410:	add	r1, sp, #7
   16414:	movw	r2, #257	; 0x101
   16418:	bl	16470 <__lxstat64@plt+0x54cc>
   1641c:	mov	r4, #0
   16420:	cmp	r0, #0
   16424:	bne	16464 <__lxstat64@plt+0x54c0>
   16428:	movw	r1, #31519	; 0x7b1f
   1642c:	add	r0, sp, #7
   16430:	mov	r2, #2
   16434:	movt	r1, #1
   16438:	bl	10eb4 <bcmp@plt>
   1643c:	cmp	r0, #0
   16440:	beq	16464 <__lxstat64@plt+0x54c0>
   16444:	movw	r1, #31521	; 0x7b21
   16448:	add	r0, sp, #7
   1644c:	mov	r2, #6
   16450:	movt	r1, #1
   16454:	bl	10eb4 <bcmp@plt>
   16458:	cmp	r0, #0
   1645c:	mov	r4, r0
   16460:	movwne	r4, #1
   16464:	mov	r0, r4
   16468:	sub	sp, fp, #8
   1646c:	pop	{r4, sl, fp, pc}
   16470:	push	{r4, r5, r6, r7, fp, lr}
   16474:	add	fp, sp, #16
   16478:	mov	r4, r1
   1647c:	mov	r1, #0
   16480:	mov	r6, r2
   16484:	bl	10f38 <setlocale@plt>
   16488:	cmp	r0, #0
   1648c:	beq	164bc <__lxstat64@plt+0x5518>
   16490:	mov	r7, r0
   16494:	bl	10ec0 <strlen@plt>
   16498:	cmp	r0, r6
   1649c:	bcs	164d8 <__lxstat64@plt+0x5534>
   164a0:	add	r2, r0, #1
   164a4:	mov	r0, r4
   164a8:	mov	r1, r7
   164ac:	bl	10db8 <memcpy@plt>
   164b0:	mov	r5, #0
   164b4:	mov	r0, r5
   164b8:	pop	{r4, r5, r6, r7, fp, pc}
   164bc:	mov	r5, #22
   164c0:	cmp	r6, #0
   164c4:	beq	16500 <__lxstat64@plt+0x555c>
   164c8:	mov	r0, #0
   164cc:	strb	r0, [r4]
   164d0:	mov	r0, r5
   164d4:	pop	{r4, r5, r6, r7, fp, pc}
   164d8:	mov	r5, #34	; 0x22
   164dc:	cmp	r6, #0
   164e0:	beq	16500 <__lxstat64@plt+0x555c>
   164e4:	sub	r6, r6, #1
   164e8:	mov	r0, r4
   164ec:	mov	r1, r7
   164f0:	mov	r2, r6
   164f4:	bl	10db8 <memcpy@plt>
   164f8:	mov	r0, #0
   164fc:	strb	r0, [r4, r6]
   16500:	mov	r0, r5
   16504:	pop	{r4, r5, r6, r7, fp, pc}
   16508:	mov	r1, #0
   1650c:	b	10f38 <setlocale@plt>
   16510:	cmp	r3, #0
   16514:	cmpeq	r2, #0
   16518:	bne	16530 <__lxstat64@plt+0x558c>
   1651c:	cmp	r1, #0
   16520:	cmpeq	r0, #0
   16524:	mvnne	r1, #0
   16528:	mvnne	r0, #0
   1652c:	b	1654c <__lxstat64@plt+0x55a8>
   16530:	sub	sp, sp, #8
   16534:	push	{sp, lr}
   16538:	bl	1655c <__lxstat64@plt+0x55b8>
   1653c:	ldr	lr, [sp, #4]
   16540:	add	sp, sp, #8
   16544:	pop	{r2, r3}
   16548:	bx	lr
   1654c:	push	{r1, lr}
   16550:	mov	r0, #8
   16554:	bl	10d70 <raise@plt>
   16558:	pop	{r1, pc}
   1655c:	cmp	r1, r3
   16560:	cmpeq	r0, r2
   16564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16568:	mov	r4, r0
   1656c:	movcc	r0, #0
   16570:	mov	r5, r1
   16574:	ldr	lr, [sp, #36]	; 0x24
   16578:	movcc	r1, r0
   1657c:	bcc	16678 <__lxstat64@plt+0x56d4>
   16580:	cmp	r3, #0
   16584:	clzeq	ip, r2
   16588:	clzne	ip, r3
   1658c:	addeq	ip, ip, #32
   16590:	cmp	r5, #0
   16594:	clzeq	r1, r4
   16598:	addeq	r1, r1, #32
   1659c:	clzne	r1, r5
   165a0:	sub	ip, ip, r1
   165a4:	sub	sl, ip, #32
   165a8:	lsl	r9, r3, ip
   165ac:	rsb	fp, ip, #32
   165b0:	orr	r9, r9, r2, lsl sl
   165b4:	orr	r9, r9, r2, lsr fp
   165b8:	lsl	r8, r2, ip
   165bc:	cmp	r5, r9
   165c0:	cmpeq	r4, r8
   165c4:	movcc	r0, #0
   165c8:	movcc	r1, r0
   165cc:	bcc	165e8 <__lxstat64@plt+0x5644>
   165d0:	mov	r0, #1
   165d4:	subs	r4, r4, r8
   165d8:	lsl	r1, r0, sl
   165dc:	orr	r1, r1, r0, lsr fp
   165e0:	lsl	r0, r0, ip
   165e4:	sbc	r5, r5, r9
   165e8:	cmp	ip, #0
   165ec:	beq	16678 <__lxstat64@plt+0x56d4>
   165f0:	lsr	r6, r8, #1
   165f4:	orr	r6, r6, r9, lsl #31
   165f8:	lsr	r7, r9, #1
   165fc:	mov	r2, ip
   16600:	b	16624 <__lxstat64@plt+0x5680>
   16604:	subs	r3, r4, r6
   16608:	sbc	r8, r5, r7
   1660c:	adds	r3, r3, r3
   16610:	adc	r8, r8, r8
   16614:	adds	r4, r3, #1
   16618:	adc	r5, r8, #0
   1661c:	subs	r2, r2, #1
   16620:	beq	16640 <__lxstat64@plt+0x569c>
   16624:	cmp	r5, r7
   16628:	cmpeq	r4, r6
   1662c:	bcs	16604 <__lxstat64@plt+0x5660>
   16630:	adds	r4, r4, r4
   16634:	adc	r5, r5, r5
   16638:	subs	r2, r2, #1
   1663c:	bne	16624 <__lxstat64@plt+0x5680>
   16640:	lsr	r3, r4, ip
   16644:	orr	r3, r3, r5, lsl fp
   16648:	lsr	r2, r5, ip
   1664c:	orr	r3, r3, r5, lsr sl
   16650:	adds	r0, r0, r4
   16654:	mov	r4, r3
   16658:	lsl	r3, r2, ip
   1665c:	orr	r3, r3, r4, lsl sl
   16660:	lsl	ip, r4, ip
   16664:	orr	r3, r3, r4, lsr fp
   16668:	adc	r1, r1, r5
   1666c:	subs	r0, r0, ip
   16670:	mov	r5, r2
   16674:	sbc	r1, r1, r3
   16678:	cmp	lr, #0
   1667c:	strdne	r4, [lr]
   16680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16684:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16688:	mov	r7, r0
   1668c:	ldr	r6, [pc, #72]	; 166dc <__lxstat64@plt+0x5738>
   16690:	ldr	r5, [pc, #72]	; 166e0 <__lxstat64@plt+0x573c>
   16694:	add	r6, pc, r6
   16698:	add	r5, pc, r5
   1669c:	sub	r6, r6, r5
   166a0:	mov	r8, r1
   166a4:	mov	r9, r2
   166a8:	bl	10d38 <calloc@plt-0x20>
   166ac:	asrs	r6, r6, #2
   166b0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   166b4:	mov	r4, #0
   166b8:	add	r4, r4, #1
   166bc:	ldr	r3, [r5], #4
   166c0:	mov	r2, r9
   166c4:	mov	r1, r8
   166c8:	mov	r0, r7
   166cc:	blx	r3
   166d0:	cmp	r6, r4
   166d4:	bne	166b8 <__lxstat64@plt+0x5714>
   166d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   166dc:	andeq	r1, r1, r0, ror r8
   166e0:	andeq	r1, r1, r8, ror #16
   166e4:	bx	lr
   166e8:	ldr	r3, [pc, #12]	; 166fc <__lxstat64@plt+0x5758>
   166ec:	mov	r1, #0
   166f0:	add	r3, pc, r3
   166f4:	ldr	r2, [r3]
   166f8:	b	10ed8 <__cxa_atexit@plt>
   166fc:	andeq	r1, r1, r4, ror #19

Disassembly of section .fini:

00016700 <.fini>:
   16700:	push	{r3, lr}
   16704:	pop	{r3, pc}
