INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/lab0_32b_ALU/lab0_32b_ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/lab0_32b_ALU/lab0_32b_ALU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/lab0_32b_ALU/lab0_32b_ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
