$date
	Mon May 15 02:36:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_computer $end
$scope module dut1 $end
$var wire 1 ! ENABLE $end
$var reg 1 " CLOCK $end
$var reg 1 # start_clock $end
$var real 1 $ clock_off $end
$var real 1 % clock_on $end
$upscope $end
$upscope $end
$scope module tb_computer $end
$var wire 1 " clk $end
$upscope $end
$scope module tb_computer $end
$var reg 1 & reset $end
$upscope $end
$scope module tb_computer $end
$var wire 16 ' writedata [15:0] $end
$upscope $end
$scope module tb_computer $end
$var wire 16 ( dataadr [15:0] $end
$upscope $end
$scope module tb_computer $end
$var wire 1 ) memwrite $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
bx '
x&
r5 %
r5 $
0#
0"
0!
$end
#500
b0 (
0)
b0 '
1&
#1000
0&
#1500
1#
1!
#1550
1"
#1600
0"
#1650
b1 (
1"
#1700
0"
#1750
1)
b0 (
1"
#1800
0"
#1850
0)
1"
#1900
0"
#1950
b10 (
b1 '
1"
#2000
0"
#2050
b1 (
b0 '
1"
#2100
0"
#2150
1)
b0 (
1"
#2200
0"
#2250
0)
1"
#2300
0"
#2350
b10 (
b1 '
1"
#2400
0"
#2450
b1 (
b0 '
1"
#2500
0"
