<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<PathWaveFpgaProject xmlns="http://www.keysight.com/schemas/PathWaveFpga">

  <hwTarget>
    <bsp>M3102A_ch4_clf_k41</bsp>
    <vendor>keysight.com</vendor>
    <model>M3102A</model>
    <hwOptions>
      <hwOption>
        <optiontype>channels</optiontype>
        <value>4</value>
      </hwOption>
      <hwOption>
        <optiontype>clock</optiontype>
        <value>Fixed</value>
      </hwOption>
      <hwOption>
        <optiontype>fpga</optiontype>
        <value>7k410</value>
      </hwOption>
    </hwOptions>
    <version>02.02.06</version>
  </hwTarget>

  <fpgaBasic>
    <attributes/>
    <entityName>qstl_digitizer</entityName>
    <ports/>
    <registerInfoManagers>
      <registerInfoManager>
        <interfaceName>Host</interfaceName>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>accum_num</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>accum_length</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>accum_init</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>HostRegBank</Name>
          <BaseAddress>0</BaseAddress>
        </registerInfoGroup>
      </registerInfoManager>
    </registerInfoManagers>
    <components>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>HostRegBank</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_init_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_init_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_init_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_init_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_1</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Verilog Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a Verilog file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceTrig</value>
          </attribute>
        </attributes>
        <entityName>TraceTrig</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rst_n</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>init</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_set</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>LEN_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_in</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>daq_trigger</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath>../../../../../GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</filepath>
        <absoluteFilepath>C:/GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>LEN_WIDTH</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ACCUM_WIDTH</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>Verilog Files</library>
          <name>TraceTrig</name>
        </vlnv>
      </component>
    </components>
    <instances>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>AnalogTrigger</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_1</instanceName>
        <filepath>../../../../../Program Files/Keysight/M3102A BSP/R020206/bsp/ip/AnalogTrigger/AnalogTrigger.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020206/bsp/ip/AnalogTrigger/AnalogTrigger.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>AnalogTrigger</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_2</instanceName>
        <filepath>../../../../../Program Files/Keysight/M3102A BSP/R020206/bsp/ip/AnalogTrigger/AnalogTrigger.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020206/bsp/ip/AnalogTrigger/AnalogTrigger.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>AnalogTrigger</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_3</instanceName>
        <filepath>../../../../../Program Files/Keysight/M3102A BSP/R020206/bsp/ip/AnalogTrigger/AnalogTrigger.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020206/bsp/ip/AnalogTrigger/AnalogTrigger.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>AnalogTrigger</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_4</instanceName>
        <filepath>../../../../../Program Files/Keysight/M3102A BSP/R020206/bsp/ip/AnalogTrigger/AnalogTrigger.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020206/bsp/ip/AnalogTrigger/AnalogTrigger.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain1_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain2_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_3</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain3_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain3_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_4</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_4</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain4_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain4_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_Control_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_Control_3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_Control_3</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_3</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain3_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain3_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_Control_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_Control_4</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Channel_Control_4</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain4_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain4_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Trigger_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Trigger_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Trigger_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Trigger_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Trigger_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Trigger_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Trigger_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Trigger_3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Trigger_3</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_3</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Trigger_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Trigger_4</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Analog_Trigger_4</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Daq1</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Daq1</value>
          </attribute>
        </attributes>
        <entityName>Daq1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain1_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Daq2</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Daq2</value>
          </attribute>
        </attributes>
        <entityName>Daq2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain2_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Daq3</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Daq3</value>
          </attribute>
        </attributes>
        <entityName>Daq3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain3_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain3_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Daq4</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Daq4</value>
          </attribute>
        </attributes>
        <entityName>Daq4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain4_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain4_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq4</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>HostRegBank</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Register_Entity_1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_init_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_init_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_init_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_init_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>HostRegBank</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_1</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Trace Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Accumlate arbitrary number of arbitrary length waveform traces based on a trigger</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceAccum</value>
          </attribute>
        </attributes>
        <entityName>traceAccum</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample*dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>supersample-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>319</left>
                <right>0</right>
                <leftExpression>tsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>supersample-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>numAccum</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>csize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>20</left>
                <right>0</right>
                <leftExpression>msize</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accumCount</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>csize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>done</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>state</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>1</left>
                <right>0</right>
                <leftExpression>1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TraceAccum_1</instanceName>
        <filepath>Dsp/Trace/Rev1.0/traceAccum.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Trace/Rev1.0/traceAccum.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dsize</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>asize</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>msize</parameterId>
            <parameterValue>20</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>TraceAccum</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Trace Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Accumlate arbitrary number of arbitrary length waveform traces based on a trigger</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceAccum</value>
          </attribute>
        </attributes>
        <entityName>traceAccum</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample*dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>supersample-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>319</left>
                <right>0</right>
                <leftExpression>tsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>supersample-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>numAccum</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>csize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>20</left>
                <right>0</right>
                <leftExpression>msize</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accumCount</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>csize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>done</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>state</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>1</left>
                <right>0</right>
                <leftExpression>1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TraceAccum_2</instanceName>
        <filepath>Dsp/Trace/Rev1.0/traceAccum.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Trace/Rev1.0/traceAccum.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dsize</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>asize</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>msize</parameterId>
            <parameterValue>20</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>TraceAccum</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Trace Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Accumlate arbitrary number of arbitrary length waveform traces based on a trigger</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceAccum</value>
          </attribute>
        </attributes>
        <entityName>traceAccum</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample*dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>supersample-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>319</left>
                <right>0</right>
                <leftExpression>tsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>supersample-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>numAccum</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>csize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>20</left>
                <right>0</right>
                <leftExpression>msize</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accumCount</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>csize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>done</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>state</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>1</left>
                <right>0</right>
                <leftExpression>1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TraceAccum_3</instanceName>
        <filepath>Dsp/Trace/Rev1.0/traceAccum.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Trace/Rev1.0/traceAccum.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dsize</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>asize</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>msize</parameterId>
            <parameterValue>20</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>TraceAccum</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Trace Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Accumlate arbitrary number of arbitrary length waveform traces based on a trigger</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceAccum</value>
          </attribute>
        </attributes>
        <entityName>traceAccum</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample*dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>supersample-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>319</left>
                <right>0</right>
                <leftExpression>tsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>supersample-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sum_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>numAccum</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>csize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>20</left>
                <right>0</right>
                <leftExpression>msize</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accumCount</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>csize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>done</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>state</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>1</left>
                <right>0</right>
                <leftExpression>1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TraceAccum_4</instanceName>
        <filepath>Dsp/Trace/Rev1.0/traceAccum.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Trace/Rev1.0/traceAccum.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dsize</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>asize</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>msize</parameterId>
            <parameterValue>20</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>TraceAccum</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Verilog Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a Verilog file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceTrig</value>
          </attribute>
        </attributes>
        <entityName>TraceTrig</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rst_n</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>init</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_set</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>20</left>
                <right>0</right>
                <leftExpression>LEN_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_in</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>daq_trigger</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TraceTrig_1</instanceName>
        <filepath>../../../../../GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</filepath>
        <absoluteFilepath>C:/GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>LEN_WIDTH</parameterId>
            <parameterValue>21</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ACCUM_WIDTH</parameterId>
            <parameterValue>48</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>Verilog Files</library>
          <name>TraceTrig</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Verilog Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a Verilog file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceTrig</value>
          </attribute>
        </attributes>
        <entityName>TraceTrig</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rst_n</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>init</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_set</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>20</left>
                <right>0</right>
                <leftExpression>LEN_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_in</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>daq_trigger</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TraceTrig_2</instanceName>
        <filepath>../../../../../GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</filepath>
        <absoluteFilepath>C:/GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>LEN_WIDTH</parameterId>
            <parameterValue>21</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ACCUM_WIDTH</parameterId>
            <parameterValue>48</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>Verilog Files</library>
          <name>TraceTrig</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Verilog Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a Verilog file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceTrig</value>
          </attribute>
        </attributes>
        <entityName>TraceTrig</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rst_n</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>init</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_set</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>20</left>
                <right>0</right>
                <leftExpression>LEN_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_in</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>daq_trigger</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TraceTrig_3</instanceName>
        <filepath>../../../../../GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</filepath>
        <absoluteFilepath>C:/GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>LEN_WIDTH</parameterId>
            <parameterValue>21</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ACCUM_WIDTH</parameterId>
            <parameterValue>48</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>Verilog Files</library>
          <name>TraceTrig</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Verilog Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a Verilog file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TraceTrig</value>
          </attribute>
        </attributes>
        <entityName>TraceTrig</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>maxis_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>saxis_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rst_n</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>init</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num_set</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>accum_num</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>ACCUM_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>20</left>
                <right>0</right>
                <leftExpression>LEN_WIDTH-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_in</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>start</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>abort</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>daq_trigger</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>4</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TraceTrig_4</instanceName>
        <filepath>../../../../../GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</filepath>
        <absoluteFilepath>C:/GIT/PulseGenerator/QES_Pathwave/IP/TraceTrig/TraceTrig.v</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>LEN_WIDTH</parameterId>
            <parameterValue>21</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ACCUM_WIDTH</parameterId>
            <parameterValue>48</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>Verilog Files</library>
          <name>TraceTrig</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TriggerSelector</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>C_N_CHANNELS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_1</instanceName>
        <filepath>../../../../../Program Files/Keysight/M3102A BSP/R020206/bsp/ip/TriggerSelector/TriggerSelector.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020206/bsp/ip/TriggerSelector/TriggerSelector.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TriggerSelector</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>C_N_CHANNELS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_2</instanceName>
        <filepath>../../../../../Program Files/Keysight/M3102A BSP/R020206/bsp/ip/TriggerSelector/TriggerSelector.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020206/bsp/ip/TriggerSelector/TriggerSelector.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TriggerSelector</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>C_N_CHANNELS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_3</instanceName>
        <filepath>../../../../../Program Files/Keysight/M3102A BSP/R020206/bsp/ip/TriggerSelector/TriggerSelector.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020206/bsp/ip/TriggerSelector/TriggerSelector.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>TriggerSelector</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>C_N_CHANNELS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_4</instanceName>
        <filepath>../../../../../Program Files/Keysight/M3102A BSP/R020206/bsp/ip/TriggerSelector/TriggerSelector.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020206/bsp/ip/TriggerSelector/TriggerSelector.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Trigger_Output_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Trigger_Output_1</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Trigger_Output_1</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Trigger_Output_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Trigger_Output_2</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Trigger_Output_2</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Trigger_Output_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Trigger_Output_3</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Trigger_Output_3</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_3</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Trigger_Output_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Trigger_Output_4</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Trigger_Output_4</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Clock</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic/ConcatN</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Concatenates two input axi streams into one output axi stream. 
Output stream data size is the sum of the input stream data sizes.
This does not support reverse flow control (TREADY).
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>concat2_stream</value>
          </attribute>
        </attributes>
        <entityName>concat2_stream</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>din1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size1-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample*size2-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample*doutsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>concat2_stream_2</instanceName>
        <filepath>Basic/Concat/concat2_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Concat/concat2_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>size1</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>concat2_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic/ConcatN</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Concatenates two input axi streams into one output axi stream. 
Output stream data size is the sum of the input stream data sizes.
This does not support reverse flow control (TREADY).
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>concat2_stream</value>
          </attribute>
        </attributes>
        <entityName>concat2_stream</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>din1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size1-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample*size2-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample*doutsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>concat2_stream_4</instanceName>
        <filepath>Basic/Concat/concat2_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Concat/concat2_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>size1</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>concat2_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic/ConcatN</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Concatenates two input axi streams into one output axi stream. 
Output stream data size is the sum of the input stream data sizes.
This does not support reverse flow control (TREADY).
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>concat2_stream</value>
          </attribute>
        </attributes>
        <entityName>concat2_stream</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>din1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size1-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample*size2-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample*doutsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>concat2_stream_6</instanceName>
        <filepath>Basic/Concat/concat2_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Concat/concat2_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>size1</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>concat2_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic/ConcatN</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Concatenates two input axi streams into one output axi stream. 
Output stream data size is the sum of the input stream data sizes.
This does not support reverse flow control (TREADY).
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>concat2_stream</value>
          </attribute>
        </attributes>
        <entityName>concat2_stream</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>din1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size1-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample*size2-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample*doutsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>concat2_stream_8</instanceName>
        <filepath>Basic/Concat/concat2_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Concat/concat2_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>size1</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>concat2_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic/SliceN</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Slices an input axi stream into five output axi streams. 
Input stream data size is the sum of the output stream data sizes.
This does not support reverse flow control (TREADY)
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>slice5_stream</value>
          </attribute>
        </attributes>
        <entityName>slice5_stream</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>319</left>
                <right>0</right>
                <leftExpression>supersample*dinsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout1_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size1-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout1_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout2_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size2-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout2_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout3_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size3-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout3_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout4_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size4-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout4_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout5_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size5-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout5_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>slice5_stream_1</instanceName>
        <filepath>Basic/Slice/slice5_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Slice/slice5_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>size1</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size2</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size3</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size4</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size5</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>slice5_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic/SliceN</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Slices an input axi stream into five output axi streams. 
Input stream data size is the sum of the output stream data sizes.
This does not support reverse flow control (TREADY)
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>slice5_stream</value>
          </attribute>
        </attributes>
        <entityName>slice5_stream</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>319</left>
                <right>0</right>
                <leftExpression>supersample*dinsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout1_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size1-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout1_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout2_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size2-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout2_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout3_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size3-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout3_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout4_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size4-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout4_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout5_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size5-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout5_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>slice5_stream_2</instanceName>
        <filepath>Basic/Slice/slice5_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Slice/slice5_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>size1</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size2</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size3</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size4</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size5</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>slice5_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic/SliceN</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Slices an input axi stream into five output axi streams. 
Input stream data size is the sum of the output stream data sizes.
This does not support reverse flow control (TREADY)
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>slice5_stream</value>
          </attribute>
        </attributes>
        <entityName>slice5_stream</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>319</left>
                <right>0</right>
                <leftExpression>supersample*dinsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout1_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size1-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout1_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout2_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size2-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout2_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout3_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size3-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout3_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout4_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size4-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout4_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout5_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size5-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout5_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>slice5_stream_3</instanceName>
        <filepath>Basic/Slice/slice5_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Slice/slice5_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>size1</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size2</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size3</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size4</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size5</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>slice5_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic/SliceN</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Slices an input axi stream into five output axi streams. 
Input stream data size is the sum of the output stream data sizes.
This does not support reverse flow control (TREADY)
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>slice5_stream</value>
          </attribute>
        </attributes>
        <entityName>slice5_stream</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>319</left>
                <right>0</right>
                <leftExpression>supersample*dinsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout1_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size1-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout1_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout2_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size2-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout2_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout3_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size3-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout3_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout4_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size4-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout4_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout5_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>63</left>
                <right>0</right>
                <leftExpression>supersample*size5-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dout5_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>slice5_stream_4</instanceName>
        <filepath>Basic/Slice/slice5_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Slice/slice5_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>size1</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size2</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size3</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size4</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>size5</parameterId>
            <parameterValue>64</parameterValue>
          </parameter>
          <parameter>
            <parameterId>supersample</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>slice5_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
    </instances>
    <connections>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_1.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_1.#I#Ain1_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_1.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_1.#I#Ain1_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_2.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_2.#I#Ain2_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_2.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_2.#I#Ain2_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_3.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_3.#I#Ain3_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_3.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_3.#I#Ain3_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_4.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_4.#I#Ain4_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_4.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_4.#I#Ain4_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Daq1.#I#Daq1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>concat2_stream_2.#I#dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Daq2.#I#Daq2</name>
        </source>
        <target>
          <type>Interface</type>
          <name>concat2_stream_4.#I#dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Daq3.#I#Daq3</name>
        </source>
        <target>
          <type>Interface</type>
          <name>concat2_stream_6.#I#dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Daq4.#I#Daq4</name>
        </source>
        <target>
          <type>Interface</type>
          <name>concat2_stream_8.#I#dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>TraceAccum_1.#I#x</name>
        </source>
        <target>
          <type>Interface</type>
          <name>TraceTrig_1.#I#maxis</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>TraceAccum_2.#I#x</name>
        </source>
        <target>
          <type>Interface</type>
          <name>TraceTrig_2.#I#maxis</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>TraceAccum_3.#I#x</name>
        </source>
        <target>
          <type>Interface</type>
          <name>TraceTrig_3.#I#maxis</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>TraceAccum_4.#I#x</name>
        </source>
        <target>
          <type>Interface</type>
          <name>TraceTrig_4.#I#maxis</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>TraceTrig_1.#I#saxis</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_1.#I#Ain1_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>TraceTrig_2.#I#saxis</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_2.#I#Ain2_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>TraceTrig_3.#I#saxis</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_3.#I#Ain3_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>TraceTrig_4.#I#saxis</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_4.#I#Ain4_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>concat2_stream_2.#I#din1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>slice5_stream_1.#I#dout1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>concat2_stream_4.#I#din1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>slice5_stream_2.#I#dout1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>concat2_stream_6.#I#din1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>slice5_stream_3.#I#dout1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>concat2_stream_8.#I#din1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>slice5_stream_4.#I#dout1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>slice5_stream_1.#I#din</name>
        </source>
        <target>
          <type>Interface</type>
          <name>TraceAccum_1.#I#sum</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>slice5_stream_2.#I#din</name>
        </source>
        <target>
          <type>Interface</type>
          <name>TraceAccum_2.#I#sum</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>slice5_stream_3.#I#din</name>
        </source>
        <target>
          <type>Interface</type>
          <name>TraceAccum_3.#I#sum</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>slice5_stream_4.#I#din</name>
        </source>
        <target>
          <type>Interface</type>
          <name>TraceAccum_4.#I#sum</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_1.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_2.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_3.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_4.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_1.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_2.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_3.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_4.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_1.abort</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_1.abort</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_1.length</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_1.numAccum</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_num_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_1.start</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_1.start</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_2.abort</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_2.abort</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_2.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_2.length</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_2.numAccum</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_num_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_2.start</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_2.start</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_3.abort</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_3.abort</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_3.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_3.length</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_3.numAccum</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_num_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_3.start</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_3.start</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_4.abort</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_4.abort</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_4.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_4.length</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_4.numAccum</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_num_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceAccum_4.start</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_4.start</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_1.accum_num</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceAccum_1.accumCount</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_1.accum_num_set</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_num_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_1.init</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_init_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_1.length</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_1.rst_n</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_1.trigger_in</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_2.accum_num</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceAccum_2.accumCount</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_2.accum_num_set</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_num_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_2.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_2.init</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_init_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_2.length</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_2.rst_n</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_2.trigger_in</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_3.accum_num</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceAccum_3.accumCount</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_3.accum_num_set</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_num_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_3.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_3.init</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_init_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_3.length</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_3.rst_n</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_3.trigger_in</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_4.accum_num</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceAccum_4.accumCount</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_4.accum_num_set</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_num_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_4.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_4.init</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_init_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_4.length</name>
        </source>
        <target>
          <type>Port</type>
          <name>HostRegBank.accum_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_4.rst_n</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TraceTrig_4.trigger_in</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.triggerCh2</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.triggerCh3</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_1.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_1.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_1.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_1.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.triggerCh2</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.triggerCh3</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_2.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_2.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_2.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_2.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.triggerCh2</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.triggerCh3</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_3.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_3.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_3.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_3.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.triggerCh2</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.triggerCh3</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_4.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_4.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_4.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_4.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_1.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_1.daq_trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_2.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_2.daq_trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_3.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_3.daq_trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_4.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>TraceTrig_4.daq_trigger</name>
        </target>
      </connection>
    </connections>
  </fpgaBasic>

  <editor>
    <blockGraphicItems>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_1</name>
        <instanceName>AnalogTrigger_1</instanceName>
        <visualName>AnalogTrigger_1</visualName>
        <currentPosition>
          <x>275</x>
          <y>-410</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_1.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_1.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_2</name>
        <instanceName>AnalogTrigger_2</instanceName>
        <visualName>AnalogTrigger_2</visualName>
        <currentPosition>
          <x>270</x>
          <y>-155</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_2.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_2.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_3</name>
        <instanceName>AnalogTrigger_3</instanceName>
        <visualName>AnalogTrigger_3</visualName>
        <currentPosition>
          <x>270</x>
          <y>95</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_3.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_3.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_4</name>
        <instanceName>AnalogTrigger_4</instanceName>
        <visualName>AnalogTrigger_4</visualName>
        <currentPosition>
          <x>270</x>
          <y>345</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_4.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_4.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_1</name>
        <instanceName>Analog_Channel_1</instanceName>
        <visualName>Analog_Channel_1</visualName>
        <currentPosition>
          <x>-15</x>
          <y>-475</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_1.#I#Ain1_out</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_2</name>
        <instanceName>Analog_Channel_2</instanceName>
        <visualName>Analog_Channel_2</visualName>
        <currentPosition>
          <x>-15</x>
          <y>-205</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_2.#I#Ain2_out</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_3</name>
        <instanceName>Analog_Channel_3</instanceName>
        <visualName>Analog_Channel_3</visualName>
        <currentPosition>
          <x>-15</x>
          <y>35</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_3.#I#Ain3_out</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_4</name>
        <instanceName>Analog_Channel_4</instanceName>
        <visualName>Analog_Channel_4</visualName>
        <currentPosition>
          <x>-15</x>
          <y>290</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_4.#I#Ain4_out</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_1</name>
        <instanceName>Analog_Channel_Control_1</instanceName>
        <visualName>Analog_Channel_Control_1</visualName>
        <currentPosition>
          <x>-10</x>
          <y>-410</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_1.#I#Ain1_analog_trig</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_2</name>
        <instanceName>Analog_Channel_Control_2</instanceName>
        <visualName>Analog_Channel_Control_2</visualName>
        <currentPosition>
          <x>-15</x>
          <y>-150</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_2.#I#Ain2_analog_trig</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_3</name>
        <instanceName>Analog_Channel_Control_3</instanceName>
        <visualName>Analog_Channel_Control_3</visualName>
        <currentPosition>
          <x>-15</x>
          <y>95</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_3.#I#Ain3_analog_trig</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_4</name>
        <instanceName>Analog_Channel_Control_4</instanceName>
        <visualName>Analog_Channel_Control_4</visualName>
        <currentPosition>
          <x>-15</x>
          <y>345</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_4.#I#Ain4_analog_trig</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_1</name>
        <instanceName>Analog_Trigger_1</instanceName>
        <visualName>Analog_Trigger_1</visualName>
        <currentPosition>
          <x>1475</x>
          <y>-495</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_2</name>
        <instanceName>Analog_Trigger_2</instanceName>
        <visualName>Analog_Trigger_2</visualName>
        <currentPosition>
          <x>1470</x>
          <y>-235</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_3</name>
        <instanceName>Analog_Trigger_3</instanceName>
        <visualName>Analog_Trigger_3</visualName>
        <currentPosition>
          <x>1470</x>
          <y>20</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_4</name>
        <instanceName>Analog_Trigger_4</instanceName>
        <visualName>Analog_Trigger_4</visualName>
        <currentPosition>
          <x>1485</x>
          <y>275</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq1</name>
        <instanceName>Daq1</instanceName>
        <visualName>Daq1</visualName>
        <currentPosition>
          <x>1470</x>
          <y>-575</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq1.#I#Daq1</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq2</name>
        <instanceName>Daq2</instanceName>
        <visualName>Daq2</visualName>
        <currentPosition>
          <x>1465</x>
          <y>-325</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq2.#I#Daq2</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq3</name>
        <instanceName>Daq3</instanceName>
        <visualName>Daq3</visualName>
        <currentPosition>
          <x>1470</x>
          <y>-75</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq3.#I#Daq3</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq4</name>
        <instanceName>Daq4</instanceName>
        <visualName>Daq4</visualName>
        <currentPosition>
          <x>1470</x>
          <y>175</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq4.#I#Daq4</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_1</name>
        <instanceName>TriggerSelector_1</instanceName>
        <visualName>TriggerSelector_1</visualName>
        <currentPosition>
          <x>740</x>
          <y>-410</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_2</name>
        <instanceName>TriggerSelector_2</instanceName>
        <visualName>TriggerSelector_2</visualName>
        <currentPosition>
          <x>740</x>
          <y>-155</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_3</name>
        <instanceName>TriggerSelector_3</instanceName>
        <visualName>TriggerSelector_3</visualName>
        <currentPosition>
          <x>740</x>
          <y>95</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_4</name>
        <instanceName>TriggerSelector_4</instanceName>
        <visualName>TriggerSelector_4</visualName>
        <currentPosition>
          <x>740</x>
          <y>345</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_1</name>
        <instanceName>Trigger_Output_1</instanceName>
        <visualName>Trigger_Output_1</visualName>
        <currentPosition>
          <x>1475</x>
          <y>-415</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_2</name>
        <instanceName>Trigger_Output_2</instanceName>
        <visualName>Trigger_Output_2</visualName>
        <currentPosition>
          <x>1470</x>
          <y>-160</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_3</name>
        <instanceName>Trigger_Output_3</instanceName>
        <visualName>Trigger_Output_3</visualName>
        <currentPosition>
          <x>1470</x>
          <y>95</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_4</name>
        <instanceName>Trigger_Output_4</instanceName>
        <visualName>Trigger_Output_4</visualName>
        <currentPosition>
          <x>1485</x>
          <y>350</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_1</name>
        <instanceName>TraceAccum_1</instanceName>
        <visualName>TraceAccum_1</visualName>
        <currentPosition>
          <x>740</x>
          <y>-535</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_1.#I#x</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_1.#I#sum</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_10</name>
        <instanceName>slice5_stream_2</instanceName>
        <visualName>slice5_stream_2</visualName>
        <currentPosition>
          <x>930</x>
          <y>-300</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_10.#I#din</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_10.#I#dout1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_10.#I#dout2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_10.#I#dout3</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_10.#I#dout4</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_10.#I#dout5</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_11</name>
        <instanceName>TraceTrig_2</instanceName>
        <visualName>TraceTrig_2</visualName>
        <currentPosition>
          <x>270</x>
          <y>-255</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_11.#I#maxis</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_11.#I#saxis</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_13</name>
        <instanceName>concat2_stream_6</instanceName>
        <visualName>concat2_stream_6</visualName>
        <currentPosition>
          <x>1255</x>
          <y>-70</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_13.#I#din1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_13.#I#din2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_13.#I#dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_14</name>
        <instanceName>slice5_stream_3</instanceName>
        <visualName>slice5_stream_3</visualName>
        <currentPosition>
          <x>930</x>
          <y>-50</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_14.#I#din</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_14.#I#dout1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_14.#I#dout2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_14.#I#dout3</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_14.#I#dout4</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_14.#I#dout5</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_15</name>
        <instanceName>TraceAccum_3</instanceName>
        <visualName>TraceAccum_3</visualName>
        <currentPosition>
          <x>735</x>
          <y>-30</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_15.#I#x</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_15.#I#sum</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_16</name>
        <instanceName>TraceTrig_3</instanceName>
        <visualName>TraceTrig_3</visualName>
        <currentPosition>
          <x>270</x>
          <y>-5</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_16.#I#maxis</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_16.#I#saxis</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_18</name>
        <instanceName>concat2_stream_8</instanceName>
        <visualName>concat2_stream_8</visualName>
        <currentPosition>
          <x>1245</x>
          <y>180</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_18.#I#din1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_18.#I#din2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_18.#I#dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_19</name>
        <instanceName>slice5_stream_4</instanceName>
        <visualName>slice5_stream_4</visualName>
        <currentPosition>
          <x>920</x>
          <y>200</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_19.#I#din</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_19.#I#dout1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_19.#I#dout2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_19.#I#dout3</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_19.#I#dout4</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_19.#I#dout5</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_2</name>
        <instanceName>TraceTrig_1</instanceName>
        <visualName>TraceTrig_1</visualName>
        <currentPosition>
          <x>275</x>
          <y>-510</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_2.#I#maxis</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_2.#I#saxis</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_20</name>
        <instanceName>TraceAccum_4</instanceName>
        <visualName>TraceAccum_4</visualName>
        <currentPosition>
          <x>735</x>
          <y>220</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_20.#I#x</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_20.#I#sum</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_21</name>
        <instanceName>TraceTrig_4</instanceName>
        <visualName>TraceTrig_4</visualName>
        <currentPosition>
          <x>270</x>
          <y>245</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_21.#I#maxis</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_21.#I#saxis</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_22</name>
        <instanceName>HostRegBank</instanceName>
        <visualName>HostRegBank</visualName>
        <currentPosition>
          <x>-15</x>
          <y>-670</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_3</name>
        <instanceName>slice5_stream_1</instanceName>
        <visualName>slice5_stream_1</visualName>
        <currentPosition>
          <x>940</x>
          <y>-555</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_3.#I#din</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#dout1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#dout2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#dout3</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#dout4</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_3.#I#dout5</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_5</name>
        <instanceName>concat2_stream_2</instanceName>
        <visualName>concat2_stream_2</visualName>
        <currentPosition>
          <x>1275</x>
          <y>-570</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_5.#I#din1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_5.#I#din2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_5.#I#dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_7</name>
        <instanceName>TraceAccum_2</instanceName>
        <visualName>TraceAccum_2</visualName>
        <currentPosition>
          <x>740</x>
          <y>-280</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_7.#I#x</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_7.#I#sum</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_9</name>
        <instanceName>concat2_stream_4</instanceName>
        <visualName>concat2_stream_4</visualName>
        <currentPosition>
          <x>1265</x>
          <y>-320</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_9.#I#din1</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_9.#I#din2</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_9.#I#dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock</name>
        <instanceName>clock</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-15</x>
          <y>-250</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_1</name>
        <instanceName>clock_1</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-10</x>
          <y>-520</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_2</name>
        <instanceName>clock_2</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-15</x>
          <y>250</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_3</name>
        <instanceName>clock_3</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-15</x>
          <y>-5</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst</name>
        <instanceName>nRst</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-15</x>
          <y>-225</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_1</name>
        <instanceName>nRst_1</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-10</x>
          <y>-495</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_2</name>
        <instanceName>nRst_2</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-15</x>
          <y>270</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_3</name>
        <instanceName>nRst_3</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-15</x>
          <y>15</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
    </blockGraphicItems>
    <commentGraphicItems/>
  </editor>

  <ProjectVersion>
    <major>1</major>
    <minor>6</minor>
    <revision>5</revision>
  </ProjectVersion>

  <buildOptions>
    <buildType>Implementation</buildType>
    <synthStrategy>Vivado Synthesis Defaults</synthStrategy>
    <implStrategy>Vivado Implementation Defaults</implStrategy>
    <projectGenerationOnly>false</projectGenerationOnly>
    <launchVivadoGui>false</launchVivadoGui>
    <failOnTimingFailure>false</failOnTimingFailure>
    <issueFilter>
      <showErrors>true</showErrors>
      <showCriticalWarnings>true</showCriticalWarnings>
      <showWarnings>false</showWarnings>
      <showInfos>false</showInfos>
    </issueFilter>
  </buildOptions>

</PathWaveFpgaProject>
