# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ENGE220_simon_project.srcs/sources_1/imports/modules/lcd_ctrl.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/imports/modules/binary_to_BCD.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/imports/modules/lcd_string.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/imports/modules/scale_decoder.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/imports/modules/speakerselect.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/new/led_ctrl.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/new/button_ctrl.v" \
"//ceng/dblue23/Documents/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/LFSR.v" \
"//ceng/dblue23/Documents/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/PRNG.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/imports/modules/timer.v" \
"../../../../ENGE220_simon_project.srcs/sources_1/new/counter.v" \
"../../../../ENGE220_simon_project.srcs/sim_1/new/button_ctrl_tb.v" \
"../../../../ENGE220_simon_project.srcs/sim_1/new/debounce_tb.v" \
"../../../../ENGE220_simon_project.srcs/sim_1/new/counter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
