# //  ModelSim SE-64 10.1c Jul 27 2012 Linux 3.10.0-327.28.2.el7.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
cd /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC
# ** Error: (vish-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
cd /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC
# ** Error: (vish-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: (vish-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
vlog -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vlog-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: Verilog Compiler exiting
# /remote/Modelsim/10.1c/modeltech/linux_x86_64/vlog failed.
vcom -work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
# /remote/Modelsim/10.1c/modeltech/linux_x86_64/vcom failed.
# ** Error: (vish-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/instruction_mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
# ** Error: (vish-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Test Benches/tb_alu_controller.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Test Benches/tb_alu_shift_mult.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Test Benches/tb_controller.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Test Benches/tb_immediate.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Test Benches/tb_load.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Test Benches/tb_MIPS_Processor_Project_B.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Test Benches/tb_store.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
# ** Error: (vish-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/10_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/12_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/EX_MEM_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/ID_EX_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/IF_ID_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/MEM_WB_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
# ** Error: (vish-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_mult_shift.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/controller.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Immediate.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/instruction_mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/instruction_mem.vhdl
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Load.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/pc_plus_4.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/store.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_5_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_16_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_N_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_4.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_8.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_32.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/8_extender.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/16_extender.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_controller.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
# ** Error: VHDL Compiler exiting
# ** Error: (vish-42) Unsupported ModelSim library format for "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work". (Format: 4)
vlib work
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_mult_shift.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_mult_shift
# -- Compiling architecture structure of alu_mult_shift
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/controller.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture structure of controller
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Immediate.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity immediate
# -- Compiling architecture structure of immediate
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/instruction_mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/instruction_mem.vhdl
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Load.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load
# -- Compiling architecture structure of load
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(292): (vcom-1136) Unknown identifier "s_pc_current".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(293): (vcom-1136) Unknown identifier "s_new_PC_current".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(295): (vcom-1136) Unknown identifier "s_PC_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(300): (vcom-1136) Unknown identifier "s_PC_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(303): (vcom-1136) Unknown identifier "s_current_PC_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(308): (vcom-1136) Unknown identifier "s_current_PC_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(314): (vcom-1136) Unknown identifier "s_current_pc_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(314): (vcom-1436) Actual expression (slice name) of formal "address" is not globally static.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(321): near "is": expecting ';'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(341): near "=>": syntax error
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(344): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(349): (vcom-1484) Unknown formal identifier "out_control".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(387): near "out_immediate": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(390): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(394): near "branch_target": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(403): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(429): near "ID_EX_branch_logic": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(433): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(438): (vcom-1136) Unknown identifier "s_input_2_alu".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(449): near "sel_shift_v": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(460): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(464): Signal "EX_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(471): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(480): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(488): (vcom-1348) Prefix (signal "EX_MEM_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(492): (vcom-1136) Unknown identifier "s_mem_write".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(488): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(500): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(507): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(518): (vcom-1348) Prefix (signal "MEM_WB_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(518): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(525): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(437): (vcom-1152) Index value 10 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(462): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(463): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(469): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(470): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(498): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(499): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(505): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(506): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(545): VHDL Compiler exiting
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/pc_plus_4.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc_plus_4
# -- Compiling architecture structure of pc_plus_4
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/store.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity store
# -- Compiling architecture structure of store
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_5_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_5_bit
# -- Compiling architecture structure of mux_21_5_bit
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_16_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_16_bit
# -- Compiling architecture structure of mux_21_16_bit
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_21_N_bit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1
# -- Compiling architecture structure of mux_4_1
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_4.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1_4
# -- Compiling architecture behavioral of mux_4_1_4
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_8.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1_8
# -- Compiling architecture behavioral of mux_4_1_8
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/struct_mux_41_32.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1_32
# -- Compiling architecture behavioral of mux_4_1_32
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/8_extender.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender_8
# -- Compiling architecture dataflow of extender_8
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/16_extender.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender_16
# -- Compiling architecture dataflow of extender_16
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_controller.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_controller
# -- Compiling architecture structure of alu_controller
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/1_bit_alu/Eightto1Mux.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/1_bit_alu/OneBitALU.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/32_bit_ALU.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_32_bit
# -- Compiling architecture structure of ALU_32_bit
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/and2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/dataflow_ones.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complement_data
# -- Compiling architecture dataflow of ones_complement_data
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/Eightto1Mux.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/inv.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity inv
# -- Compiling architecture dataflow of inv
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/OneBitALU.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/or2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/overflow_detection.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity overflow_detection
# -- Compiling architecture structure of overflow_detection
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/2darray.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array2d
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/and2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/barrel_shift.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrel_shifter_32
# -- Compiling architecture structure of barrel_shifter_32
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/bit_reversal.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bit_reversal
# -- Compiling architecture structure of bit_reversal
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/struct_mux21_N.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/struct_mux_21.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Barrell_Shifter/tb_barrel_shifter_32.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_barrel_shift_32
# -- Compiling architecture behavior of tb_barrel_shift_32
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/tb_alu_32.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu_32
# -- Compiling architecture behavior of tb_alu_32
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/32_bit_alu/xor2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/Branch_Detect_Unit.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_detection_Unit
# -- Compiling architecture behavior of branch_detection_Unit
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/branch_logic.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_logic
# -- Compiling architecture structure of branch_logic
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/N_Bit_FullAdderStructural.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_Bit_FullAdderStructural
# -- Compiling architecture structure of N_Bit_FullAdderStructural
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/N_BitRegister.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_BitRegister
# -- Compiling architecture structure of N_BitRegister
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/PC_Register.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture structure of PC_Register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/Branch_Detect_Unit.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: (vcom-6) -- Waiting for lock by "jlt94@co2048-05.ece.iastate.edu, pid = 18050". Lockfile is "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work/_lock".
# ** Error: (vcom-7) Failed to open design unit file "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/Branch_Detect_Unit.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/branch_logic.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-7) Failed to open design unit file "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/branch_logic.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/N_Bit_FullAdderStructural.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-7) Failed to open design unit file "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/N_Bit_FullAdderStructural.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/N_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-7) Failed to open design unit file "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/N_BitRegister.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/PC_Register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-7) Failed to open design unit file "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/PC_Register.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/SixteenTo32Extender.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vcom-7) Failed to open design unit file "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/SixteenTo32Extender.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Branch Dectection/SixteenTo32Extender.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SixteenTo32Extender
# -- Compiling architecture structure of SixteenTo32Extender
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/and2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/array2d.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array2d
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/FullAdderStructural.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdderStructural
# -- Compiling architecture structure of FullAdderStructural
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/Mult_TB.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array2d
# -- Compiling entity Mult_TB
# -- Compiling architecture behavior of Mult_TB
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/Multiplier.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/and2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package array2d
# ** Warning: (vcom-6) -- Waiting for lock by "jlt94@co2048-05.ece.iastate.edu, pid = 18358". Lockfile is "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work/_lock".
# -- Compiling entity Multiplier
# -- Compiling architecture structure of Multiplier
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/array2d.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array2d
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/FullAdderStructural.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdderStructural
# -- Compiling architecture structure of FullAdderStructural
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/Mult_TB.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array2d
# -- Compiling entity Mult_TB
# -- Compiling architecture behavior of Mult_TB
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/Multiplier.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array2d
# -- Compiling entity Multiplier
# -- Compiling architecture structure of Multiplier
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/or2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/array_of_vectors_32_type.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: (vcom-6) -- Waiting for lock by "jlt94@co2048-05.ece.iastate.edu, pid = 18623". Lockfile is "/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/work/_lock".
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array_of_vectors_32_type
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/decoder_5_32.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5_32
# -- Compiling architecture Joe of decoder_5_32
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/dff.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dff
# -- Compiling architecture mixed of dff
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/mux_32_1.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array_of_vectors_32_type
# -- Compiling entity mux_32_1
# -- Compiling architecture dataflow of mux_32_1
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/n_bit_reg.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity n_bit_reg
# -- Compiling architecture structure of n_bit_reg
vcom -reportprogress 300 -work work {/home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/register file/register_file.vhd}
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array_of_vectors_32_type
# -- Compiling entity register_file
# -- Compiling architecture structural of register_file
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/xor2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/or2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/Multiplier/xor2.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/instruction_mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
vcom -reportprogress 30 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/mem.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(292): (vcom-1136) Unknown identifier "s_pc_current".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(293): (vcom-1136) Unknown identifier "s_new_PC_current".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(295): (vcom-1136) Unknown identifier "s_PC_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(300): (vcom-1136) Unknown identifier "s_PC_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(303): (vcom-1136) Unknown identifier "s_current_PC_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(308): (vcom-1136) Unknown identifier "s_current_PC_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(314): (vcom-1136) Unknown identifier "s_current_pc_value".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(314): (vcom-1436) Actual expression (slice name) of formal "address" is not globally static.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(321): near "is": expecting ';'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(341): near "=>": syntax error
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(344): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(349): (vcom-1484) Unknown formal identifier "out_control".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(387): near "out_immediate": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(390): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(394): near "branch_target": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(403): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(429): near "ID_EX_branch_logic": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(433): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(438): (vcom-1136) Unknown identifier "s_input_2_alu".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(449): near "sel_shift_v": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(460): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(464): Signal "EX_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(471): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(480): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(488): (vcom-1348) Prefix (signal "EX_MEM_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(488): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(500): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(507): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(518): (vcom-1348) Prefix (signal "MEM_WB_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(518): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(525): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(437): (vcom-1152) Index value 10 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(462): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(463): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(469): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(470): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(498): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(499): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(505): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(506): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(545): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(322): near "is": expecting ';'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(342): near "=>": syntax error
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(345): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(350): (vcom-1484) Unknown formal identifier "out_control".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(388): near "out_immediate": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(391): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(395): near "branch_target": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(404): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(430): near "ID_EX_branch_logic": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(434): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(439): (vcom-1136) Unknown identifier "s_input_2_alu".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(450): near "sel_shift_v": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(461): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(465): Signal "EX_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(472): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(481): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(489): (vcom-1348) Prefix (signal "EX_MEM_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(489): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(501): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(508): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(519): (vcom-1348) Prefix (signal "MEM_WB_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(519): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(526): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(438): (vcom-1152) Index value 10 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(463): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(464): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(470): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(471): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(499): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(500): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(506): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(507): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(546): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(372): near "out_immediate": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(375): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(379): near "branch_target": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(388): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(414): near "ID_EX_branch_logic": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(418): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(423): (vcom-1136) Unknown identifier "s_input_2_alu".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(434): near "sel_shift_v": expecting ',' or ')'
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(445): Statement cannot be labeled.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(449): Signal "EX_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(456): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(465): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(473): (vcom-1348) Prefix (signal "EX_MEM_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(473): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(485): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(492): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(503): (vcom-1348) Prefix (signal "MEM_WB_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(503): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(510): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(326): (vcom-1272) Length of formal "out_control" is 11; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(422): (vcom-1152) Index value 10 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(442): (vcom-1136) Unknown identifier "s_alu_c_out".
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(439): Signal "EX_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(449): Signal "EX_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(456): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(465): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(473): (vcom-1348) Prefix (signal "EX_MEM_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(473): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(485): Signal "EX_MEM_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(492): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(503): (vcom-1348) Prefix (signal "MEM_WB_alu_out") of slice name is not an array.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(503): Slice name is type (error); expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(510): Signal "MEM_WB_alu_out" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(326): (vcom-1272) Length of formal "out_control" is 11; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(422): (vcom-1152) Index value 10 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(431): (vcom-1167) Index value 9 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 1 downto 0.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(431): (vcom-1167) Index value 7 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 1 downto 0.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(432): (vcom-1152) Index value 6 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(433): (vcom-1152) Index value 5 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(434): (vcom-1152) Index value 2 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(436): (vcom-1152) Index value 4 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(437): (vcom-1152) Index value 3 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(441): Signal "s_alu_zero_out" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(326): (vcom-1272) Length of formal "out_control" is 11; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(422): (vcom-1152) Index value 10 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(431): (vcom-1167) Index value 9 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 1 downto 0.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(431): (vcom-1167) Index value 7 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 1 downto 0.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(432): (vcom-1152) Index value 6 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(433): (vcom-1152) Index value 5 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(434): (vcom-1152) Index value 2 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(436): (vcom-1152) Index value 4 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(437): (vcom-1152) Index value 3 is out of index range 1 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 2.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/10_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_10_bit
# -- Compiling architecture structure of register_10_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/10_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_10_bit
# -- Compiling architecture structure of register_10_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/12_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_12_bit
# -- Compiling architecture structure of register_12_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/EX_MEM_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EX_MEM_register
# -- Compiling architecture structure of EX_MEM_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/ID_EX_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_EX_register
# -- Compiling architecture structure of ID_EX_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/IF_ID_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/MEM_WB_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MEM_WB_register
# -- Compiling architecture structure of MEM_WB_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/10_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_10_bit
# -- Compiling architecture structure of register_10_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/12_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_12_bit
# -- Compiling architecture structure of register_12_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/EX_MEM_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EX_MEM_register
# -- Compiling architecture structure of EX_MEM_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/ID_EX_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_EX_register
# -- Compiling architecture structure of ID_EX_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/IF_ID_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/MEM_WB_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MEM_WB_register
# -- Compiling architecture structure of MEM_WB_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/controller.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture structure of controller
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/alu_controller.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_controller
# -- Compiling architecture structure of alu_controller
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/10_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_10_bit
# -- Compiling architecture structure of register_10_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/MEM_WB_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MEM_WB_register
# -- Compiling architecture structure of MEM_WB_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/IF_ID_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IF_ID_register
# -- Compiling architecture structure of IF_ID_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/ID_EX_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_EX_register
# -- Compiling architecture structure of ID_EX_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/EX_MEM_register.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EX_MEM_register
# -- Compiling architecture structure of EX_MEM_register
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Registers/12_BitRegister.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_12_bit
# -- Compiling architecture structure of register_12_bit
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(399): (vcom-1272) Length of formal "ID_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(400): (vcom-1272) Length of formal "ID_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(408): (vcom-1272) Length of formal "ID_EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(409): (vcom-1272) Length of formal "ID_EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(447): (vcom-1272) Length of formal "EX_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(448): (vcom-1272) Length of formal "EX_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(454): (vcom-1272) Length of formal "EX_MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(455): (vcom-1272) Length of formal "EX_MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(483): (vcom-1272) Length of formal "MEM_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(484): (vcom-1272) Length of formal "MEM_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(490): (vcom-1272) Length of formal "MEM_WB_controller" is 11; length of actual is 13.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(491): (vcom-1272) Length of formal "MEM_WB_alu_controller" is 13; length of actual is 11.
# ** Error: /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd(530): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/jlt94/cpre381/ProjectC/ProjectC/ProjectC/Processor/MIPS_Processor_Project_C.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_Processor_Project_C
# -- Compiling architecture structure of MIPS_Processor_Project_C
