# Reading D:/qq/modelsim-altera/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do au_filter_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/qq/modelsim-altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {au_filter_8_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:40 on May 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." au_filter_8_1200mv_85c_slow.vo 
# -- Compiling module au_filter
# 
# Top level modules:
# 	au_filter
# End time: 14:03:41 on May 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/../sim {D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/../sim/iir_serial_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:41 on May 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/../sim" D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/../sim/iir_serial_tb.v 
# -- Compiling module iir_serial_tb
# 
# Top level modules:
# 	iir_serial_tb
# End time: 14:03:42 on May 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  iir_serial_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" iir_serial_tb 
# Start time: 14:03:42 on May 29,2022
# Loading work.iir_serial_tb
# ** Error: (vsim-3033) D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/../sim/iir_serial_tb.v(45): Instantiation of 'FirIP' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /iir_serial_tb File: D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/../sim/iir_serial_tb.v
#         Searched libraries:
#             D:/qq/modelsim-altera/modelsim_ase/altera/verilog/altera
#             D:/qq/modelsim-altera/modelsim_ase/altera/verilog/cycloneive
#             D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/simulation/modelsim/gate_work
#             D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/simulation/modelsim/gate_work
# ** Error: (vsim-3033) D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/../sim/iir_serial_tb.v(55): Instantiation of 'equalizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /iir_serial_tb File: D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/../sim/iir_serial_tb.v
#         Searched libraries:
#             D:/qq/modelsim-altera/modelsim_ase/altera/verilog/altera
#             D:/qq/modelsim-altera/modelsim_ase/altera/verilog/cycloneive
#             D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/simulation/modelsim/gate_work
#             D:/qq/fpga_learning/li/fpga/6.0++/au_filter/prj/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./au_filter_run_msim_gate_verilog.do PAUSED at line 12
# End time: 14:03:53 on May 29,2022, Elapsed time: 0:00:11
# Errors: 2, Warnings: 0
