// Seed: 3528121602
module module_0;
  tri0 id_1;
  assign id_1 = 1 < 1 * -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd98
) (
    input tri1 id_0[-1  ?  1 : -1 : -1]
);
  wire _id_2;
  ;
  reg [-1 : id_2] id_3;
  logic [1 : 1] id_4, id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial id_3 <= id_4;
  logic id_6;
  logic id_7;
  id_8 :
  assert property (@(id_8) -1'b0) $unsigned(5);
  ;
  wire [1 : -1] id_9;
  localparam id_10 = 1;
  parameter id_11 = id_10;
  assign id_9 = id_0;
  logic id_12;
  ;
  localparam id_13 = id_11;
  always_comb do id_4 = id_5; while (~"");
endmodule
