/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module abcde_flat(JPT_DBM2PCSTSET_P, JPT_PCST_DR_0, JPT_PCST_DR_1, JPT_PCST_DR_2, JPT_PCST_DR_3, JPT_PCST_DR_4, JPT_PCST_DR_5, JPT_PCST_DR_6, JPT_PCST_DR_7, JPT_PCST_DR_8, JPT_PCST_DR_9, JPT_PCST_DR_10, JPT_PCST_DR_11, JPT_TPC_DR_1, JPT_TPC_DR_2, JPT_TPC_DR_3, JPT_TPC_DR_4, JPT_TPC_DR_5, JPT_TPC_DR_6, JPT_TPC_DR_7, JPT_TPC_DR_8
, JPT_HALT_M_R_C_0, JPT_HALT_M_R_C_1, JPT_HALT_M_R_C_2, CLK, TMODE, RESET_D1_R_N, CFG_EJTMLOG2_0, CFG_EJTMLOG2_1, CFG_EJTBIT0M16, EJT_DREN_R, CFG_INSTM16EN, CP0_JCTRLDM_I_R, CP0_JCTRLDM_M_R, EJC_ECRPCAS_R, EJC_DCRTM_R, EJC_PCTRON_R, CP0_JPINDJ_E_R, CP0_JPTYPE_M_R_0, CP0_JPTYPE_M_R_1, CP0_JXCPN_M_R, CP0_JTRIG_M_R
, CP0_XCPN_M, CP0_XCPNVEC_M_0, CP0_XCPNVEC_M_1, CP0_XCPNVEC_M_2, CP0_IVATGT_I_R_1, CP0_IVATGT_I_R_2, CP0_IVATGT_I_R_3, CP0_IVATGT_I_R_4, CP0_IVATGT_I_R_5, CP0_IVATGT_I_R_6, CP0_IVATGT_I_R_7, CP0_IVATGT_I_R_8, CP0_IVATGT_I_R_9, CP0_IVATGT_I_R_10, CP0_IVATGT_I_R_11, CP0_IVATGT_I_R_12, CP0_IVATGT_I_R_13, CP0_IVATGT_I_R_14, CP0_IVATGT_I_R_15, CP0_IVATGT_I_R_16, CP0_IVATGT_I_R_17
, CP0_IVATGT_I_R_18, CP0_IVATGT_I_R_19, CP0_IVATGT_I_R_20, CP0_IVATGT_I_R_21, CP0_IVATGT_I_R_22, CP0_IVATGT_I_R_23, CP0_IVATGT_I_R_24, CP0_IVATGT_I_R_25, CP0_IVATGT_I_R_26, CP0_IVATGT_I_R_27, CP0_IVATGT_I_R_28, CP0_IVATGT_I_R_29, CP0_IVATGT_I_R_30, CP0_IVATGT_I_R_31, CP0_IVATGT_S_R_1, CP0_IVATGT_S_R_2, CP0_IVATGT_S_R_3, CP0_IVATGT_S_R_4, CP0_IVATGT_S_R_5, CP0_IVATGT_S_R_6, CP0_IVATGT_S_R_7
, CP0_IVATGT_S_R_8, CP0_IVATGT_S_R_9, CP0_IVATGT_S_R_10, CP0_IVATGT_S_R_11, CP0_IVATGT_S_R_12, CP0_IVATGT_S_R_13, CP0_IVATGT_S_R_14, CP0_IVATGT_S_R_15, CP0_IVATGT_S_R_16, CP0_IVATGT_S_R_17, CP0_IVATGT_S_R_18, CP0_IVATGT_S_R_19, CP0_IVATGT_S_R_20, CP0_IVATGT_S_R_21, CP0_IVATGT_S_R_22, CP0_IVATGT_S_R_23, CP0_IVATGT_S_R_24, CP0_IVATGT_S_R_25, CP0_IVATGT_S_R_26, CP0_IVATGT_S_R_27, CP0_IVATGT_S_R_28
, CP0_IVATGT_S_R_29, CP0_IVATGT_S_R_30, CP0_IVATGT_S_R_31, MMU_IASTGT_I_R_0, MMU_IASTGT_I_R_1, MMU_IASTGT_I_R_2, MMU_IASTGT_I_R_3, MMU_IASTGT_I_R_4, MMU_IASTGT_I_R_5, MMU_IASTGT_I_R_6, MMU_IASTGT_I_R_7, MMU_IASTGT_S_R_0, MMU_IASTGT_S_R_1, MMU_IASTGT_S_R_2, MMU_IASTGT_S_R_3, MMU_IASTGT_S_R_4, MMU_IASTGT_S_R_5, MMU_IASTGT_S_R_6, MMU_IASTGT_S_R_7, CP0_INSTM32_I_R_N, CP0_INSTM32_S_R_N
, CLMI_JPTHOLD);
  output JPT_DBM2PCSTSET_P;
  wire JPT_DBM2PCSTSET_P;
  output JPT_PCST_DR_0;
  wire JPT_PCST_DR_0;
  output JPT_PCST_DR_1;
  wire JPT_PCST_DR_1;
  output JPT_PCST_DR_2;
  wire JPT_PCST_DR_2;
  output JPT_PCST_DR_3;
  wire JPT_PCST_DR_3;
  output JPT_PCST_DR_4;
  wire JPT_PCST_DR_4;
  output JPT_PCST_DR_5;
  wire JPT_PCST_DR_5;
  output JPT_PCST_DR_6;
  wire JPT_PCST_DR_6;
  output JPT_PCST_DR_7;
  wire JPT_PCST_DR_7;
  output JPT_PCST_DR_8;
  wire JPT_PCST_DR_8;
  output JPT_PCST_DR_9;
  wire JPT_PCST_DR_9;
  output JPT_PCST_DR_10;
  wire JPT_PCST_DR_10;
  output JPT_PCST_DR_11;
  wire JPT_PCST_DR_11;
  output JPT_TPC_DR_1;
  wire JPT_TPC_DR_1;
  output JPT_TPC_DR_2;
  wire JPT_TPC_DR_2;
  output JPT_TPC_DR_3;
  wire JPT_TPC_DR_3;
  output JPT_TPC_DR_4;
  wire JPT_TPC_DR_4;
  output JPT_TPC_DR_5;
  wire JPT_TPC_DR_5;
  output JPT_TPC_DR_6;
  wire JPT_TPC_DR_6;
  output JPT_TPC_DR_7;
  wire JPT_TPC_DR_7;
  output JPT_TPC_DR_8;
  wire JPT_TPC_DR_8;
  output JPT_HALT_M_R_C_0;
  wire JPT_HALT_M_R_C_0;
  output JPT_HALT_M_R_C_1;
  wire JPT_HALT_M_R_C_1;
  output JPT_HALT_M_R_C_2;
  wire JPT_HALT_M_R_C_2;
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input CFG_EJTMLOG2_0;
  wire CFG_EJTMLOG2_0;
  input CFG_EJTMLOG2_1;
  wire CFG_EJTMLOG2_1;
  input CFG_EJTBIT0M16;
  wire CFG_EJTBIT0M16;
  input EJT_DREN_R;
  wire EJT_DREN_R;
  input CFG_INSTM16EN;
  wire CFG_INSTM16EN;
  input CP0_JCTRLDM_I_R;
  wire CP0_JCTRLDM_I_R;
  input CP0_JCTRLDM_M_R;
  wire CP0_JCTRLDM_M_R;
  input EJC_ECRPCAS_R;
  wire EJC_ECRPCAS_R;
  input EJC_DCRTM_R;
  wire EJC_DCRTM_R;
  input EJC_PCTRON_R;
  wire EJC_PCTRON_R;
  input CP0_JPINDJ_E_R;
  wire CP0_JPINDJ_E_R;
  input CP0_JPTYPE_M_R_0;
  wire CP0_JPTYPE_M_R_0;
  input CP0_JPTYPE_M_R_1;
  wire CP0_JPTYPE_M_R_1;
  input CP0_JXCPN_M_R;
  wire CP0_JXCPN_M_R;
  input CP0_JTRIG_M_R;
  wire CP0_JTRIG_M_R;
  input CP0_XCPN_M;
  wire CP0_XCPN_M;
  input CP0_XCPNVEC_M_0;
  wire CP0_XCPNVEC_M_0;
  input CP0_XCPNVEC_M_1;
  wire CP0_XCPNVEC_M_1;
  input CP0_XCPNVEC_M_2;
  wire CP0_XCPNVEC_M_2;
  input CP0_IVATGT_I_R_1;
  wire CP0_IVATGT_I_R_1;
  input CP0_IVATGT_I_R_2;
  wire CP0_IVATGT_I_R_2;
  input CP0_IVATGT_I_R_3;
  wire CP0_IVATGT_I_R_3;
  input CP0_IVATGT_I_R_4;
  wire CP0_IVATGT_I_R_4;
  input CP0_IVATGT_I_R_5;
  wire CP0_IVATGT_I_R_5;
  input CP0_IVATGT_I_R_6;
  wire CP0_IVATGT_I_R_6;
  input CP0_IVATGT_I_R_7;
  wire CP0_IVATGT_I_R_7;
  input CP0_IVATGT_I_R_8;
  wire CP0_IVATGT_I_R_8;
  input CP0_IVATGT_I_R_9;
  wire CP0_IVATGT_I_R_9;
  input CP0_IVATGT_I_R_10;
  wire CP0_IVATGT_I_R_10;
  input CP0_IVATGT_I_R_11;
  wire CP0_IVATGT_I_R_11;
  input CP0_IVATGT_I_R_12;
  wire CP0_IVATGT_I_R_12;
  input CP0_IVATGT_I_R_13;
  wire CP0_IVATGT_I_R_13;
  input CP0_IVATGT_I_R_14;
  wire CP0_IVATGT_I_R_14;
  input CP0_IVATGT_I_R_15;
  wire CP0_IVATGT_I_R_15;
  input CP0_IVATGT_I_R_16;
  wire CP0_IVATGT_I_R_16;
  input CP0_IVATGT_I_R_17;
  wire CP0_IVATGT_I_R_17;
  input CP0_IVATGT_I_R_18;
  wire CP0_IVATGT_I_R_18;
  input CP0_IVATGT_I_R_19;
  wire CP0_IVATGT_I_R_19;
  input CP0_IVATGT_I_R_20;
  wire CP0_IVATGT_I_R_20;
  input CP0_IVATGT_I_R_21;
  wire CP0_IVATGT_I_R_21;
  input CP0_IVATGT_I_R_22;
  wire CP0_IVATGT_I_R_22;
  input CP0_IVATGT_I_R_23;
  wire CP0_IVATGT_I_R_23;
  input CP0_IVATGT_I_R_24;
  wire CP0_IVATGT_I_R_24;
  input CP0_IVATGT_I_R_25;
  wire CP0_IVATGT_I_R_25;
  input CP0_IVATGT_I_R_26;
  wire CP0_IVATGT_I_R_26;
  input CP0_IVATGT_I_R_27;
  wire CP0_IVATGT_I_R_27;
  input CP0_IVATGT_I_R_28;
  wire CP0_IVATGT_I_R_28;
  input CP0_IVATGT_I_R_29;
  wire CP0_IVATGT_I_R_29;
  input CP0_IVATGT_I_R_30;
  wire CP0_IVATGT_I_R_30;
  input CP0_IVATGT_I_R_31;
  wire CP0_IVATGT_I_R_31;
  input CP0_IVATGT_S_R_1;
  wire CP0_IVATGT_S_R_1;
  input CP0_IVATGT_S_R_2;
  wire CP0_IVATGT_S_R_2;
  input CP0_IVATGT_S_R_3;
  wire CP0_IVATGT_S_R_3;
  input CP0_IVATGT_S_R_4;
  wire CP0_IVATGT_S_R_4;
  input CP0_IVATGT_S_R_5;
  wire CP0_IVATGT_S_R_5;
  input CP0_IVATGT_S_R_6;
  wire CP0_IVATGT_S_R_6;
  input CP0_IVATGT_S_R_7;
  wire CP0_IVATGT_S_R_7;
  input CP0_IVATGT_S_R_8;
  wire CP0_IVATGT_S_R_8;
  input CP0_IVATGT_S_R_9;
  wire CP0_IVATGT_S_R_9;
  input CP0_IVATGT_S_R_10;
  wire CP0_IVATGT_S_R_10;
  input CP0_IVATGT_S_R_11;
  wire CP0_IVATGT_S_R_11;
  input CP0_IVATGT_S_R_12;
  wire CP0_IVATGT_S_R_12;
  input CP0_IVATGT_S_R_13;
  wire CP0_IVATGT_S_R_13;
  input CP0_IVATGT_S_R_14;
  wire CP0_IVATGT_S_R_14;
  input CP0_IVATGT_S_R_15;
  wire CP0_IVATGT_S_R_15;
  input CP0_IVATGT_S_R_16;
  wire CP0_IVATGT_S_R_16;
  input CP0_IVATGT_S_R_17;
  wire CP0_IVATGT_S_R_17;
  input CP0_IVATGT_S_R_18;
  wire CP0_IVATGT_S_R_18;
  input CP0_IVATGT_S_R_19;
  wire CP0_IVATGT_S_R_19;
  input CP0_IVATGT_S_R_20;
  wire CP0_IVATGT_S_R_20;
  input CP0_IVATGT_S_R_21;
  wire CP0_IVATGT_S_R_21;
  input CP0_IVATGT_S_R_22;
  wire CP0_IVATGT_S_R_22;
  input CP0_IVATGT_S_R_23;
  wire CP0_IVATGT_S_R_23;
  input CP0_IVATGT_S_R_24;
  wire CP0_IVATGT_S_R_24;
  input CP0_IVATGT_S_R_25;
  wire CP0_IVATGT_S_R_25;
  input CP0_IVATGT_S_R_26;
  wire CP0_IVATGT_S_R_26;
  input CP0_IVATGT_S_R_27;
  wire CP0_IVATGT_S_R_27;
  input CP0_IVATGT_S_R_28;
  wire CP0_IVATGT_S_R_28;
  input CP0_IVATGT_S_R_29;
  wire CP0_IVATGT_S_R_29;
  input CP0_IVATGT_S_R_30;
  wire CP0_IVATGT_S_R_30;
  input CP0_IVATGT_S_R_31;
  wire CP0_IVATGT_S_R_31;
  input MMU_IASTGT_I_R_0;
  wire MMU_IASTGT_I_R_0;
  input MMU_IASTGT_I_R_1;
  wire MMU_IASTGT_I_R_1;
  input MMU_IASTGT_I_R_2;
  wire MMU_IASTGT_I_R_2;
  input MMU_IASTGT_I_R_3;
  wire MMU_IASTGT_I_R_3;
  input MMU_IASTGT_I_R_4;
  wire MMU_IASTGT_I_R_4;
  input MMU_IASTGT_I_R_5;
  wire MMU_IASTGT_I_R_5;
  input MMU_IASTGT_I_R_6;
  wire MMU_IASTGT_I_R_6;
  input MMU_IASTGT_I_R_7;
  wire MMU_IASTGT_I_R_7;
  input MMU_IASTGT_S_R_0;
  wire MMU_IASTGT_S_R_0;
  input MMU_IASTGT_S_R_1;
  wire MMU_IASTGT_S_R_1;
  input MMU_IASTGT_S_R_2;
  wire MMU_IASTGT_S_R_2;
  input MMU_IASTGT_S_R_3;
  wire MMU_IASTGT_S_R_3;
  input MMU_IASTGT_S_R_4;
  wire MMU_IASTGT_S_R_4;
  input MMU_IASTGT_S_R_5;
  wire MMU_IASTGT_S_R_5;
  input MMU_IASTGT_S_R_6;
  wire MMU_IASTGT_S_R_6;
  input MMU_IASTGT_S_R_7;
  wire MMU_IASTGT_S_R_7;
  input CP0_INSTM32_I_R_N;
  wire CP0_INSTM32_I_R_N;
  input CP0_INSTM32_S_R_N;
  wire CP0_INSTM32_S_R_N;
  input CLMI_JPTHOLD;
  wire CLMI_JPTHOLD;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  wire _432_;
  wire _433_;
  wire _434_;
  wire _435_;
  wire _436_;
  wire _437_;
  wire _438_;
  wire _439_;
  wire _440_;
  wire _441_;
  wire _442_;
  wire _443_;
  wire _444_;
  wire _445_;
  wire _446_;
  wire _447_;
  wire _448_;
  wire _449_;
  wire _450_;
  wire _451_;
  wire _452_;
  wire _453_;
  wire DBM2PCST_P;
  reg DBM2PCST_R;
  wire HaltPCEnIfHold_M_P;
  wire HaltPCEnIfXH00_M_P;
  wire HaltPC_M_P;
  wire HaltXVEnIfHold_M_P;
  wire HaltXVEnIfXH00_M_P;
  wire HaltXV_M_P;
  wire JPT_HALT_M_P;
  reg JPT_HALT_M_R;
  wire JPT_PCST_D1_R_0;
  wire JPT_PCST_D1_R_1;
  wire JPT_PCST_D1_R_2;
  wire JPT_PCST_D2_R_0;
  wire JPT_PCST_D2_R_1;
  wire JPT_PCST_D2_R_2;
  wire JPT_PCST_P_0;
  wire JPT_PCST_P_1;
  wire JPT_PCST_P_2;
  wire JPT_PCST_R_0;
  wire JPT_PCST_R_1;
  wire JPT_PCST_R_2;
  wire JPT_TPC_P_1;
  wire JPT_TPC_P_2;
  wire JPT_TPC_P_3;
  wire JPT_TPC_P_4;
  wire JPT_TPC_P_5;
  wire JPT_TPC_P_6;
  wire JPT_TPC_P_7;
  wire JPT_TPC_P_8;
  wire JPTypeIsIndJ_M;
  reg JXCPN_M_D1_R;
  wire JXCPN_W_P;
  reg JXCPN_W_R;
  wire MCycGo;
  wire PCCountIfHold_P_0;
  wire PCCountIfHold_P_1;
  wire PCCountIfHold_P_2;
  wire PCCountIfHold_P_3;
  wire PCCountIfHold_P_4;
  wire PCCountIfHold_P_5;
  wire PCCountIfLoad_P_0;
  wire PCCountIfLoad_P_1;
  wire PCCountIfLoad_P_2;
  wire PCCountIfLoad_P_3;
  wire PCCountIfLoad_P_4;
  wire PCCountIfLoad_P_5;
  wire PCCountIfNotH_P_0;
  wire PCCountIfNotH_P_1;
  wire PCCountIfNotH_P_2;
  wire PCCountIfNotH_P_3;
  wire PCCountIfNotH_P_4;
  wire PCCountIfNotH_P_5;
  wire PCCountIfShft_P_0;
  wire PCCountIfShft_P_1;
  wire PCCountIfShft_P_2;
  wire PCCountIfShft_P_3;
  wire PCCountIfShft_P_4;
  wire PCCountIfShft_P_5;
  wire PCCountIfXH00_P_0;
  wire PCCountIfXH00_P_1;
  wire PCCountIfXH00_P_2;
  wire PCCountIfXH00_P_3;
  wire PCCountIfXH00_P_4;
  wire PCCountIfXH00_P_5;
  wire PCCountIfXH10_P_0;
  wire PCCountIfXH10_P_1;
  wire PCCountIfXH10_P_2;
  wire PCCountIfXH10_P_3;
  wire PCCountIfXH10_P_4;
  wire PCCountIfXH10_P_5;
  wire PCCountMinusM_0;
  wire PCCountMinusM_1;
  wire PCCountMinusM_2;
  wire PCCountMinusM_3;
  wire PCCountMinusM_4;
  wire PCCountMinusM_5;
  wire PCCount_P_0;
  wire PCCount_P_1;
  wire PCCount_P_2;
  wire PCCount_P_3;
  wire PCCount_P_4;
  wire PCCount_P_5;
  wire PCCount_R_0;
  wire PCCount_R_1;
  wire PCCount_R_2;
  wire PCCount_R_3;
  wire PCCount_R_4;
  wire PCCount_R_5;
  wire PCInProg;
  wire PCSTIfHold_P_0;
  wire PCSTIfHold_P_1;
  wire PCSTIfHold_P_2;
  wire PCSTIfXH00_P_0;
  wire PCSTIfXH00_P_1;
  wire PCSTIfXH00_P_2;
  wire PCSTIfXH10_P_0;
  wire PCSTIfXH10_P_1;
  wire PCSTIfXH10_P_2;
  wire PCShRegIfHold_P_0;
  wire PCShRegIfHold_P_1;
  wire PCShRegIfHold_P_10;
  wire PCShRegIfHold_P_11;
  wire PCShRegIfHold_P_12;
  wire PCShRegIfHold_P_13;
  wire PCShRegIfHold_P_14;
  wire PCShRegIfHold_P_15;
  wire PCShRegIfHold_P_16;
  wire PCShRegIfHold_P_17;
  wire PCShRegIfHold_P_18;
  wire PCShRegIfHold_P_19;
  wire PCShRegIfHold_P_2;
  wire PCShRegIfHold_P_20;
  wire PCShRegIfHold_P_21;
  wire PCShRegIfHold_P_22;
  wire PCShRegIfHold_P_23;
  wire PCShRegIfHold_P_24;
  wire PCShRegIfHold_P_25;
  wire PCShRegIfHold_P_26;
  wire PCShRegIfHold_P_27;
  wire PCShRegIfHold_P_28;
  wire PCShRegIfHold_P_29;
  wire PCShRegIfHold_P_3;
  wire PCShRegIfHold_P_30;
  wire PCShRegIfHold_P_31;
  wire PCShRegIfHold_P_32;
  wire PCShRegIfHold_P_33;
  wire PCShRegIfHold_P_34;
  wire PCShRegIfHold_P_35;
  wire PCShRegIfHold_P_36;
  wire PCShRegIfHold_P_37;
  wire PCShRegIfHold_P_38;
  wire PCShRegIfHold_P_39;
  wire PCShRegIfHold_P_4;
  wire PCShRegIfHold_P_5;
  wire PCShRegIfHold_P_6;
  wire PCShRegIfHold_P_7;
  wire PCShRegIfHold_P_8;
  wire PCShRegIfHold_P_9;
  wire PCShRegIfLoad_P_0;
  wire PCShRegIfLoad_P_1;
  wire PCShRegIfLoad_P_10;
  wire PCShRegIfLoad_P_11;
  wire PCShRegIfLoad_P_12;
  wire PCShRegIfLoad_P_13;
  wire PCShRegIfLoad_P_14;
  wire PCShRegIfLoad_P_15;
  wire PCShRegIfLoad_P_16;
  wire PCShRegIfLoad_P_17;
  wire PCShRegIfLoad_P_18;
  wire PCShRegIfLoad_P_19;
  wire PCShRegIfLoad_P_2;
  wire PCShRegIfLoad_P_20;
  wire PCShRegIfLoad_P_21;
  wire PCShRegIfLoad_P_22;
  wire PCShRegIfLoad_P_23;
  wire PCShRegIfLoad_P_24;
  wire PCShRegIfLoad_P_25;
  wire PCShRegIfLoad_P_26;
  wire PCShRegIfLoad_P_27;
  wire PCShRegIfLoad_P_28;
  wire PCShRegIfLoad_P_29;
  wire PCShRegIfLoad_P_3;
  wire PCShRegIfLoad_P_30;
  wire PCShRegIfLoad_P_31;
  wire PCShRegIfLoad_P_32;
  wire PCShRegIfLoad_P_33;
  wire PCShRegIfLoad_P_34;
  wire PCShRegIfLoad_P_35;
  wire PCShRegIfLoad_P_36;
  wire PCShRegIfLoad_P_37;
  wire PCShRegIfLoad_P_38;
  wire PCShRegIfLoad_P_39;
  wire PCShRegIfLoad_P_4;
  wire PCShRegIfLoad_P_5;
  wire PCShRegIfLoad_P_6;
  wire PCShRegIfLoad_P_7;
  wire PCShRegIfLoad_P_8;
  wire PCShRegIfLoad_P_9;
  wire PCShRegIfNotH_P_0;
  wire PCShRegIfNotH_P_1;
  wire PCShRegIfNotH_P_10;
  wire PCShRegIfNotH_P_11;
  wire PCShRegIfNotH_P_12;
  wire PCShRegIfNotH_P_13;
  wire PCShRegIfNotH_P_14;
  wire PCShRegIfNotH_P_15;
  wire PCShRegIfNotH_P_16;
  wire PCShRegIfNotH_P_17;
  wire PCShRegIfNotH_P_18;
  wire PCShRegIfNotH_P_19;
  wire PCShRegIfNotH_P_2;
  wire PCShRegIfNotH_P_20;
  wire PCShRegIfNotH_P_21;
  wire PCShRegIfNotH_P_22;
  wire PCShRegIfNotH_P_23;
  wire PCShRegIfNotH_P_24;
  wire PCShRegIfNotH_P_25;
  wire PCShRegIfNotH_P_26;
  wire PCShRegIfNotH_P_27;
  wire PCShRegIfNotH_P_28;
  wire PCShRegIfNotH_P_29;
  wire PCShRegIfNotH_P_3;
  wire PCShRegIfNotH_P_30;
  wire PCShRegIfNotH_P_31;
  wire PCShRegIfNotH_P_32;
  wire PCShRegIfNotH_P_33;
  wire PCShRegIfNotH_P_34;
  wire PCShRegIfNotH_P_35;
  wire PCShRegIfNotH_P_36;
  wire PCShRegIfNotH_P_37;
  wire PCShRegIfNotH_P_38;
  wire PCShRegIfNotH_P_39;
  wire PCShRegIfNotH_P_4;
  wire PCShRegIfNotH_P_5;
  wire PCShRegIfNotH_P_6;
  wire PCShRegIfNotH_P_7;
  wire PCShRegIfNotH_P_8;
  wire PCShRegIfNotH_P_9;
  wire PCShRegIfShft_P_0;
  wire PCShRegIfShft_P_1;
  wire PCShRegIfShft_P_10;
  wire PCShRegIfShft_P_11;
  wire PCShRegIfShft_P_12;
  wire PCShRegIfShft_P_13;
  wire PCShRegIfShft_P_14;
  wire PCShRegIfShft_P_15;
  wire PCShRegIfShft_P_16;
  wire PCShRegIfShft_P_17;
  wire PCShRegIfShft_P_18;
  wire PCShRegIfShft_P_19;
  wire PCShRegIfShft_P_2;
  wire PCShRegIfShft_P_20;
  wire PCShRegIfShft_P_21;
  wire PCShRegIfShft_P_22;
  wire PCShRegIfShft_P_23;
  wire PCShRegIfShft_P_24;
  wire PCShRegIfShft_P_25;
  wire PCShRegIfShft_P_26;
  wire PCShRegIfShft_P_27;
  wire PCShRegIfShft_P_28;
  wire PCShRegIfShft_P_29;
  wire PCShRegIfShft_P_3;
  wire PCShRegIfShft_P_30;
  wire PCShRegIfShft_P_31;
  wire PCShRegIfShft_P_32;
  wire PCShRegIfShft_P_33;
  wire PCShRegIfShft_P_34;
  wire PCShRegIfShft_P_35;
  wire PCShRegIfShft_P_36;
  wire PCShRegIfShft_P_37;
  wire PCShRegIfShft_P_38;
  wire PCShRegIfShft_P_39;
  wire PCShRegIfShft_P_4;
  wire PCShRegIfShft_P_5;
  wire PCShRegIfShft_P_6;
  wire PCShRegIfShft_P_7;
  wire PCShRegIfShft_P_8;
  wire PCShRegIfShft_P_9;
  wire PCShRegIfXH00_P_0;
  wire PCShRegIfXH00_P_1;
  wire PCShRegIfXH00_P_10;
  wire PCShRegIfXH00_P_11;
  wire PCShRegIfXH00_P_12;
  wire PCShRegIfXH00_P_13;
  wire PCShRegIfXH00_P_14;
  wire PCShRegIfXH00_P_15;
  wire PCShRegIfXH00_P_16;
  wire PCShRegIfXH00_P_17;
  wire PCShRegIfXH00_P_18;
  wire PCShRegIfXH00_P_19;
  wire PCShRegIfXH00_P_2;
  wire PCShRegIfXH00_P_20;
  wire PCShRegIfXH00_P_21;
  wire PCShRegIfXH00_P_22;
  wire PCShRegIfXH00_P_23;
  wire PCShRegIfXH00_P_24;
  wire PCShRegIfXH00_P_25;
  wire PCShRegIfXH00_P_26;
  wire PCShRegIfXH00_P_27;
  wire PCShRegIfXH00_P_28;
  wire PCShRegIfXH00_P_29;
  wire PCShRegIfXH00_P_3;
  wire PCShRegIfXH00_P_30;
  wire PCShRegIfXH00_P_31;
  wire PCShRegIfXH00_P_32;
  wire PCShRegIfXH00_P_33;
  wire PCShRegIfXH00_P_34;
  wire PCShRegIfXH00_P_35;
  wire PCShRegIfXH00_P_36;
  wire PCShRegIfXH00_P_37;
  wire PCShRegIfXH00_P_38;
  wire PCShRegIfXH00_P_39;
  wire PCShRegIfXH00_P_4;
  wire PCShRegIfXH00_P_5;
  wire PCShRegIfXH00_P_6;
  wire PCShRegIfXH00_P_7;
  wire PCShRegIfXH00_P_8;
  wire PCShRegIfXH00_P_9;
  wire PCShRegIfXH10_P_0;
  wire PCShRegIfXH10_P_1;
  wire PCShRegIfXH10_P_10;
  wire PCShRegIfXH10_P_11;
  wire PCShRegIfXH10_P_12;
  wire PCShRegIfXH10_P_13;
  wire PCShRegIfXH10_P_14;
  wire PCShRegIfXH10_P_15;
  wire PCShRegIfXH10_P_16;
  wire PCShRegIfXH10_P_17;
  wire PCShRegIfXH10_P_18;
  wire PCShRegIfXH10_P_19;
  wire PCShRegIfXH10_P_2;
  wire PCShRegIfXH10_P_20;
  wire PCShRegIfXH10_P_21;
  wire PCShRegIfXH10_P_22;
  wire PCShRegIfXH10_P_23;
  wire PCShRegIfXH10_P_24;
  wire PCShRegIfXH10_P_25;
  wire PCShRegIfXH10_P_26;
  wire PCShRegIfXH10_P_27;
  wire PCShRegIfXH10_P_28;
  wire PCShRegIfXH10_P_29;
  wire PCShRegIfXH10_P_3;
  wire PCShRegIfXH10_P_30;
  wire PCShRegIfXH10_P_31;
  wire PCShRegIfXH10_P_32;
  wire PCShRegIfXH10_P_33;
  wire PCShRegIfXH10_P_34;
  wire PCShRegIfXH10_P_35;
  wire PCShRegIfXH10_P_36;
  wire PCShRegIfXH10_P_37;
  wire PCShRegIfXH10_P_38;
  wire PCShRegIfXH10_P_39;
  wire PCShRegIfXH10_P_4;
  wire PCShRegIfXH10_P_5;
  wire PCShRegIfXH10_P_6;
  wire PCShRegIfXH10_P_7;
  wire PCShRegIfXH10_P_8;
  wire PCShRegIfXH10_P_9;
  wire PCShRegLoad;
  wire PCShRegLoadIfMGo;
  wire PCShRegShftIfHold;
  wire PCShRegShftIfXH00;
  wire PCShRegShftIfXH10;
  wire PCShReg_P_0;
  wire PCShReg_P_1;
  wire PCShReg_P_10;
  wire PCShReg_P_11;
  wire PCShReg_P_12;
  wire PCShReg_P_13;
  wire PCShReg_P_14;
  wire PCShReg_P_15;
  wire PCShReg_P_16;
  wire PCShReg_P_17;
  wire PCShReg_P_18;
  wire PCShReg_P_19;
  wire PCShReg_P_2;
  wire PCShReg_P_20;
  wire PCShReg_P_21;
  wire PCShReg_P_22;
  wire PCShReg_P_23;
  wire PCShReg_P_24;
  wire PCShReg_P_25;
  wire PCShReg_P_26;
  wire PCShReg_P_27;
  wire PCShReg_P_28;
  wire PCShReg_P_29;
  wire PCShReg_P_3;
  wire PCShReg_P_30;
  wire PCShReg_P_31;
  wire PCShReg_P_32;
  wire PCShReg_P_33;
  wire PCShReg_P_34;
  wire PCShReg_P_35;
  wire PCShReg_P_36;
  wire PCShReg_P_37;
  wire PCShReg_P_38;
  wire PCShReg_P_39;
  wire PCShReg_P_4;
  wire PCShReg_P_5;
  wire PCShReg_P_6;
  wire PCShReg_P_7;
  wire PCShReg_P_8;
  wire PCShReg_P_9;
  wire PCShReg_R_0;
  wire PCShReg_R_1;
  wire PCShReg_R_10;
  wire PCShReg_R_11;
  wire PCShReg_R_12;
  wire PCShReg_R_13;
  wire PCShReg_R_14;
  wire PCShReg_R_15;
  wire PCShReg_R_16;
  wire PCShReg_R_17;
  wire PCShReg_R_18;
  wire PCShReg_R_19;
  wire PCShReg_R_2;
  wire PCShReg_R_20;
  wire PCShReg_R_21;
  wire PCShReg_R_22;
  wire PCShReg_R_23;
  wire PCShReg_R_24;
  wire PCShReg_R_25;
  wire PCShReg_R_26;
  wire PCShReg_R_27;
  wire PCShReg_R_28;
  wire PCShReg_R_29;
  wire PCShReg_R_3;
  wire PCShReg_R_30;
  wire PCShReg_R_31;
  wire PCShReg_R_32;
  wire PCShReg_R_33;
  wire PCShReg_R_34;
  wire PCShReg_R_35;
  wire PCShReg_R_36;
  wire PCShReg_R_37;
  wire PCShReg_R_38;
  wire PCShReg_R_39;
  wire PCShReg_R_4;
  wire PCShReg_R_5;
  wire PCShReg_R_6;
  wire PCShReg_R_7;
  wire PCShReg_R_8;
  wire PCShReg_R_9;
  wire PCUseRnotP_P;
  reg PCUseRnotP_R;
  wire PCbusyIfXH00_M_P;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire TrigPendIfHold_P;
  wire TrigPendIfXH00_P;
  wire TrigPendIfXH10_P;
  wire TrigPend_P;
  reg TrigPend_R;
  wire XCPN_W1_P;
  reg XCPN_W1_R;
  wire XCPN_W_P;
  reg XCPN_W_R;
  wire XVCountIfLoad_P_0;
  wire XVCountIfLoad_P_1;
  wire XVCountIfShft_P_0;
  wire XVCountIfShft_P_1;
  wire XVCount_P_0;
  wire XVCount_P_1;
  wire XVCount_R_0;
  wire XVCount_R_1;
  wire XVInProg;
  wire XVShRegIfShft_P_0;
  wire XVShRegIfShft_P_1;
  wire XVShRegIfShft_P_2;
  wire XVShRegLoad;
  wire XVShRegLoadIfXH10;
  wire XVShRegShft;
  wire XVShReg_P_0;
  wire XVShReg_P_1;
  wire XVShReg_P_2;
  wire XVShReg_R_0;
  wire XVShReg_R_1;
  wire XVShReg_R_2;
  wire XVUseRnotP_P;
  reg XVUseRnotP_R;
  wire XVbusyIfHold_M_P;
  wire XVbusyIfXH00_M_P;
  wire XVbusyIfXH10_M_P;
  wire XcpnPossible_M_P;
  wire myRHOLD;
  assign HaltPCEnIfXH00_M_P = EJC_DCRTM_R & CP0_JPINDJ_E_R;
  assign _089_ = EJC_DCRTM_R & _114_;
  assign _090_ = HaltPCEnIfXH00_M_P & PCbusyIfXH00_M_P;
  assign _091_ = CP0_JXCPN_M_R & PCInProg;
  assign _092_ = HaltPCEnIfHold_M_P & PCInProg;
  assign HaltXVEnIfXH00_M_P = EJC_DCRTM_R & XcpnPossible_M_P;
  assign _093_ = EJC_DCRTM_R & XcpnPossible_M_P;
  assign _094_ = HaltXVEnIfXH00_M_P & XVbusyIfXH00_M_P;
  assign _095_ = CP0_JXCPN_M_R & XVbusyIfXH10_M_P;
  assign _096_ = HaltXVEnIfHold_M_P & XVbusyIfHold_M_P;
  assign _097_ = _116_ & _117_;
  assign XcpnPossible_M_P = _097_ & _118_;
  assign JPT_HALT_M_P = _143_ & EJC_PCTRON_R;
  assign PCShRegLoad = PCShRegLoadIfMGo & MCycGo;
  assign _098_ = CP0_JCTRLDM_I_R & _121_;
  assign JPT_DBM2PCSTSET_P = _098_ & _122_;
  assign _099_ = DBM2PCST_R & CP0_JCTRLDM_M_R;
  assign MCycGo = _123_ & _124_;
  assign _100_ = EJC_PCTRON_R & _125_;
  assign _101_ = _100_ & _126_;
  assign XVShRegLoadIfXH10 = _101_ & _145_;
  assign _102_ = XVShRegLoadIfXH10 & CP0_XCPN_M;
  assign XVShRegLoad = _102_ & _129_;
  assign XVShRegShft = EJT_DREN_R & XVInProg;
  assign _103_ = EJC_PCTRON_R & _130_;
  assign _104_ = _103_ & _131_;
  assign _105_ = EJC_PCTRON_R & _132_;
  assign _106_ = _105_ & _146_;
  assign _107_ = EJT_DREN_R & PCInProg;
  assign _108_ = _107_ & _135_;
  assign PCShRegShftIfXH10 = _108_ & _136_;
  assign _109_ = EJT_DREN_R & PCInProg;
  assign PCShRegShftIfXH00 = _109_ & _137_;
  assign _110_ = EJT_DREN_R & PCInProg;
  assign PCShRegShftIfHold = _110_ & _138_;
  assign _111_ = EJT_DREN_R & _139_;
  assign _112_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h1;
  assign _113_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h2;
  assign _114_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h2;
  assign _115_ = ~ CP0_JXCPN_M_R;
  assign _116_ = ~ CP0_XCPN_M;
  assign _117_ = ~ XCPN_W_R;
  assign _118_ = ~ XCPN_W1_R;
  assign _119_ = ~ EJT_DREN_R;
  assign _120_ = ~ EJT_DREN_R;
  assign _121_ = ~ JXCPN_M_D1_R;
  assign _122_ = ~ JPT_HALT_M_R;
  assign _123_ = ~ myRHOLD;
  assign _124_ = ~ CP0_XCPN_M;
  assign _125_ = ~ CP0_JXCPN_M_R;
  assign _126_ = ~ CP0_JCTRLDM_M_R;
  assign _127_ = ~ EJC_DCRTM_R;
  assign _128_ = ~ XVInProg;
  assign _129_ = ~ myRHOLD;
  assign _130_ = ~ CP0_JCTRLDM_M_R;
  assign _131_ = ~ PCInProg;
  assign _132_ = ~ CP0_JCTRLDM_M_R;
  assign _133_ = ~ PCInProg;
  assign _134_ = ~ EJC_DCRTM_R;
  assign _135_ = ~ XVInProg;
  assign _136_ = ~ XVShRegLoadIfXH10;
  assign _137_ = ~ XVInProg;
  assign _138_ = ~ XVInProg;
  assign _139_ = ~ XVInProg;
  assign _140_ = PCInProg | _112_;
  assign PCbusyIfXH00_M_P = _140_ | _113_;
  assign _141_ = CP0_JXCPN_M_R | JXCPN_W_R;
  assign HaltPCEnIfHold_M_P = _141_ | _089_;
  assign XVbusyIfXH10_M_P = XVInProg | _115_;
  assign _142_ = CP0_JXCPN_M_R | JXCPN_W_R;
  assign HaltXVEnIfHold_M_P = _142_ | _093_;
  assign _143_ = HaltPC_M_P | HaltXV_M_P;
  assign _144_ = _119_ | XVInProg;
  assign DBM2PCST_P = _099_ | JPT_DBM2PCSTSET_P;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign myRHOLD = CLMI_JPTHOLD | JPT_HALT_M_R;
  assign _145_ = _127_ | _128_;
  assign _146_ = _133_ | _134_;
  always @(posedge CLK)
    JPT_HALT_M_R <= _001_;
  reg [11:0] _533_;
  always @(posedge CLK)
    _533_ <= { _011_, _010_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _012_, _009_, _008_ };
  assign { JPT_PCST_DR_11, JPT_PCST_DR_10, JPT_PCST_DR_9, JPT_PCST_DR_8, JPT_PCST_DR_7, JPT_PCST_DR_6, JPT_PCST_DR_5, JPT_PCST_DR_4, JPT_PCST_DR_3, JPT_PCST_DR_2, JPT_PCST_DR_1, JPT_PCST_DR_0 } = _533_;
  reg [7:0] _534_;
  always @(posedge CLK)
    _534_ <= { _030_, _029_, _028_, _027_, _026_, _025_, _024_, _023_ };
  assign { JPT_TPC_DR_8, JPT_TPC_DR_7, JPT_TPC_DR_6, JPT_TPC_DR_5, JPT_TPC_DR_4, JPT_TPC_DR_3, JPT_TPC_DR_2, JPT_TPC_DR_1 } = _534_;
  reg [2:0] _535_;
  always @(posedge CLK)
    _535_ <= { _022_, _021_, _020_ };
  assign { JPT_PCST_R_2, JPT_PCST_R_1, JPT_PCST_R_0 } = _535_;
  reg [2:0] _536_;
  always @(posedge CLK)
    _536_ <= { _004_, _003_, _002_ };
  assign { JPT_PCST_D1_R_2, JPT_PCST_D1_R_1, JPT_PCST_D1_R_0 } = _536_;
  reg [2:0] _537_;
  always @(posedge CLK)
    _537_ <= { _007_, _006_, _005_ };
  assign { JPT_PCST_D2_R_2, JPT_PCST_D2_R_1, JPT_PCST_D2_R_0 } = _537_;
  always @(posedge CLK)
    DBM2PCST_R <= _000_;
  always @(posedge CLK)
    JXCPN_M_D1_R <= _031_;
  reg [1:0] _540_;
  always @(posedge CLK)
    _540_ <= { _084_, _083_ };
  assign { XVCount_R_1, XVCount_R_0 } = _540_;
  reg [5:0] _541_;
  always @(posedge CLK)
    _541_ <= { _038_, _037_, _036_, _035_, _034_, _033_ };
  assign { PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 } = _541_;
  reg [2:0] _542_;
  always @(posedge CLK)
    _542_ <= { _087_, _086_, _085_ };
  assign { XVShReg_R_2, XVShReg_R_1, XVShReg_R_0 } = _542_;
  reg [39:0] _543_;
  always @(posedge CLK)
    _543_ <= { _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _052_, _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_, _042_, _041_, _078_, _077_, _076_, _075_, _074_, _073_, _062_, _051_, _040_, _039_ };
  assign { PCShReg_R_39, PCShReg_R_38, PCShReg_R_37, PCShReg_R_36, PCShReg_R_35, PCShReg_R_34, PCShReg_R_33, PCShReg_R_32, PCShReg_R_31, PCShReg_R_30, PCShReg_R_29, PCShReg_R_28, PCShReg_R_27, PCShReg_R_26, PCShReg_R_25, PCShReg_R_24, PCShReg_R_23, PCShReg_R_22, PCShReg_R_21, PCShReg_R_20, PCShReg_R_19, PCShReg_R_18, PCShReg_R_17, PCShReg_R_16, PCShReg_R_15, PCShReg_R_14, PCShReg_R_13, PCShReg_R_12, PCShReg_R_11, PCShReg_R_10, PCShReg_R_9, PCShReg_R_8, PCShReg_R_7, PCShReg_R_6, PCShReg_R_5, PCShReg_R_4, PCShReg_R_3, PCShReg_R_2, PCShReg_R_1, PCShReg_R_0 } = _543_;
  always @(posedge CLK)
    JXCPN_W_R <= _032_;
  always @(posedge CLK)
    TrigPend_R <= _080_;
  always @(posedge CLK)
    XCPN_W_R <= _082_;
  always @(posedge CLK)
    XCPN_W1_R <= _081_;
  always @(posedge CLK)
    XVUseRnotP_R <= _088_;
  always @(posedge CLK)
    PCUseRnotP_R <= _079_;
  always @(posedge CLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign _081_ = RESET_D2_R_N ? XCPN_W1_P : 1'h0;
  assign _082_ = RESET_D2_R_N ? XCPN_W_P : 1'h0;
  assign _079_ = RESET_D2_R_N ? PCUseRnotP_P : 1'h0;
  assign _088_ = RESET_D2_R_N ? XVUseRnotP_P : 1'h0;
  assign _080_ = RESET_D2_R_N ? TrigPend_P : 1'h0;
  assign _032_ = RESET_D2_R_N ? JXCPN_W_P : 1'h0;
  assign { _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _052_, _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_, _042_, _041_, _078_, _077_, _076_, _075_, _074_, _073_, _062_, _051_, _040_, _039_ } = RESET_D2_R_N ? { PCShReg_P_39, PCShReg_P_38, PCShReg_P_37, PCShReg_P_36, PCShReg_P_35, PCShReg_P_34, PCShReg_P_33, PCShReg_P_32, PCShReg_P_31, PCShReg_P_30, PCShReg_P_29, PCShReg_P_28, PCShReg_P_27, PCShReg_P_26, PCShReg_P_25, PCShReg_P_24, PCShReg_P_23, PCShReg_P_22, PCShReg_P_21, PCShReg_P_20, PCShReg_P_19, PCShReg_P_18, PCShReg_P_17, PCShReg_P_16, PCShReg_P_15, PCShReg_P_14, PCShReg_P_13, PCShReg_P_12, PCShReg_P_11, PCShReg_P_10, PCShReg_P_9, PCShReg_P_8, PCShReg_P_7, PCShReg_P_6, PCShReg_P_5, PCShReg_P_4, PCShReg_P_3, PCShReg_P_2, PCShReg_P_1, PCShReg_P_0 } : 40'h0000000000;
  assign { _087_, _086_, _085_ } = RESET_D2_R_N ? { XVShReg_P_2, XVShReg_P_1, XVShReg_P_0 } : 3'h0;
  assign { _038_, _037_, _036_, _035_, _034_, _033_ } = RESET_D2_R_N ? { PCCount_P_5, PCCount_P_4, PCCount_P_3, PCCount_P_2, PCCount_P_1, PCCount_P_0 } : 6'h00;
  assign { _084_, _083_ } = RESET_D2_R_N ? { XVCount_P_1, XVCount_P_0 } : 2'h0;
  assign _031_ = RESET_D2_R_N ? CP0_JXCPN_M_R : 1'h0;
  assign _000_ = RESET_D2_R_N ? DBM2PCST_P : 1'h0;
  assign { _007_, _006_, _005_ } = RESET_D2_R_N ? { JPT_PCST_D1_R_2, JPT_PCST_D1_R_1, JPT_PCST_D1_R_0 } : 3'h0;
  assign { _004_, _003_, _002_ } = RESET_D2_R_N ? { JPT_PCST_R_2, JPT_PCST_R_1, JPT_PCST_R_0 } : 3'h0;
  assign { _022_, _021_, _020_ } = RESET_D2_R_N ? { JPT_PCST_P_2, JPT_PCST_P_1, JPT_PCST_P_0 } : 3'h0;
  assign _001_ = RESET_D2_R_N ? JPT_HALT_M_P : 1'h0;
  assign { _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_ } = EJT_DREN_R ? { JPT_TPC_P_8, JPT_TPC_P_7, JPT_TPC_P_6, JPT_TPC_P_5, JPT_TPC_P_4, JPT_TPC_P_3, JPT_TPC_P_2, JPT_TPC_P_1 } : { JPT_TPC_DR_8, JPT_TPC_DR_7, JPT_TPC_DR_6, JPT_TPC_DR_5, JPT_TPC_DR_4, JPT_TPC_DR_3, JPT_TPC_DR_2, JPT_TPC_DR_1 };
  assign { _030_, _029_, _028_, _027_, _026_, _025_, _024_, _023_ } = RESET_D2_R_N ? { _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_ } : 8'h00;
  assign { _158_, _157_, _166_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _156_, _155_ } = EJT_DREN_R ? { JPT_PCST_D2_R_2, JPT_PCST_D2_R_1, JPT_PCST_D2_R_0, JPT_PCST_D1_R_2, JPT_PCST_D1_R_1, JPT_PCST_D1_R_0, JPT_PCST_R_2, JPT_PCST_R_1, JPT_PCST_R_0, JPT_PCST_P_2, JPT_PCST_P_1, JPT_PCST_P_0 } : { JPT_PCST_DR_11, JPT_PCST_DR_10, JPT_PCST_DR_9, JPT_PCST_DR_8, JPT_PCST_DR_7, JPT_PCST_DR_6, JPT_PCST_DR_5, JPT_PCST_DR_4, JPT_PCST_DR_3, JPT_PCST_DR_2, JPT_PCST_DR_1, JPT_PCST_DR_0 };
  assign { _011_, _010_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _012_, _009_, _008_ } = RESET_D2_R_N ? { _158_, _157_, _166_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _156_, _155_ } : 12'h000;
  function [0:0] _571_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _571_ = b[0:0];
      3'b?1?:
        _571_ = b[1:1];
      3'b1??:
        _571_ = b[2:2];
      default:
        _571_ = a;
    endcase
  endfunction
  assign TrigPend_P = _571_(1'hx, { TrigPendIfXH00_P, TrigPendIfXH10_P, TrigPendIfHold_P }, { _168_, _167_, myRHOLD });
  assign _167_ = { CP0_XCPN_M, myRHOLD } == 2'h2;
  assign _168_ = ! { CP0_XCPN_M, myRHOLD };
  function [2:0] _574_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _574_ = b[2:0];
      3'b?1?:
        _574_ = b[5:3];
      3'b1??:
        _574_ = b[8:6];
      default:
        _574_ = a;
    endcase
  endfunction
  assign { JPT_PCST_P_2, JPT_PCST_P_1, JPT_PCST_P_0 } = _574_(3'hx, { PCSTIfXH00_P_2, PCSTIfXH00_P_1, PCSTIfXH00_P_0, PCSTIfXH10_P_2, PCSTIfXH10_P_1, PCSTIfXH10_P_0, PCSTIfHold_P_2, PCSTIfHold_P_1, PCSTIfHold_P_0 }, { _170_, _169_, myRHOLD });
  assign _169_ = { CP0_XCPN_M, myRHOLD } == 2'h2;
  assign _170_ = ! { CP0_XCPN_M, myRHOLD };
  function [0:0] _577_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _577_ = b[0:0];
      3'b?1?:
        _577_ = b[1:1];
      3'b1??:
        _577_ = b[2:2];
      default:
        _577_ = a;
    endcase
  endfunction
  assign TrigPendIfHold_P = _577_(1'hx, 3'h0, { DBM2PCST_P, _172_, _171_ });
  assign _171_ = { DBM2PCST_P, TrigPend_R } == 2'h1;
  assign _172_ = ! { DBM2PCST_P, TrigPend_R };
  function [2:0] _580_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _580_ = b[2:0];
      3'b?1?:
        _580_ = b[5:3];
      3'b1??:
        _580_ = b[8:6];
      default:
        _580_ = a;
    endcase
  endfunction
  assign { PCSTIfHold_P_2, PCSTIfHold_P_1, PCSTIfHold_P_0 } = _580_(3'hx, 9'h03a, { DBM2PCST_P, _174_, _173_ });
  assign _173_ = { DBM2PCST_P, TrigPend_R } == 2'h1;
  assign _174_ = ! { DBM2PCST_P, TrigPend_R };
  function [0:0] _583_;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _583_ = b[0:0];
      7'b?????1?:
        _583_ = b[1:1];
      7'b????1??:
        _583_ = b[2:2];
      7'b???1???:
        _583_ = b[3:3];
      7'b??1????:
        _583_ = b[4:4];
      7'b?1?????:
        _583_ = b[5:5];
      7'b1??????:
        _583_ = b[6:6];
      default:
        _583_ = a;
    endcase
  endfunction
  assign TrigPendIfXH10_P = _583_(1'hx, 7'h03, { DBM2PCST_P, _180_, _179_, _178_, _177_, _176_, _175_ });
  assign _175_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R } == 3'h1;
  assign _176_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R, CP0_JTRIG_M_R } == 4'h1;
  assign _177_ = ! { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R, CP0_JTRIG_M_R };
  assign _178_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R } == 3'h3;
  assign _179_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R, CP0_JTRIG_M_R } == 4'h5;
  assign _180_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R, CP0_JTRIG_M_R } == 4'h4;
  function [2:0] _590_;
    input [2:0] a;
    input [20:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _590_ = b[2:0];
      7'b?????1?:
        _590_ = b[5:3];
      7'b????1??:
        _590_ = b[8:6];
      7'b???1???:
        _590_ = b[11:9];
      7'b??1????:
        _590_ = b[14:12];
      7'b?1?????:
        _590_ = b[17:15];
      7'b1??????:
        _590_ = b[20:18];
      default:
        _590_ = a;
    endcase
  endfunction
  assign { PCSTIfXH10_P_2, PCSTIfXH10_P_1, PCSTIfXH10_P_0 } = _590_(3'hx, 21'h03a524, { DBM2PCST_P, _186_, _185_, _184_, _183_, _182_, _181_ });
  assign _181_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R } == 3'h1;
  assign _182_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R, CP0_JTRIG_M_R } == 4'h1;
  assign _183_ = ! { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R, CP0_JTRIG_M_R };
  assign _184_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R } == 3'h3;
  assign _185_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R, CP0_JTRIG_M_R } == 4'h5;
  assign _186_ = { DBM2PCST_P, CP0_JXCPN_M_R, TrigPend_R, CP0_JTRIG_M_R } == 4'h4;
  function [0:0] _597_;
    input [0:0] a;
    input [20:0] b;
    input [20:0] s;
    casez (s) // synopsys parallel_case
      21'b????????????????????1:
        _597_ = b[0:0];
      21'b???????????????????1?:
        _597_ = b[1:1];
      21'b??????????????????1??:
        _597_ = b[2:2];
      21'b?????????????????1???:
        _597_ = b[3:3];
      21'b????????????????1????:
        _597_ = b[4:4];
      21'b???????????????1?????:
        _597_ = b[5:5];
      21'b??????????????1??????:
        _597_ = b[6:6];
      21'b?????????????1???????:
        _597_ = b[7:7];
      21'b????????????1????????:
        _597_ = b[8:8];
      21'b???????????1?????????:
        _597_ = b[9:9];
      21'b??????????1??????????:
        _597_ = b[10:10];
      21'b?????????1???????????:
        _597_ = b[11:11];
      21'b????????1????????????:
        _597_ = b[12:12];
      21'b???????1?????????????:
        _597_ = b[13:13];
      21'b??????1??????????????:
        _597_ = b[14:14];
      21'b?????1???????????????:
        _597_ = b[15:15];
      21'b????1????????????????:
        _597_ = b[16:16];
      21'b???1?????????????????:
        _597_ = b[17:17];
      21'b??1??????????????????:
        _597_ = b[18:18];
      21'b?1???????????????????:
        _597_ = b[19:19];
      21'b1????????????????????:
        _597_ = b[20:20];
      default:
        _597_ = a;
    endcase
  endfunction
  assign TrigPendIfXH00_P = _597_(1'hx, 21'h0039df, { DBM2PCST_P, _206_, _205_, _204_, _203_, _202_, _201_, _200_, _199_, _198_, _197_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _188_, _187_ });
  assign _187_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0f;
  assign _188_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0e;
  assign _189_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h1b;
  assign _190_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h1a;
  assign _191_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0c;
  assign _192_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0b;
  assign _193_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0a;
  assign _194_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h13;
  assign _195_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h12;
  assign _196_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h08;
  assign _197_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h07;
  assign _198_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h06;
  assign _199_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h0b;
  assign _200_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h0a;
  assign _201_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h04;
  assign _202_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h03;
  assign _203_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h02;
  assign _204_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h03;
  assign _205_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h02;
  assign _206_ = ! { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 };
  function [2:0] _618_;
    input [2:0] a;
    input [62:0] b;
    input [20:0] s;
    casez (s) // synopsys parallel_case
      21'b????????????????????1:
        _618_ = b[2:0];
      21'b???????????????????1?:
        _618_ = b[5:3];
      21'b??????????????????1??:
        _618_ = b[8:6];
      21'b?????????????????1???:
        _618_ = b[11:9];
      21'b????????????????1????:
        _618_ = b[14:12];
      21'b???????????????1?????:
        _618_ = b[17:15];
      21'b??????????????1??????:
        _618_ = b[20:18];
      21'b?????????????1???????:
        _618_ = b[23:21];
      21'b????????????1????????:
        _618_ = b[26:24];
      21'b???????????1?????????:
        _618_ = b[29:27];
      21'b??????????1??????????:
        _618_ = b[32:30];
      21'b?????????1???????????:
        _618_ = b[35:33];
      21'b????????1????????????:
        _618_ = b[38:36];
      21'b???????1?????????????:
        _618_ = b[41:39];
      21'b??????1??????????????:
        _618_ = b[44:42];
      21'b?????1???????????????:
        _618_ = b[47:45];
      21'b????1????????????????:
        _618_ = b[50:48];
      21'b???1?????????????????:
        _618_ = b[53:51];
      21'b??1??????????????????:
        _618_ = b[56:54];
      21'b?1???????????????????:
        _618_ = b[59:57];
      21'b1????????????????????:
        _618_ = b[62:60];
      default:
        _618_ = a;
    endcase
  endfunction
  assign { PCSTIfXH00_P_2, PCSTIfXH00_P_1, PCSTIfXH00_P_0 } = _618_(3'hx, 63'h07aee75c8eb91d72, { DBM2PCST_P, _226_, _225_, _224_, _223_, _222_, _221_, _220_, _219_, _218_, _217_, _216_, _215_, _214_, _213_, _212_, _211_, _210_, _209_, _208_, _207_ });
  assign _207_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0f;
  assign _208_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0e;
  assign _209_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h1b;
  assign _210_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h1a;
  assign _211_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0c;
  assign _212_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0b;
  assign _213_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h0a;
  assign _214_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h13;
  assign _215_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h12;
  assign _216_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h08;
  assign _217_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h07;
  assign _218_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h06;
  assign _219_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h0b;
  assign _220_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h0a;
  assign _221_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h04;
  assign _222_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h03;
  assign _223_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 5'h02;
  assign _224_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h03;
  assign _225_ = { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0, PCInProg } == 6'h02;
  assign _226_ = ! { DBM2PCST_P, TrigPend_R, CP0_JTRIG_M_R, CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 };
  function [7:0] _639_;
    input [7:0] a;
    input [47:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        _639_ = b[7:0];
      6'b????1?:
        _639_ = b[15:8];
      6'b???1??:
        _639_ = b[23:16];
      6'b??1???:
        _639_ = b[31:24];
      6'b?1????:
        _639_ = b[39:32];
      6'b1?????:
        _639_ = b[47:40];
      default:
        _639_ = a;
    endcase
  endfunction
  assign { JPT_TPC_P_8, JPT_TPC_P_7, JPT_TPC_P_6, JPT_TPC_P_5, JPT_TPC_P_4, JPT_TPC_P_3, JPT_TPC_P_2, JPT_TPC_P_1 } = _639_(8'hxx, { 5'h00, XVShReg_P_2, XVShReg_P_1, XVShReg_P_0, 5'h00, XVShReg_P_2, XVShReg_P_1, XVShReg_P_0, 5'h00, XVShReg_R_2, XVShReg_R_1, XVShReg_R_0, PCShReg_P_7, PCShReg_P_6, PCShReg_P_5, PCShReg_P_4, PCShReg_P_3, PCShReg_P_2, PCShReg_P_1, PCShReg_P_0, PCShReg_P_7, PCShReg_P_6, PCShReg_P_5, PCShReg_P_4, PCShReg_P_3, PCShReg_P_2, PCShReg_P_1, PCShReg_P_0, PCShReg_R_7, PCShReg_R_6, PCShReg_R_5, PCShReg_R_4, PCShReg_R_3, PCShReg_R_2, PCShReg_R_1, PCShReg_R_0 }, { XVShRegLoad, _231_, _230_, _229_, _228_, _227_ });
  assign _227_ = { XVShRegLoad, XVShRegShft, PCShRegLoad, PCUseRnotP_R } == 4'h1;
  assign _228_ = ! { XVShRegLoad, XVShRegShft, PCShRegLoad, PCUseRnotP_R };
  assign _229_ = { XVShRegLoad, XVShRegShft, PCShRegLoad } == 3'h1;
  assign _230_ = { XVShRegLoad, XVShRegShft, XVUseRnotP_R } == 3'h3;
  assign _231_ = { XVShRegLoad, XVShRegShft, XVUseRnotP_R } == 3'h2;
  function [0:0] _645_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _645_ = b[0:0];
      3'b?1?:
        _645_ = b[1:1];
      3'b1??:
        _645_ = b[2:2];
      default:
        _645_ = a;
    endcase
  endfunction
  assign HaltXV_M_P = _645_(1'hx, { _094_, _095_, _096_ }, { _233_, _232_, myRHOLD });
  assign _232_ = { CP0_XCPN_M, myRHOLD } == 2'h2;
  assign _233_ = ! { CP0_XCPN_M, myRHOLD };
  function [0:0] _648_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _648_ = b[0:0];
      3'b?1?:
        _648_ = b[1:1];
      3'b1??:
        _648_ = b[2:2];
      default:
        _648_ = a;
    endcase
  endfunction
  assign HaltPC_M_P = _648_(1'hx, { _090_, _091_, _092_ }, { _235_, _234_, myRHOLD });
  assign _234_ = { CP0_XCPN_M, myRHOLD } == 2'h2;
  assign _235_ = ! { CP0_XCPN_M, myRHOLD };
  function [1:0] _651_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _651_ = b[1:0];
      3'b?1?:
        _651_ = b[3:2];
      3'b1??:
        _651_ = b[5:4];
      default:
        _651_ = a;
    endcase
  endfunction
  assign { XVCount_P_1, XVCount_P_0 } = _651_(2'hx, { XVCountIfLoad_P_1, XVCountIfLoad_P_0, XVCountIfShft_P_1, XVCountIfShft_P_0, XVCount_R_1, XVCount_R_0 }, { XVShRegLoad, _237_, _236_ });
  assign _236_ = ! { XVShRegLoad, XVShRegShft };
  assign _237_ = { XVShRegLoad, XVShRegShft } == 2'h1;
  function [1:0] _654_;
    input [1:0] a;
    input [13:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _654_ = b[1:0];
      7'b?????1?:
        _654_ = b[3:2];
      7'b????1??:
        _654_ = b[5:4];
      7'b???1???:
        _654_ = b[7:6];
      7'b??1????:
        _654_ = b[9:8];
      7'b?1?????:
        _654_ = b[11:10];
      7'b1??????:
        _654_ = b[13:12];
      default:
        _654_ = a;
    endcase
  endfunction
  assign { XVCountIfShft_P_1, XVCountIfShft_P_0 } = _654_(2'hx, 14'h0424, { _244_, _243_, _242_, _241_, _240_, _239_, _238_ });
  assign _238_ = { XVCount_R_1, XVCount_R_0, CFG_EJTMLOG2_1 } == 3'h7;
  assign _239_ = { XVCount_R_1, XVCount_R_0, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 4'hd;
  assign _240_ = { XVCount_R_1, XVCount_R_0, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 4'hc;
  assign _241_ = { XVCount_R_1, XVCount_R_0, CFG_EJTMLOG2_1 } == 3'h5;
  assign _242_ = { XVCount_R_1, XVCount_R_0, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 4'h9;
  assign _243_ = { XVCount_R_1, XVCount_R_0, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 4'h8;
  assign _244_ = ~ XVCount_R_1;
  function [1:0] _662_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _662_ = b[1:0];
      4'b??1?:
        _662_ = b[3:2];
      4'b?1??:
        _662_ = b[5:4];
      4'b1???:
        _662_ = b[7:6];
      default:
        _662_ = a;
    endcase
  endfunction
  assign { XVCountIfLoad_P_1, XVCountIfLoad_P_0 } = _662_(2'hx, 8'he4, { _248_, _247_, _246_, _245_ });
  assign _245_ = { EJT_DREN_R, CFG_EJTMLOG2_1 } == 2'h3;
  assign _246_ = { EJT_DREN_R, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 3'h5;
  assign _247_ = { EJT_DREN_R, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 3'h4;
  assign _248_ = ~ EJT_DREN_R;
  function [2:0] _667_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _667_ = b[2:0];
      3'b?1?:
        _667_ = b[5:3];
      3'b1??:
        _667_ = b[8:6];
      default:
        _667_ = a;
    endcase
  endfunction
  assign { XVShReg_P_2, XVShReg_P_1, XVShReg_P_0 } = _667_(3'hx, { CP0_XCPNVEC_M_2, CP0_XCPNVEC_M_1, CP0_XCPNVEC_M_0, XVShRegIfShft_P_2, XVShRegIfShft_P_1, XVShRegIfShft_P_0, XVShReg_R_2, XVShReg_R_1, XVShReg_R_0 }, { XVShRegLoad, _250_, _249_ });
  assign _249_ = ! { XVShRegLoad, XVShRegShft };
  assign _250_ = { XVShRegLoad, XVShRegShft } == 2'h1;
  function [2:0] _670_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _670_ = b[2:0];
      3'b?1?:
        _670_ = b[5:3];
      3'b1??:
        _670_ = b[8:6];
      default:
        _670_ = a;
    endcase
  endfunction
  assign { XVShRegIfShft_P_2, XVShRegIfShft_P_1, XVShRegIfShft_P_0 } = _670_(3'hx, { 1'h0, XVShReg_R_2, XVShReg_R_1, 2'h0, XVShReg_R_2, 3'h0 }, { _252_, _251_, CFG_EJTMLOG2_1 });
  assign _251_ = { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 2'h1;
  assign _252_ = ! { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 };
  function [5:0] _673_;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _673_ = b[5:0];
      2'b1?:
        _673_ = b[11:6];
      default:
        _673_ = a;
    endcase
  endfunction
  assign { PCCountIfHold_P_5, PCCountIfHold_P_4, PCCountIfHold_P_3, PCCountIfHold_P_2, PCCountIfHold_P_1, PCCountIfHold_P_0 } = _673_(6'hxx, { PCCountIfShft_P_5, PCCountIfShft_P_4, PCCountIfShft_P_3, PCCountIfShft_P_2, PCCountIfShft_P_1, PCCountIfShft_P_0, PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 }, { PCShRegShftIfHold, _253_ });
  assign _253_ = ~ PCShRegShftIfHold;
  function [5:0] _675_;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _675_ = b[5:0];
      2'b1?:
        _675_ = b[11:6];
      default:
        _675_ = a;
    endcase
  endfunction
  assign { PCCountIfNotH_P_5, PCCountIfNotH_P_4, PCCountIfNotH_P_3, PCCountIfNotH_P_2, PCCountIfNotH_P_1, PCCountIfNotH_P_0 } = _675_(6'hxx, { PCCountIfXH00_P_5, PCCountIfXH00_P_4, PCCountIfXH00_P_3, PCCountIfXH00_P_2, PCCountIfXH00_P_1, PCCountIfXH00_P_0, PCCountIfXH10_P_5, PCCountIfXH10_P_4, PCCountIfXH10_P_3, PCCountIfXH10_P_2, PCCountIfXH10_P_1, PCCountIfXH10_P_0 }, { _254_, CP0_XCPN_M });
  assign _254_ = ~ CP0_XCPN_M;
  function [5:0] _677_;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _677_ = b[5:0];
      2'b1?:
        _677_ = b[11:6];
      default:
        _677_ = a;
    endcase
  endfunction
  assign { PCCountIfXH10_P_5, PCCountIfXH10_P_4, PCCountIfXH10_P_3, PCCountIfXH10_P_2, PCCountIfXH10_P_1, PCCountIfXH10_P_0 } = _677_(6'hxx, { PCCountIfShft_P_5, PCCountIfShft_P_4, PCCountIfShft_P_3, PCCountIfShft_P_2, PCCountIfShft_P_1, PCCountIfShft_P_0, PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 }, { PCShRegShftIfXH10, _255_ });
  assign _255_ = ~ PCShRegShftIfXH10;
  function [5:0] _679_;
    input [5:0] a;
    input [17:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _679_ = b[5:0];
      3'b?1?:
        _679_ = b[11:6];
      3'b1??:
        _679_ = b[17:12];
      default:
        _679_ = a;
    endcase
  endfunction
  assign { PCCountIfXH00_P_5, PCCountIfXH00_P_4, PCCountIfXH00_P_3, PCCountIfXH00_P_2, PCCountIfXH00_P_1, PCCountIfXH00_P_0 } = _679_(6'hxx, { PCCountIfLoad_P_5, PCCountIfLoad_P_4, PCCountIfLoad_P_3, PCCountIfLoad_P_2, PCCountIfLoad_P_1, PCCountIfLoad_P_0, PCCountIfShft_P_5, PCCountIfShft_P_4, PCCountIfShft_P_3, PCCountIfShft_P_2, PCCountIfShft_P_1, PCCountIfShft_P_0, PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 }, { PCShRegLoadIfMGo, _257_, _256_ });
  assign _256_ = ! { PCShRegLoadIfMGo, PCShRegShftIfXH00 };
  assign _257_ = { PCShRegLoadIfMGo, PCShRegShftIfXH00 } == 2'h1;
  function [5:0] _682_;
    input [5:0] a;
    input [41:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _682_ = b[5:0];
      7'b?????1?:
        _682_ = b[11:6];
      7'b????1??:
        _682_ = b[17:12];
      7'b???1???:
        _682_ = b[23:18];
      7'b??1????:
        _682_ = b[29:24];
      7'b?1?????:
        _682_ = b[35:30];
      7'b1??????:
        _682_ = b[41:36];
      default:
        _682_ = a;
    endcase
  endfunction
  assign { PCCountIfShft_P_5, PCCountIfShft_P_4, PCCountIfShft_P_3, PCCountIfShft_P_2, PCCountIfShft_P_1, PCCountIfShft_P_0 } = _682_(6'hxx, { PCCountMinusM_5, PCCountMinusM_4, PCCountMinusM_3, PCCountMinusM_2, PCCountMinusM_1, PCCountMinusM_0, PCCountMinusM_5, PCCountMinusM_4, PCCountMinusM_3, PCCountMinusM_2, PCCountMinusM_1, PCCountMinusM_0, PCCountMinusM_5, PCCountMinusM_4, PCCountMinusM_3, PCCountMinusM_2, PCCountMinusM_1, PCCountMinusM_0, 6'h00, PCCountMinusM_5, PCCountMinusM_4, PCCountMinusM_3, PCCountMinusM_2, PCCountMinusM_1, PCCountMinusM_0, 12'h000 }, { _264_, _263_, _262_, _261_, _260_, _259_, _258_ });
  assign _258_ = ! { _264_, PCCount_R_2, PCCount_R_1 };
  assign _259_ = { _264_, PCCount_R_2, PCCount_R_1, CFG_EJTMLOG2_1 } == 4'h3;
  assign _260_ = { _264_, PCCount_R_2, PCCount_R_1, CFG_EJTMLOG2_1 } == 4'h2;
  assign _261_ = { _264_, PCCount_R_2, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 4'h7;
  assign _262_ = { _264_, PCCount_R_2, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 4'h6;
  assign _263_ = { _264_, PCCount_R_2, CFG_EJTMLOG2_1 } == 3'h2;
  function [5:0] _689_;
    input [5:0] a;
    input [23:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _689_ = b[5:0];
      4'b??1?:
        _689_ = b[11:6];
      4'b?1??:
        _689_ = b[17:12];
      4'b1???:
        _689_ = b[23:18];
      default:
        _689_ = a;
    endcase
  endfunction
  assign { PCCountMinusM_5, PCCountMinusM_4, PCCountMinusM_3, PCCountMinusM_2, PCCountMinusM_1, PCCountMinusM_0 } = _689_(6'hxx, { _353_, _352_, _349_, _338_, _327_, _326_, _385_, _384_, _381_, _370_, _359_, _358_, _417_, _416_, _413_, _402_, _391_, _390_, _449_, _448_, _445_, _434_, _423_, _422_ }, { _268_, _267_, _266_, _265_ });
  assign _265_ = { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 2'h3;
  assign _266_ = { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 2'h2;
  assign _267_ = { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 2'h1;
  assign _268_ = ! { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 };
  function [5:0] _694_;
    input [5:0] a;
    input [179:0] b;
    input [29:0] s;
    casez (s) // synopsys parallel_case
      30'b?????????????????????????????1:
        _694_ = b[5:0];
      30'b????????????????????????????1?:
        _694_ = b[11:6];
      30'b???????????????????????????1??:
        _694_ = b[17:12];
      30'b??????????????????????????1???:
        _694_ = b[23:18];
      30'b?????????????????????????1????:
        _694_ = b[29:24];
      30'b????????????????????????1?????:
        _694_ = b[35:30];
      30'b???????????????????????1??????:
        _694_ = b[41:36];
      30'b??????????????????????1???????:
        _694_ = b[47:42];
      30'b?????????????????????1????????:
        _694_ = b[53:48];
      30'b????????????????????1?????????:
        _694_ = b[59:54];
      30'b???????????????????1??????????:
        _694_ = b[65:60];
      30'b??????????????????1???????????:
        _694_ = b[71:66];
      30'b?????????????????1????????????:
        _694_ = b[77:72];
      30'b????????????????1?????????????:
        _694_ = b[83:78];
      30'b???????????????1??????????????:
        _694_ = b[89:84];
      30'b??????????????1???????????????:
        _694_ = b[95:90];
      30'b?????????????1????????????????:
        _694_ = b[101:96];
      30'b????????????1?????????????????:
        _694_ = b[107:102];
      30'b???????????1??????????????????:
        _694_ = b[113:108];
      30'b??????????1???????????????????:
        _694_ = b[119:114];
      30'b?????????1????????????????????:
        _694_ = b[125:120];
      30'b????????1?????????????????????:
        _694_ = b[131:126];
      30'b???????1??????????????????????:
        _694_ = b[137:132];
      30'b??????1???????????????????????:
        _694_ = b[143:138];
      30'b?????1????????????????????????:
        _694_ = b[149:144];
      30'b????1?????????????????????????:
        _694_ = b[155:150];
      30'b???1??????????????????????????:
        _694_ = b[161:156];
      30'b??1???????????????????????????:
        _694_ = b[167:162];
      30'b?1????????????????????????????:
        _694_ = b[173:168];
      30'b1?????????????????????????????:
        _694_ = b[179:174];
      default:
        _694_ = a;
    endcase
  endfunction
  assign { PCCountIfLoad_P_5, PCCountIfLoad_P_4, PCCountIfLoad_P_3, PCCountIfLoad_P_2, PCCountIfLoad_P_1, PCCountIfLoad_P_0 } = _694_(6'hxx, 180'h7a67e09e876579f9a772475e9666a26dc8e459e5d87e0, { _298_, _297_, _296_, _295_, _294_, _293_, _292_, _291_, _290_, _289_, _288_, _287_, _286_, _285_, _284_, _283_, _282_, _281_, _280_, _279_, _278_, _277_, _276_, _275_, _274_, _273_, _272_, _271_, _270_, _269_ });
  assign _269_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h3f;
  assign _270_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h3d;
  assign _271_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h3e;
  assign _272_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h3c;
  assign _273_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, EJC_ECRPCAS_R } == 5'h1d;
  assign _274_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, EJC_ECRPCAS_R } == 5'h1c;
  assign _275_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h37;
  assign _276_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h35;
  assign _277_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h36;
  assign _278_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h34;
  assign _279_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, EJC_ECRPCAS_R } == 5'h19;
  assign _280_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, EJC_ECRPCAS_R } == 5'h18;
  assign _281_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h2f;
  assign _282_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h2d;
  assign _283_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h2e;
  assign _284_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h2c;
  assign _285_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, EJC_ECRPCAS_R } == 5'h15;
  assign _286_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, EJC_ECRPCAS_R } == 5'h14;
  assign _287_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h27;
  assign _288_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h25;
  assign _289_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h26;
  assign _290_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 6'h24;
  assign _291_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, EJC_ECRPCAS_R } == 5'h11;
  assign _292_ = { _111_, CFG_EJTMLOG2_1, CFG_EJTMLOG2_0, CFG_INSTM16EN, EJC_ECRPCAS_R } == 5'h10;
  assign _293_ = { _111_, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 4'h7;
  assign _294_ = { _111_, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 4'h5;
  assign _295_ = { _111_, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 4'h6;
  assign _296_ = { _111_, CFG_INSTM16EN, CFG_EJTBIT0M16, EJC_ECRPCAS_R } == 4'h4;
  assign _297_ = { _111_, CFG_INSTM16EN, EJC_ECRPCAS_R } == 3'h1;
  assign _298_ = ! { _111_, CFG_INSTM16EN, EJC_ECRPCAS_R };
  function [39:0] _725_;
    input [39:0] a;
    input [79:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _725_ = b[39:0];
      2'b1?:
        _725_ = b[79:40];
      default:
        _725_ = a;
    endcase
  endfunction
  assign { PCShRegIfHold_P_39, PCShRegIfHold_P_38, PCShRegIfHold_P_37, PCShRegIfHold_P_36, PCShRegIfHold_P_35, PCShRegIfHold_P_34, PCShRegIfHold_P_33, PCShRegIfHold_P_32, PCShRegIfHold_P_31, PCShRegIfHold_P_30, PCShRegIfHold_P_29, PCShRegIfHold_P_28, PCShRegIfHold_P_27, PCShRegIfHold_P_26, PCShRegIfHold_P_25, PCShRegIfHold_P_24, PCShRegIfHold_P_23, PCShRegIfHold_P_22, PCShRegIfHold_P_21, PCShRegIfHold_P_20, PCShRegIfHold_P_19, PCShRegIfHold_P_18, PCShRegIfHold_P_17, PCShRegIfHold_P_16, PCShRegIfHold_P_15, PCShRegIfHold_P_14, PCShRegIfHold_P_13, PCShRegIfHold_P_12, PCShRegIfHold_P_11, PCShRegIfHold_P_10, PCShRegIfHold_P_9, PCShRegIfHold_P_8, PCShRegIfHold_P_7, PCShRegIfHold_P_6, PCShRegIfHold_P_5, PCShRegIfHold_P_4, PCShRegIfHold_P_3, PCShRegIfHold_P_2, PCShRegIfHold_P_1, PCShRegIfHold_P_0 } = _725_(40'hxxxxxxxxxx, { PCShRegIfShft_P_39, PCShRegIfShft_P_38, PCShRegIfShft_P_37, PCShRegIfShft_P_36, PCShRegIfShft_P_35, PCShRegIfShft_P_34, PCShRegIfShft_P_33, PCShRegIfShft_P_32, PCShRegIfShft_P_31, PCShRegIfShft_P_30, PCShRegIfShft_P_29, PCShRegIfShft_P_28, PCShRegIfShft_P_27, PCShRegIfShft_P_26, PCShRegIfShft_P_25, PCShRegIfShft_P_24, PCShRegIfShft_P_23, PCShRegIfShft_P_22, PCShRegIfShft_P_21, PCShRegIfShft_P_20, PCShRegIfShft_P_19, PCShRegIfShft_P_18, PCShRegIfShft_P_17, PCShRegIfShft_P_16, PCShRegIfShft_P_15, PCShRegIfShft_P_14, PCShRegIfShft_P_13, PCShRegIfShft_P_12, PCShRegIfShft_P_11, PCShRegIfShft_P_10, PCShRegIfShft_P_9, PCShRegIfShft_P_8, PCShRegIfShft_P_7, PCShRegIfShft_P_6, PCShRegIfShft_P_5, PCShRegIfShft_P_4, PCShRegIfShft_P_3, PCShRegIfShft_P_2, PCShRegIfShft_P_1, PCShRegIfShft_P_0, PCShReg_R_39, PCShReg_R_38, PCShReg_R_37, PCShReg_R_36, PCShReg_R_35, PCShReg_R_34, PCShReg_R_33, PCShReg_R_32, PCShReg_R_31, PCShReg_R_30, PCShReg_R_29, PCShReg_R_28, PCShReg_R_27, PCShReg_R_26, PCShReg_R_25, PCShReg_R_24, PCShReg_R_23, PCShReg_R_22, PCShReg_R_21, PCShReg_R_20, PCShReg_R_19, PCShReg_R_18, PCShReg_R_17, PCShReg_R_16, PCShReg_R_15, PCShReg_R_14, PCShReg_R_13, PCShReg_R_12, PCShReg_R_11, PCShReg_R_10, PCShReg_R_9, PCShReg_R_8, PCShReg_R_7, PCShReg_R_6, PCShReg_R_5, PCShReg_R_4, PCShReg_R_3, PCShReg_R_2, PCShReg_R_1, PCShReg_R_0 }, { PCShRegShftIfHold, _299_ });
  assign _299_ = ~ PCShRegShftIfHold;
  function [39:0] _727_;
    input [39:0] a;
    input [79:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _727_ = b[39:0];
      2'b1?:
        _727_ = b[79:40];
      default:
        _727_ = a;
    endcase
  endfunction
  assign { PCShRegIfNotH_P_39, PCShRegIfNotH_P_38, PCShRegIfNotH_P_37, PCShRegIfNotH_P_36, PCShRegIfNotH_P_35, PCShRegIfNotH_P_34, PCShRegIfNotH_P_33, PCShRegIfNotH_P_32, PCShRegIfNotH_P_31, PCShRegIfNotH_P_30, PCShRegIfNotH_P_29, PCShRegIfNotH_P_28, PCShRegIfNotH_P_27, PCShRegIfNotH_P_26, PCShRegIfNotH_P_25, PCShRegIfNotH_P_24, PCShRegIfNotH_P_23, PCShRegIfNotH_P_22, PCShRegIfNotH_P_21, PCShRegIfNotH_P_20, PCShRegIfNotH_P_19, PCShRegIfNotH_P_18, PCShRegIfNotH_P_17, PCShRegIfNotH_P_16, PCShRegIfNotH_P_15, PCShRegIfNotH_P_14, PCShRegIfNotH_P_13, PCShRegIfNotH_P_12, PCShRegIfNotH_P_11, PCShRegIfNotH_P_10, PCShRegIfNotH_P_9, PCShRegIfNotH_P_8, PCShRegIfNotH_P_7, PCShRegIfNotH_P_6, PCShRegIfNotH_P_5, PCShRegIfNotH_P_4, PCShRegIfNotH_P_3, PCShRegIfNotH_P_2, PCShRegIfNotH_P_1, PCShRegIfNotH_P_0 } = _727_(40'hxxxxxxxxxx, { PCShRegIfXH00_P_39, PCShRegIfXH00_P_38, PCShRegIfXH00_P_37, PCShRegIfXH00_P_36, PCShRegIfXH00_P_35, PCShRegIfXH00_P_34, PCShRegIfXH00_P_33, PCShRegIfXH00_P_32, PCShRegIfXH00_P_31, PCShRegIfXH00_P_30, PCShRegIfXH00_P_29, PCShRegIfXH00_P_28, PCShRegIfXH00_P_27, PCShRegIfXH00_P_26, PCShRegIfXH00_P_25, PCShRegIfXH00_P_24, PCShRegIfXH00_P_23, PCShRegIfXH00_P_22, PCShRegIfXH00_P_21, PCShRegIfXH00_P_20, PCShRegIfXH00_P_19, PCShRegIfXH00_P_18, PCShRegIfXH00_P_17, PCShRegIfXH00_P_16, PCShRegIfXH00_P_15, PCShRegIfXH00_P_14, PCShRegIfXH00_P_13, PCShRegIfXH00_P_12, PCShRegIfXH00_P_11, PCShRegIfXH00_P_10, PCShRegIfXH00_P_9, PCShRegIfXH00_P_8, PCShRegIfXH00_P_7, PCShRegIfXH00_P_6, PCShRegIfXH00_P_5, PCShRegIfXH00_P_4, PCShRegIfXH00_P_3, PCShRegIfXH00_P_2, PCShRegIfXH00_P_1, PCShRegIfXH00_P_0, PCShRegIfXH10_P_39, PCShRegIfXH10_P_38, PCShRegIfXH10_P_37, PCShRegIfXH10_P_36, PCShRegIfXH10_P_35, PCShRegIfXH10_P_34, PCShRegIfXH10_P_33, PCShRegIfXH10_P_32, PCShRegIfXH10_P_31, PCShRegIfXH10_P_30, PCShRegIfXH10_P_29, PCShRegIfXH10_P_28, PCShRegIfXH10_P_27, PCShRegIfXH10_P_26, PCShRegIfXH10_P_25, PCShRegIfXH10_P_24, PCShRegIfXH10_P_23, PCShRegIfXH10_P_22, PCShRegIfXH10_P_21, PCShRegIfXH10_P_20, PCShRegIfXH10_P_19, PCShRegIfXH10_P_18, PCShRegIfXH10_P_17, PCShRegIfXH10_P_16, PCShRegIfXH10_P_15, PCShRegIfXH10_P_14, PCShRegIfXH10_P_13, PCShRegIfXH10_P_12, PCShRegIfXH10_P_11, PCShRegIfXH10_P_10, PCShRegIfXH10_P_9, PCShRegIfXH10_P_8, PCShRegIfXH10_P_7, PCShRegIfXH10_P_6, PCShRegIfXH10_P_5, PCShRegIfXH10_P_4, PCShRegIfXH10_P_3, PCShRegIfXH10_P_2, PCShRegIfXH10_P_1, PCShRegIfXH10_P_0 }, { _300_, CP0_XCPN_M });
  assign _300_ = ~ CP0_XCPN_M;
  function [39:0] _729_;
    input [39:0] a;
    input [79:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _729_ = b[39:0];
      2'b1?:
        _729_ = b[79:40];
      default:
        _729_ = a;
    endcase
  endfunction
  assign { PCShRegIfXH10_P_39, PCShRegIfXH10_P_38, PCShRegIfXH10_P_37, PCShRegIfXH10_P_36, PCShRegIfXH10_P_35, PCShRegIfXH10_P_34, PCShRegIfXH10_P_33, PCShRegIfXH10_P_32, PCShRegIfXH10_P_31, PCShRegIfXH10_P_30, PCShRegIfXH10_P_29, PCShRegIfXH10_P_28, PCShRegIfXH10_P_27, PCShRegIfXH10_P_26, PCShRegIfXH10_P_25, PCShRegIfXH10_P_24, PCShRegIfXH10_P_23, PCShRegIfXH10_P_22, PCShRegIfXH10_P_21, PCShRegIfXH10_P_20, PCShRegIfXH10_P_19, PCShRegIfXH10_P_18, PCShRegIfXH10_P_17, PCShRegIfXH10_P_16, PCShRegIfXH10_P_15, PCShRegIfXH10_P_14, PCShRegIfXH10_P_13, PCShRegIfXH10_P_12, PCShRegIfXH10_P_11, PCShRegIfXH10_P_10, PCShRegIfXH10_P_9, PCShRegIfXH10_P_8, PCShRegIfXH10_P_7, PCShRegIfXH10_P_6, PCShRegIfXH10_P_5, PCShRegIfXH10_P_4, PCShRegIfXH10_P_3, PCShRegIfXH10_P_2, PCShRegIfXH10_P_1, PCShRegIfXH10_P_0 } = _729_(40'hxxxxxxxxxx, { PCShRegIfShft_P_39, PCShRegIfShft_P_38, PCShRegIfShft_P_37, PCShRegIfShft_P_36, PCShRegIfShft_P_35, PCShRegIfShft_P_34, PCShRegIfShft_P_33, PCShRegIfShft_P_32, PCShRegIfShft_P_31, PCShRegIfShft_P_30, PCShRegIfShft_P_29, PCShRegIfShft_P_28, PCShRegIfShft_P_27, PCShRegIfShft_P_26, PCShRegIfShft_P_25, PCShRegIfShft_P_24, PCShRegIfShft_P_23, PCShRegIfShft_P_22, PCShRegIfShft_P_21, PCShRegIfShft_P_20, PCShRegIfShft_P_19, PCShRegIfShft_P_18, PCShRegIfShft_P_17, PCShRegIfShft_P_16, PCShRegIfShft_P_15, PCShRegIfShft_P_14, PCShRegIfShft_P_13, PCShRegIfShft_P_12, PCShRegIfShft_P_11, PCShRegIfShft_P_10, PCShRegIfShft_P_9, PCShRegIfShft_P_8, PCShRegIfShft_P_7, PCShRegIfShft_P_6, PCShRegIfShft_P_5, PCShRegIfShft_P_4, PCShRegIfShft_P_3, PCShRegIfShft_P_2, PCShRegIfShft_P_1, PCShRegIfShft_P_0, PCShReg_R_39, PCShReg_R_38, PCShReg_R_37, PCShReg_R_36, PCShReg_R_35, PCShReg_R_34, PCShReg_R_33, PCShReg_R_32, PCShReg_R_31, PCShReg_R_30, PCShReg_R_29, PCShReg_R_28, PCShReg_R_27, PCShReg_R_26, PCShReg_R_25, PCShReg_R_24, PCShReg_R_23, PCShReg_R_22, PCShReg_R_21, PCShReg_R_20, PCShReg_R_19, PCShReg_R_18, PCShReg_R_17, PCShReg_R_16, PCShReg_R_15, PCShReg_R_14, PCShReg_R_13, PCShReg_R_12, PCShReg_R_11, PCShReg_R_10, PCShReg_R_9, PCShReg_R_8, PCShReg_R_7, PCShReg_R_6, PCShReg_R_5, PCShReg_R_4, PCShReg_R_3, PCShReg_R_2, PCShReg_R_1, PCShReg_R_0 }, { PCShRegShftIfXH10, _301_ });
  assign _301_ = ~ PCShRegShftIfXH10;
  function [39:0] _731_;
    input [39:0] a;
    input [119:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _731_ = b[39:0];
      3'b?1?:
        _731_ = b[79:40];
      3'b1??:
        _731_ = b[119:80];
      default:
        _731_ = a;
    endcase
  endfunction
  assign { PCShRegIfXH00_P_39, PCShRegIfXH00_P_38, PCShRegIfXH00_P_37, PCShRegIfXH00_P_36, PCShRegIfXH00_P_35, PCShRegIfXH00_P_34, PCShRegIfXH00_P_33, PCShRegIfXH00_P_32, PCShRegIfXH00_P_31, PCShRegIfXH00_P_30, PCShRegIfXH00_P_29, PCShRegIfXH00_P_28, PCShRegIfXH00_P_27, PCShRegIfXH00_P_26, PCShRegIfXH00_P_25, PCShRegIfXH00_P_24, PCShRegIfXH00_P_23, PCShRegIfXH00_P_22, PCShRegIfXH00_P_21, PCShRegIfXH00_P_20, PCShRegIfXH00_P_19, PCShRegIfXH00_P_18, PCShRegIfXH00_P_17, PCShRegIfXH00_P_16, PCShRegIfXH00_P_15, PCShRegIfXH00_P_14, PCShRegIfXH00_P_13, PCShRegIfXH00_P_12, PCShRegIfXH00_P_11, PCShRegIfXH00_P_10, PCShRegIfXH00_P_9, PCShRegIfXH00_P_8, PCShRegIfXH00_P_7, PCShRegIfXH00_P_6, PCShRegIfXH00_P_5, PCShRegIfXH00_P_4, PCShRegIfXH00_P_3, PCShRegIfXH00_P_2, PCShRegIfXH00_P_1, PCShRegIfXH00_P_0 } = _731_(40'hxxxxxxxxxx, { PCShRegIfLoad_P_39, PCShRegIfLoad_P_38, PCShRegIfLoad_P_37, PCShRegIfLoad_P_36, PCShRegIfLoad_P_35, PCShRegIfLoad_P_34, PCShRegIfLoad_P_33, PCShRegIfLoad_P_32, PCShRegIfLoad_P_31, PCShRegIfLoad_P_30, PCShRegIfLoad_P_29, PCShRegIfLoad_P_28, PCShRegIfLoad_P_27, PCShRegIfLoad_P_26, PCShRegIfLoad_P_25, PCShRegIfLoad_P_24, PCShRegIfLoad_P_23, PCShRegIfLoad_P_22, PCShRegIfLoad_P_21, PCShRegIfLoad_P_20, PCShRegIfLoad_P_19, PCShRegIfLoad_P_18, PCShRegIfLoad_P_17, PCShRegIfLoad_P_16, PCShRegIfLoad_P_15, PCShRegIfLoad_P_14, PCShRegIfLoad_P_13, PCShRegIfLoad_P_12, PCShRegIfLoad_P_11, PCShRegIfLoad_P_10, PCShRegIfLoad_P_9, PCShRegIfLoad_P_8, PCShRegIfLoad_P_7, PCShRegIfLoad_P_6, PCShRegIfLoad_P_5, PCShRegIfLoad_P_4, PCShRegIfLoad_P_3, PCShRegIfLoad_P_2, PCShRegIfLoad_P_1, PCShRegIfLoad_P_0, PCShRegIfShft_P_39, PCShRegIfShft_P_38, PCShRegIfShft_P_37, PCShRegIfShft_P_36, PCShRegIfShft_P_35, PCShRegIfShft_P_34, PCShRegIfShft_P_33, PCShRegIfShft_P_32, PCShRegIfShft_P_31, PCShRegIfShft_P_30, PCShRegIfShft_P_29, PCShRegIfShft_P_28, PCShRegIfShft_P_27, PCShRegIfShft_P_26, PCShRegIfShft_P_25, PCShRegIfShft_P_24, PCShRegIfShft_P_23, PCShRegIfShft_P_22, PCShRegIfShft_P_21, PCShRegIfShft_P_20, PCShRegIfShft_P_19, PCShRegIfShft_P_18, PCShRegIfShft_P_17, PCShRegIfShft_P_16, PCShRegIfShft_P_15, PCShRegIfShft_P_14, PCShRegIfShft_P_13, PCShRegIfShft_P_12, PCShRegIfShft_P_11, PCShRegIfShft_P_10, PCShRegIfShft_P_9, PCShRegIfShft_P_8, PCShRegIfShft_P_7, PCShRegIfShft_P_6, PCShRegIfShft_P_5, PCShRegIfShft_P_4, PCShRegIfShft_P_3, PCShRegIfShft_P_2, PCShRegIfShft_P_1, PCShRegIfShft_P_0, PCShReg_R_39, PCShReg_R_38, PCShReg_R_37, PCShReg_R_36, PCShReg_R_35, PCShReg_R_34, PCShReg_R_33, PCShReg_R_32, PCShReg_R_31, PCShReg_R_30, PCShReg_R_29, PCShReg_R_28, PCShReg_R_27, PCShReg_R_26, PCShReg_R_25, PCShReg_R_24, PCShReg_R_23, PCShReg_R_22, PCShReg_R_21, PCShReg_R_20, PCShReg_R_19, PCShReg_R_18, PCShReg_R_17, PCShReg_R_16, PCShReg_R_15, PCShReg_R_14, PCShReg_R_13, PCShReg_R_12, PCShReg_R_11, PCShReg_R_10, PCShReg_R_9, PCShReg_R_8, PCShReg_R_7, PCShReg_R_6, PCShReg_R_5, PCShReg_R_4, PCShReg_R_3, PCShReg_R_2, PCShReg_R_1, PCShReg_R_0 }, { PCShRegLoadIfMGo, _303_, _302_ });
  assign _302_ = ! { PCShRegLoadIfMGo, PCShRegShftIfXH00 };
  assign _303_ = { PCShRegLoadIfMGo, PCShRegShftIfXH00 } == 2'h1;
  function [39:0] _734_;
    input [39:0] a;
    input [159:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _734_ = b[39:0];
      4'b??1?:
        _734_ = b[79:40];
      4'b?1??:
        _734_ = b[119:80];
      4'b1???:
        _734_ = b[159:120];
      default:
        _734_ = a;
    endcase
  endfunction
  assign { PCShRegIfShft_P_39, PCShRegIfShft_P_38, PCShRegIfShft_P_37, PCShRegIfShft_P_36, PCShRegIfShft_P_35, PCShRegIfShft_P_34, PCShRegIfShft_P_33, PCShRegIfShft_P_32, PCShRegIfShft_P_31, PCShRegIfShft_P_30, PCShRegIfShft_P_29, PCShRegIfShft_P_28, PCShRegIfShft_P_27, PCShRegIfShft_P_26, PCShRegIfShft_P_25, PCShRegIfShft_P_24, PCShRegIfShft_P_23, PCShRegIfShft_P_22, PCShRegIfShft_P_21, PCShRegIfShft_P_20, PCShRegIfShft_P_19, PCShRegIfShft_P_18, PCShRegIfShft_P_17, PCShRegIfShft_P_16, PCShRegIfShft_P_15, PCShRegIfShft_P_14, PCShRegIfShft_P_13, PCShRegIfShft_P_12, PCShRegIfShft_P_11, PCShRegIfShft_P_10, PCShRegIfShft_P_9, PCShRegIfShft_P_8, PCShRegIfShft_P_7, PCShRegIfShft_P_6, PCShRegIfShft_P_5, PCShRegIfShft_P_4, PCShRegIfShft_P_3, PCShRegIfShft_P_2, PCShRegIfShft_P_1, PCShRegIfShft_P_0 } = _734_(40'hxxxxxxxxxx, { 1'h0, PCShReg_R_39, PCShReg_R_38, PCShReg_R_37, PCShReg_R_36, PCShReg_R_35, PCShReg_R_34, PCShReg_R_33, PCShReg_R_32, PCShReg_R_31, PCShReg_R_30, PCShReg_R_29, PCShReg_R_28, PCShReg_R_27, PCShReg_R_26, PCShReg_R_25, PCShReg_R_24, PCShReg_R_23, PCShReg_R_22, PCShReg_R_21, PCShReg_R_20, PCShReg_R_19, PCShReg_R_18, PCShReg_R_17, PCShReg_R_16, PCShReg_R_15, PCShReg_R_14, PCShReg_R_13, PCShReg_R_12, PCShReg_R_11, PCShReg_R_10, PCShReg_R_9, PCShReg_R_8, PCShReg_R_7, PCShReg_R_6, PCShReg_R_5, PCShReg_R_4, PCShReg_R_3, PCShReg_R_2, PCShReg_R_1, 2'h0, PCShReg_R_39, PCShReg_R_38, PCShReg_R_37, PCShReg_R_36, PCShReg_R_35, PCShReg_R_34, PCShReg_R_33, PCShReg_R_32, PCShReg_R_31, PCShReg_R_30, PCShReg_R_29, PCShReg_R_28, PCShReg_R_27, PCShReg_R_26, PCShReg_R_25, PCShReg_R_24, PCShReg_R_23, PCShReg_R_22, PCShReg_R_21, PCShReg_R_20, PCShReg_R_19, PCShReg_R_18, PCShReg_R_17, PCShReg_R_16, PCShReg_R_15, PCShReg_R_14, PCShReg_R_13, PCShReg_R_12, PCShReg_R_11, PCShReg_R_10, PCShReg_R_9, PCShReg_R_8, PCShReg_R_7, PCShReg_R_6, PCShReg_R_5, PCShReg_R_4, PCShReg_R_3, PCShReg_R_2, 4'h0, PCShReg_R_39, PCShReg_R_38, PCShReg_R_37, PCShReg_R_36, PCShReg_R_35, PCShReg_R_34, PCShReg_R_33, PCShReg_R_32, PCShReg_R_31, PCShReg_R_30, PCShReg_R_29, PCShReg_R_28, PCShReg_R_27, PCShReg_R_26, PCShReg_R_25, PCShReg_R_24, PCShReg_R_23, PCShReg_R_22, PCShReg_R_21, PCShReg_R_20, PCShReg_R_19, PCShReg_R_18, PCShReg_R_17, PCShReg_R_16, PCShReg_R_15, PCShReg_R_14, PCShReg_R_13, PCShReg_R_12, PCShReg_R_11, PCShReg_R_10, PCShReg_R_9, PCShReg_R_8, PCShReg_R_7, PCShReg_R_6, PCShReg_R_5, PCShReg_R_4, 8'h00, PCShReg_R_39, PCShReg_R_38, PCShReg_R_37, PCShReg_R_36, PCShReg_R_35, PCShReg_R_34, PCShReg_R_33, PCShReg_R_32, PCShReg_R_31, PCShReg_R_30, PCShReg_R_29, PCShReg_R_28, PCShReg_R_27, PCShReg_R_26, PCShReg_R_25, PCShReg_R_24, PCShReg_R_23, PCShReg_R_22, PCShReg_R_21, PCShReg_R_20, PCShReg_R_19, PCShReg_R_18, PCShReg_R_17, PCShReg_R_16, PCShReg_R_15, PCShReg_R_14, PCShReg_R_13, PCShReg_R_12, PCShReg_R_11, PCShReg_R_10, PCShReg_R_9, PCShReg_R_8 }, { _307_, _306_, _305_, _304_ });
  assign _304_ = { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 2'h3;
  assign _305_ = { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 2'h2;
  assign _306_ = { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 } == 2'h1;
  assign _307_ = ! { CFG_EJTMLOG2_1, CFG_EJTMLOG2_0 };
  function [39:0] _739_;
    input [39:0] a;
    input [239:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        _739_ = b[39:0];
      6'b????1?:
        _739_ = b[79:40];
      6'b???1??:
        _739_ = b[119:80];
      6'b??1???:
        _739_ = b[159:120];
      6'b?1????:
        _739_ = b[199:160];
      6'b1?????:
        _739_ = b[239:200];
      default:
        _739_ = a;
    endcase
  endfunction
  assign { PCShRegIfLoad_P_39, PCShRegIfLoad_P_38, PCShRegIfLoad_P_37, PCShRegIfLoad_P_36, PCShRegIfLoad_P_35, PCShRegIfLoad_P_34, PCShRegIfLoad_P_33, PCShRegIfLoad_P_32, PCShRegIfLoad_P_31, PCShRegIfLoad_P_30, PCShRegIfLoad_P_29, PCShRegIfLoad_P_28, PCShRegIfLoad_P_27, PCShRegIfLoad_P_26, PCShRegIfLoad_P_25, PCShRegIfLoad_P_24, PCShRegIfLoad_P_23, PCShRegIfLoad_P_22, PCShRegIfLoad_P_21, PCShRegIfLoad_P_20, PCShRegIfLoad_P_19, PCShRegIfLoad_P_18, PCShRegIfLoad_P_17, PCShRegIfLoad_P_16, PCShRegIfLoad_P_15, PCShRegIfLoad_P_14, PCShRegIfLoad_P_13, PCShRegIfLoad_P_12, PCShRegIfLoad_P_11, PCShRegIfLoad_P_10, PCShRegIfLoad_P_9, PCShRegIfLoad_P_8, PCShRegIfLoad_P_7, PCShRegIfLoad_P_6, PCShRegIfLoad_P_5, PCShRegIfLoad_P_4, PCShRegIfLoad_P_3, PCShRegIfLoad_P_2, PCShRegIfLoad_P_1, PCShRegIfLoad_P_0 } = _739_(40'hxxxxxxxxxx, { 2'h0, MMU_IASTGT_S_R_7, MMU_IASTGT_S_R_6, MMU_IASTGT_S_R_5, MMU_IASTGT_S_R_4, MMU_IASTGT_S_R_3, MMU_IASTGT_S_R_2, MMU_IASTGT_S_R_1, MMU_IASTGT_S_R_0, CP0_IVATGT_S_R_31, CP0_IVATGT_S_R_30, CP0_IVATGT_S_R_29, CP0_IVATGT_S_R_28, CP0_IVATGT_S_R_27, CP0_IVATGT_S_R_26, CP0_IVATGT_S_R_25, CP0_IVATGT_S_R_24, CP0_IVATGT_S_R_23, CP0_IVATGT_S_R_22, CP0_IVATGT_S_R_21, CP0_IVATGT_S_R_20, CP0_IVATGT_S_R_19, CP0_IVATGT_S_R_18, CP0_IVATGT_S_R_17, CP0_IVATGT_S_R_16, CP0_IVATGT_S_R_15, CP0_IVATGT_S_R_14, CP0_IVATGT_S_R_13, CP0_IVATGT_S_R_12, CP0_IVATGT_S_R_11, CP0_IVATGT_S_R_10, CP0_IVATGT_S_R_9, CP0_IVATGT_S_R_8, CP0_IVATGT_S_R_7, CP0_IVATGT_S_R_6, CP0_IVATGT_S_R_5, CP0_IVATGT_S_R_4, CP0_IVATGT_S_R_3, CP0_IVATGT_S_R_2, 1'h0, MMU_IASTGT_S_R_7, MMU_IASTGT_S_R_6, MMU_IASTGT_S_R_5, MMU_IASTGT_S_R_4, MMU_IASTGT_S_R_3, MMU_IASTGT_S_R_2, MMU_IASTGT_S_R_1, MMU_IASTGT_S_R_0, CP0_IVATGT_S_R_31, CP0_IVATGT_S_R_30, CP0_IVATGT_S_R_29, CP0_IVATGT_S_R_28, CP0_IVATGT_S_R_27, CP0_IVATGT_S_R_26, CP0_IVATGT_S_R_25, CP0_IVATGT_S_R_24, CP0_IVATGT_S_R_23, CP0_IVATGT_S_R_22, CP0_IVATGT_S_R_21, CP0_IVATGT_S_R_20, CP0_IVATGT_S_R_19, CP0_IVATGT_S_R_18, CP0_IVATGT_S_R_17, CP0_IVATGT_S_R_16, CP0_IVATGT_S_R_15, CP0_IVATGT_S_R_14, CP0_IVATGT_S_R_13, CP0_IVATGT_S_R_12, CP0_IVATGT_S_R_11, CP0_IVATGT_S_R_10, CP0_IVATGT_S_R_9, CP0_IVATGT_S_R_8, CP0_IVATGT_S_R_7, CP0_IVATGT_S_R_6, CP0_IVATGT_S_R_5, CP0_IVATGT_S_R_4, CP0_IVATGT_S_R_3, CP0_IVATGT_S_R_2, CP0_IVATGT_S_R_1, MMU_IASTGT_S_R_7, MMU_IASTGT_S_R_6, MMU_IASTGT_S_R_5, MMU_IASTGT_S_R_4, MMU_IASTGT_S_R_3, MMU_IASTGT_S_R_2, MMU_IASTGT_S_R_1, MMU_IASTGT_S_R_0, CP0_IVATGT_S_R_31, CP0_IVATGT_S_R_30, CP0_IVATGT_S_R_29, CP0_IVATGT_S_R_28, CP0_IVATGT_S_R_27, CP0_IVATGT_S_R_26, CP0_IVATGT_S_R_25, CP0_IVATGT_S_R_24, CP0_IVATGT_S_R_23, CP0_IVATGT_S_R_22, CP0_IVATGT_S_R_21, CP0_IVATGT_S_R_20, CP0_IVATGT_S_R_19, CP0_IVATGT_S_R_18, CP0_IVATGT_S_R_17, CP0_IVATGT_S_R_16, CP0_IVATGT_S_R_15, CP0_IVATGT_S_R_14, CP0_IVATGT_S_R_13, CP0_IVATGT_S_R_12, CP0_IVATGT_S_R_11, CP0_IVATGT_S_R_10, CP0_IVATGT_S_R_9, CP0_IVATGT_S_R_8, CP0_IVATGT_S_R_7, CP0_IVATGT_S_R_6, CP0_IVATGT_S_R_5, CP0_IVATGT_S_R_4, CP0_IVATGT_S_R_3, CP0_IVATGT_S_R_2, CP0_IVATGT_S_R_1, CP0_INSTM32_S_R_N, 2'h0, MMU_IASTGT_I_R_7, MMU_IASTGT_I_R_6, MMU_IASTGT_I_R_5, MMU_IASTGT_I_R_4, MMU_IASTGT_I_R_3, MMU_IASTGT_I_R_2, MMU_IASTGT_I_R_1, MMU_IASTGT_I_R_0, CP0_IVATGT_I_R_31, CP0_IVATGT_I_R_30, CP0_IVATGT_I_R_29, CP0_IVATGT_I_R_28, CP0_IVATGT_I_R_27, CP0_IVATGT_I_R_26, CP0_IVATGT_I_R_25, CP0_IVATGT_I_R_24, CP0_IVATGT_I_R_23, CP0_IVATGT_I_R_22, CP0_IVATGT_I_R_21, CP0_IVATGT_I_R_20, CP0_IVATGT_I_R_19, CP0_IVATGT_I_R_18, CP0_IVATGT_I_R_17, CP0_IVATGT_I_R_16, CP0_IVATGT_I_R_15, CP0_IVATGT_I_R_14, CP0_IVATGT_I_R_13, CP0_IVATGT_I_R_12, CP0_IVATGT_I_R_11, CP0_IVATGT_I_R_10, CP0_IVATGT_I_R_9, CP0_IVATGT_I_R_8, CP0_IVATGT_I_R_7, CP0_IVATGT_I_R_6, CP0_IVATGT_I_R_5, CP0_IVATGT_I_R_4, CP0_IVATGT_I_R_3, CP0_IVATGT_I_R_2, 1'h0, MMU_IASTGT_I_R_7, MMU_IASTGT_I_R_6, MMU_IASTGT_I_R_5, MMU_IASTGT_I_R_4, MMU_IASTGT_I_R_3, MMU_IASTGT_I_R_2, MMU_IASTGT_I_R_1, MMU_IASTGT_I_R_0, CP0_IVATGT_I_R_31, CP0_IVATGT_I_R_30, CP0_IVATGT_I_R_29, CP0_IVATGT_I_R_28, CP0_IVATGT_I_R_27, CP0_IVATGT_I_R_26, CP0_IVATGT_I_R_25, CP0_IVATGT_I_R_24, CP0_IVATGT_I_R_23, CP0_IVATGT_I_R_22, CP0_IVATGT_I_R_21, CP0_IVATGT_I_R_20, CP0_IVATGT_I_R_19, CP0_IVATGT_I_R_18, CP0_IVATGT_I_R_17, CP0_IVATGT_I_R_16, CP0_IVATGT_I_R_15, CP0_IVATGT_I_R_14, CP0_IVATGT_I_R_13, CP0_IVATGT_I_R_12, CP0_IVATGT_I_R_11, CP0_IVATGT_I_R_10, CP0_IVATGT_I_R_9, CP0_IVATGT_I_R_8, CP0_IVATGT_I_R_7, CP0_IVATGT_I_R_6, CP0_IVATGT_I_R_5, CP0_IVATGT_I_R_4, CP0_IVATGT_I_R_3, CP0_IVATGT_I_R_2, CP0_IVATGT_I_R_1, MMU_IASTGT_I_R_7, MMU_IASTGT_I_R_6, MMU_IASTGT_I_R_5, MMU_IASTGT_I_R_4, MMU_IASTGT_I_R_3, MMU_IASTGT_I_R_2, MMU_IASTGT_I_R_1, MMU_IASTGT_I_R_0, CP0_IVATGT_I_R_31, CP0_IVATGT_I_R_30, CP0_IVATGT_I_R_29, CP0_IVATGT_I_R_28, CP0_IVATGT_I_R_27, CP0_IVATGT_I_R_26, CP0_IVATGT_I_R_25, CP0_IVATGT_I_R_24, CP0_IVATGT_I_R_23, CP0_IVATGT_I_R_22, CP0_IVATGT_I_R_21, CP0_IVATGT_I_R_20, CP0_IVATGT_I_R_19, CP0_IVATGT_I_R_18, CP0_IVATGT_I_R_17, CP0_IVATGT_I_R_16, CP0_IVATGT_I_R_15, CP0_IVATGT_I_R_14, CP0_IVATGT_I_R_13, CP0_IVATGT_I_R_12, CP0_IVATGT_I_R_11, CP0_IVATGT_I_R_10, CP0_IVATGT_I_R_9, CP0_IVATGT_I_R_8, CP0_IVATGT_I_R_7, CP0_IVATGT_I_R_6, CP0_IVATGT_I_R_5, CP0_IVATGT_I_R_4, CP0_IVATGT_I_R_3, CP0_IVATGT_I_R_2, CP0_IVATGT_I_R_1, CP0_INSTM32_I_R_N }, { _313_, _312_, _311_, _310_, _309_, _308_ });
  assign _308_ = { JPTypeIsIndJ_M, CFG_INSTM16EN, CFG_EJTBIT0M16 } == 3'h7;
  assign _309_ = { JPTypeIsIndJ_M, CFG_INSTM16EN, CFG_EJTBIT0M16 } == 3'h6;
  assign _310_ = { JPTypeIsIndJ_M, CFG_INSTM16EN } == 2'h2;
  assign _311_ = { JPTypeIsIndJ_M, CFG_INSTM16EN, CFG_EJTBIT0M16 } == 3'h3;
  assign _312_ = { JPTypeIsIndJ_M, CFG_INSTM16EN, CFG_EJTBIT0M16 } == 3'h2;
  assign _313_ = ! { JPTypeIsIndJ_M, CFG_INSTM16EN };
  function [0:0] _746_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _746_ = b[0:0];
      4'b??1?:
        _746_ = b[1:1];
      4'b?1??:
        _746_ = b[2:2];
      4'b1???:
        _746_ = b[3:3];
      default:
        _746_ = a;
    endcase
  endfunction
  assign PCShRegLoadIfMGo = _746_(1'hx, { 1'h0, _104_, _106_, 1'h0 }, { _317_, _316_, _315_, _314_ });
  assign _314_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h3;
  assign _315_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h2;
  assign _316_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h1;
  assign _317_ = ! { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 };
  function [0:0] _751_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _751_ = b[0:0];
      4'b??1?:
        _751_ = b[1:1];
      4'b?1??:
        _751_ = b[2:2];
      4'b1???:
        _751_ = b[3:3];
      default:
        _751_ = a;
    endcase
  endfunction
  assign JPTypeIsIndJ_M = _751_(1'hx, 4'h2, { _321_, _320_, _319_, _318_ });
  assign _318_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h3;
  assign _319_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h2;
  assign _320_ = { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 } == 2'h1;
  assign _321_ = ! { CP0_JPTYPE_M_R_1, CP0_JPTYPE_M_R_0 };
  assign _322_ = | { XVCountIfShft_P_1, XVCountIfShft_P_0 };
  assign _323_ = | { XVCount_R_1, XVCount_R_0 };
  assign _324_ = | { XVCountIfShft_P_1, XVCountIfShft_P_0 };
  assign _325_ = | { XVCount_R_1, XVCount_R_0 };
  assign XVInProg = | { XVCount_R_1, XVCount_R_0 };
  assign PCInProg = | { PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 };
  assign _264_ = | { PCCount_R_5, PCCount_R_4, PCCount_R_3 };
  assign { _351_, _350_, _348_, _347_, _346_, _345_, _344_, _343_, _342_, _341_, _340_, _339_, _337_, _336_, _335_, _334_, _333_, _332_, _331_, _330_, _329_, _328_, _357_, _356_, _355_, _354_, _353_, _352_, _349_, _338_, _327_, _326_ } = { PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 } - 32'd1;
  assign { _383_, _382_, _380_, _379_, _378_, _377_, _376_, _375_, _374_, _373_, _372_, _371_, _369_, _368_, _367_, _366_, _365_, _364_, _363_, _362_, _361_, _360_, _389_, _388_, _387_, _386_, _385_, _384_, _381_, _370_, _359_, _358_ } = { PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 } - 32'd2;
  assign { _415_, _414_, _412_, _411_, _410_, _409_, _408_, _407_, _406_, _405_, _404_, _403_, _401_, _400_, _399_, _398_, _397_, _396_, _395_, _394_, _393_, _392_, _421_, _420_, _419_, _418_, _417_, _416_, _413_, _402_, _391_, _390_ } = { PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 } - 32'd4;
  assign { _447_, _446_, _444_, _443_, _442_, _441_, _440_, _439_, _438_, _437_, _436_, _435_, _433_, _432_, _431_, _430_, _429_, _428_, _427_, _426_, _425_, _424_, _453_, _452_, _451_, _450_, _449_, _448_, _445_, _434_, _423_, _422_ } = { PCCount_R_5, PCCount_R_4, PCCount_R_3, PCCount_R_2, PCCount_R_1, PCCount_R_0 } - 32'd8;
  assign XVbusyIfXH00_M_P = XVShRegShft ? _322_ : _323_;
  assign XVbusyIfHold_M_P = XVShRegShft ? _324_ : _325_;
  assign PCUseRnotP_P = PCShRegLoad ? _144_ : PCUseRnotP_R;
  assign XVUseRnotP_P = XVShRegLoad ? _120_ : XVUseRnotP_R;
  assign JXCPN_W_P = myRHOLD ? JXCPN_W_R : CP0_JXCPN_M_R;
  assign XCPN_W_P = myRHOLD ? XCPN_W_R : CP0_XCPN_M;
  assign XCPN_W1_P = myRHOLD ? XCPN_W1_R : XCPN_W_R;
  assign { PCShReg_P_39, PCShReg_P_38, PCShReg_P_37, PCShReg_P_36, PCShReg_P_35, PCShReg_P_34, PCShReg_P_33, PCShReg_P_32, PCShReg_P_31, PCShReg_P_30, PCShReg_P_29, PCShReg_P_28, PCShReg_P_27, PCShReg_P_26, PCShReg_P_25, PCShReg_P_24, PCShReg_P_23, PCShReg_P_22, PCShReg_P_21, PCShReg_P_20, PCShReg_P_19, PCShReg_P_18, PCShReg_P_17, PCShReg_P_16, PCShReg_P_15, PCShReg_P_14, PCShReg_P_13, PCShReg_P_12, PCShReg_P_11, PCShReg_P_10, PCShReg_P_9, PCShReg_P_8, PCShReg_P_7, PCShReg_P_6, PCShReg_P_5, PCShReg_P_4, PCShReg_P_3, PCShReg_P_2, PCShReg_P_1, PCShReg_P_0 } = myRHOLD ? { PCShRegIfHold_P_39, PCShRegIfHold_P_38, PCShRegIfHold_P_37, PCShRegIfHold_P_36, PCShRegIfHold_P_35, PCShRegIfHold_P_34, PCShRegIfHold_P_33, PCShRegIfHold_P_32, PCShRegIfHold_P_31, PCShRegIfHold_P_30, PCShRegIfHold_P_29, PCShRegIfHold_P_28, PCShRegIfHold_P_27, PCShRegIfHold_P_26, PCShRegIfHold_P_25, PCShRegIfHold_P_24, PCShRegIfHold_P_23, PCShRegIfHold_P_22, PCShRegIfHold_P_21, PCShRegIfHold_P_20, PCShRegIfHold_P_19, PCShRegIfHold_P_18, PCShRegIfHold_P_17, PCShRegIfHold_P_16, PCShRegIfHold_P_15, PCShRegIfHold_P_14, PCShRegIfHold_P_13, PCShRegIfHold_P_12, PCShRegIfHold_P_11, PCShRegIfHold_P_10, PCShRegIfHold_P_9, PCShRegIfHold_P_8, PCShRegIfHold_P_7, PCShRegIfHold_P_6, PCShRegIfHold_P_5, PCShRegIfHold_P_4, PCShRegIfHold_P_3, PCShRegIfHold_P_2, PCShRegIfHold_P_1, PCShRegIfHold_P_0 } : { PCShRegIfNotH_P_39, PCShRegIfNotH_P_38, PCShRegIfNotH_P_37, PCShRegIfNotH_P_36, PCShRegIfNotH_P_35, PCShRegIfNotH_P_34, PCShRegIfNotH_P_33, PCShRegIfNotH_P_32, PCShRegIfNotH_P_31, PCShRegIfNotH_P_30, PCShRegIfNotH_P_29, PCShRegIfNotH_P_28, PCShRegIfNotH_P_27, PCShRegIfNotH_P_26, PCShRegIfNotH_P_25, PCShRegIfNotH_P_24, PCShRegIfNotH_P_23, PCShRegIfNotH_P_22, PCShRegIfNotH_P_21, PCShRegIfNotH_P_20, PCShRegIfNotH_P_19, PCShRegIfNotH_P_18, PCShRegIfNotH_P_17, PCShRegIfNotH_P_16, PCShRegIfNotH_P_15, PCShRegIfNotH_P_14, PCShRegIfNotH_P_13, PCShRegIfNotH_P_12, PCShRegIfNotH_P_11, PCShRegIfNotH_P_10, PCShRegIfNotH_P_9, PCShRegIfNotH_P_8, PCShRegIfNotH_P_7, PCShRegIfNotH_P_6, PCShRegIfNotH_P_5, PCShRegIfNotH_P_4, PCShRegIfNotH_P_3, PCShRegIfNotH_P_2, PCShRegIfNotH_P_1, PCShRegIfNotH_P_0 };
  assign { PCCount_P_5, PCCount_P_4, PCCount_P_3, PCCount_P_2, PCCount_P_1, PCCount_P_0 } = myRHOLD ? { PCCountIfHold_P_5, PCCountIfHold_P_4, PCCountIfHold_P_3, PCCountIfHold_P_2, PCCountIfHold_P_1, PCCountIfHold_P_0 } : { PCCountIfNotH_P_5, PCCountIfNotH_P_4, PCCountIfNotH_P_3, PCCountIfNotH_P_2, PCCountIfNotH_P_1, PCCountIfNotH_P_0 };
  assign JPT_HALT_M_R_C_0 = JPT_HALT_M_R;
  assign JPT_HALT_M_R_C_1 = JPT_HALT_M_R;
  assign JPT_HALT_M_R_C_2 = JPT_HALT_M_R;
endmodule
