
STM32_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008374  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005070  08008434  08008434  00018434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4a4  0800d4a4  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  0800d4a4  0800d4a4  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d4a4  0800d4a4  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4a4  0800d4a4  0001d4a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d4a8  0800d4a8  0001d4a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  0800d4ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a0  20000020  0800d4cc  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006c0  0800d4cc  000206c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_line   00013833  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   000152d6  00000000  00000000  0003387b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000344e  00000000  00000000  00048b51  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001348  00000000  00000000  0004bfa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00056733  00000000  00000000  0004d2e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001150  00000000  00000000  000a3a20  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00010ad4  00000000  00000000  000a4b70  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b5644  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004380  00000000  00000000  000b56c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000020 	.word	0x20000020
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800841c 	.word	0x0800841c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000024 	.word	0x20000024
 8000104:	0800841c 	.word	0x0800841c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000220:	480d      	ldr	r0, [pc, #52]	; (8000258 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000222:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000224:	480d      	ldr	r0, [pc, #52]	; (800025c <LoopForever+0x6>)
  ldr r1, =_edata
 8000226:	490e      	ldr	r1, [pc, #56]	; (8000260 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000228:	4a0e      	ldr	r2, [pc, #56]	; (8000264 <LoopForever+0xe>)
  movs r3, #0
 800022a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800022c:	e002      	b.n	8000234 <LoopCopyDataInit>

0800022e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800022e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000232:	3304      	adds	r3, #4

08000234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000238:	d3f9      	bcc.n	800022e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800023a:	4a0b      	ldr	r2, [pc, #44]	; (8000268 <LoopForever+0x12>)
  ldr r4, =_ebss
 800023c:	4c0b      	ldr	r4, [pc, #44]	; (800026c <LoopForever+0x16>)
  movs r3, #0
 800023e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000240:	e001      	b.n	8000246 <LoopFillZerobss>

08000242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000244:	3204      	adds	r2, #4

08000246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000248:	d3fb      	bcc.n	8000242 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800024a:	f004 f90f 	bl	800446c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800024e:	f008 f861 	bl	8008314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000252:	f001 fc69 	bl	8001b28 <main>

08000256 <LoopForever>:

LoopForever:
    b LoopForever
 8000256:	e7fe      	b.n	8000256 <LoopForever>
  ldr   r0, =_estack
 8000258:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800025c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000260:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8000264:	0800d4ac 	.word	0x0800d4ac
  ldr r2, =_sbss
 8000268:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 800026c:	200006c0 	.word	0x200006c0

08000270 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000270:	e7fe      	b.n	8000270 <DMA1_Channel1_IRQHandler>
	...

08000274 <ah_draw_time>:
//=================================================

// Home screen actions
//------------------------------------
void ah_draw_time()
{  
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
    uint8_t fhd = 1;
 800027a:	1dfb      	adds	r3, r7, #7
 800027c:	2201      	movs	r2, #1
 800027e:	701a      	strb	r2, [r3, #0]
    uint8_t shd = 1;
 8000280:	1dbb      	adds	r3, r7, #6
 8000282:	2201      	movs	r2, #1
 8000284:	701a      	strb	r2, [r3, #0]
    uint8_t fmd = 2;
 8000286:	1d7b      	adds	r3, r7, #5
 8000288:	2202      	movs	r2, #2
 800028a:	701a      	strb	r2, [r3, #0]
    uint8_t smd = 3;
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	2203      	movs	r2, #3
 8000290:	701a      	strb	r2, [r3, #0]
    
    // GET TIME FROM RTC, safe time in given variables or change
    
    st7565_drawfhd(fhd, LCD_Buffer);
 8000292:	4a14      	ldr	r2, [pc, #80]	; (80002e4 <ah_draw_time+0x70>)
 8000294:	1dfb      	adds	r3, r7, #7
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	0011      	movs	r1, r2
 800029a:	0018      	movs	r0, r3
 800029c:	f000 fe62 	bl	8000f64 <st7565_drawfhd>
    st7565_drawshd(shd, LCD_Buffer);
 80002a0:	4a10      	ldr	r2, [pc, #64]	; (80002e4 <ah_draw_time+0x70>)
 80002a2:	1dbb      	adds	r3, r7, #6
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	0011      	movs	r1, r2
 80002a8:	0018      	movs	r0, r3
 80002aa:	f000 fe9f 	bl	8000fec <st7565_drawshd>
    st7565_drawdts(LCD_Buffer);
 80002ae:	4b0d      	ldr	r3, [pc, #52]	; (80002e4 <ah_draw_time+0x70>)
 80002b0:	0018      	movs	r0, r3
 80002b2:	f000 ff53 	bl	800115c <st7565_drawdts>
    st7565_drawfmd(fmd, LCD_Buffer);
 80002b6:	4a0b      	ldr	r2, [pc, #44]	; (80002e4 <ah_draw_time+0x70>)
 80002b8:	1d7b      	adds	r3, r7, #5
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	0011      	movs	r1, r2
 80002be:	0018      	movs	r0, r3
 80002c0:	f000 ff64 	bl	800118c <st7565_drawfmd>
    st7565_drawsmd(smd, LCD_Buffer);
 80002c4:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <ah_draw_time+0x70>)
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	0011      	movs	r1, r2
 80002cc:	0018      	movs	r0, r3
 80002ce:	f000 ffd3 	bl	8001278 <st7565_drawsmd>
	st7565_write_buffer(LCD_Buffer);
 80002d2:	4b04      	ldr	r3, [pc, #16]	; (80002e4 <ah_draw_time+0x70>)
 80002d4:	0018      	movs	r0, r3
 80002d6:	f000 fb73 	bl	80009c0 <st7565_write_buffer>

}    
 80002da:	46c0      	nop			; (mov r8, r8)
 80002dc:	46bd      	mov	sp, r7
 80002de:	b002      	add	sp, #8
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)
 80002e4:	200000d8 	.word	0x200000d8

080002e8 <ah_draw_date>:

void ah_draw_date()
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
    //void st7565_drawdate(LCD_Buffer);
}
 80002ec:	46c0      	nop			; (mov r8, r8)
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <ah_draw_sensor>:

void ah_draw_sensor()
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
// Draw the temperature
    uint8_t temp[]= "18";   // Should be changed to read from sensor here
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	4a15      	ldr	r2, [pc, #84]	; (8000354 <ah_draw_sensor+0x60>)
 80002fe:	8811      	ldrh	r1, [r2, #0]
 8000300:	8019      	strh	r1, [r3, #0]
 8000302:	7892      	ldrb	r2, [r2, #2]
 8000304:	709a      	strb	r2, [r3, #2]
    st7565_drawtempsymbol(LCD_Buffer);
 8000306:	4b14      	ldr	r3, [pc, #80]	; (8000358 <ah_draw_sensor+0x64>)
 8000308:	0018      	movs	r0, r3
 800030a:	f001 f86d 	bl	80013e8 <st7565_drawtempsymbol>
    st7565_drawtemp(temp , LCD_Buffer);
 800030e:	4a12      	ldr	r2, [pc, #72]	; (8000358 <ah_draw_sensor+0x64>)
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	0011      	movs	r1, r2
 8000314:	0018      	movs	r0, r3
 8000316:	f001 f87f 	bl	8001418 <st7565_drawtemp>
	st7565_write_buffer(LCD_Buffer);
 800031a:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <ah_draw_sensor+0x64>)
 800031c:	0018      	movs	r0, r3
 800031e:	f000 fb4f 	bl	80009c0 <st7565_write_buffer>


// Draw the humidity
    uint8_t hum[] = "57";   // Should be changed to read from sensor here
 8000322:	003b      	movs	r3, r7
 8000324:	4a0d      	ldr	r2, [pc, #52]	; (800035c <ah_draw_sensor+0x68>)
 8000326:	8811      	ldrh	r1, [r2, #0]
 8000328:	8019      	strh	r1, [r3, #0]
 800032a:	7892      	ldrb	r2, [r2, #2]
 800032c:	709a      	strb	r2, [r3, #2]
    st7565_drawhumidsymbol(LCD_Buffer);
 800032e:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <ah_draw_sensor+0x64>)
 8000330:	0018      	movs	r0, r3
 8000332:	f001 f88f 	bl	8001454 <st7565_drawhumidsymbol>
    st7565_drawhumid(hum, LCD_Buffer);
 8000336:	4a08      	ldr	r2, [pc, #32]	; (8000358 <ah_draw_sensor+0x64>)
 8000338:	003b      	movs	r3, r7
 800033a:	0011      	movs	r1, r2
 800033c:	0018      	movs	r0, r3
 800033e:	f001 f8a1 	bl	8001484 <st7565_drawhumid>
	st7565_write_buffer(LCD_Buffer);
 8000342:	4b05      	ldr	r3, [pc, #20]	; (8000358 <ah_draw_sensor+0x64>)
 8000344:	0018      	movs	r0, r3
 8000346:	f000 fb3b 	bl	80009c0 <st7565_write_buffer>

}
 800034a:	46c0      	nop			; (mov r8, r8)
 800034c:	46bd      	mov	sp, r7
 800034e:	b002      	add	sp, #8
 8000350:	bd80      	pop	{r7, pc}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	08008434 	.word	0x08008434
 8000358:	200000d8 	.word	0x200000d8
 800035c:	08008438 	.word	0x08008438

08000360 <ah_draw_snooze>:

void ah_draw_snooze()
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
// Draw snooze symbol
   st7565_drawsnsymbol(LCD_Buffer);
 8000364:	4b05      	ldr	r3, [pc, #20]	; (800037c <ah_draw_snooze+0x1c>)
 8000366:	0018      	movs	r0, r3
 8000368:	f001 f8bc 	bl	80014e4 <st7565_drawsnsymbol>
	st7565_write_buffer(LCD_Buffer);
 800036c:	4b03      	ldr	r3, [pc, #12]	; (800037c <ah_draw_snooze+0x1c>)
 800036e:	0018      	movs	r0, r3
 8000370:	f000 fb26 	bl	80009c0 <st7565_write_buffer>

}
 8000374:	46c0      	nop			; (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	200000d8 	.word	0x200000d8

08000380 <ah_draw_alarm>:

void ah_draw_alarm()
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
// Draw alarm symbol
   st7565_drawalarmsymbol(LCD_Buffer);
 8000384:	4b05      	ldr	r3, [pc, #20]	; (800039c <ah_draw_alarm+0x1c>)
 8000386:	0018      	movs	r0, r3
 8000388:	f001 f894 	bl	80014b4 <st7565_drawalarmsymbol>
   st7565_write_buffer(LCD_Buffer);
 800038c:	4b03      	ldr	r3, [pc, #12]	; (800039c <ah_draw_alarm+0x1c>)
 800038e:	0018      	movs	r0, r3
 8000390:	f000 fb16 	bl	80009c0 <st7565_write_buffer>

}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	46c0      	nop			; (mov r8, r8)
 800039c:	200000d8 	.word	0x200000d8

080003a0 <ah_draw_cursor>:


// Menu screen actions
//=======================================
void ah_draw_cursor(uint8_t position)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	0002      	movs	r2, r0
 80003a8:	1dfb      	adds	r3, r7, #7
 80003aa:	701a      	strb	r2, [r3, #0]
	st7565_drawcursor(LCD_Buffer, position);
 80003ac:	1dfb      	adds	r3, r7, #7
 80003ae:	781a      	ldrb	r2, [r3, #0]
 80003b0:	4b04      	ldr	r3, [pc, #16]	; (80003c4 <ah_draw_cursor+0x24>)
 80003b2:	0011      	movs	r1, r2
 80003b4:	0018      	movs	r0, r3
 80003b6:	f001 f8ad 	bl	8001514 <st7565_drawcursor>

}
 80003ba:	46c0      	nop			; (mov r8, r8)
 80003bc:	46bd      	mov	sp, r7
 80003be:	b002      	add	sp, #8
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	200000d8 	.word	0x200000d8

080003c8 <ah_menu>:

void ah_menu(menu_t type)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	0002      	movs	r2, r0
 80003d0:	1dfb      	adds	r3, r7, #7
 80003d2:	701a      	strb	r2, [r3, #0]
	st7565_drawmenu(LCD_Buffer, type);
 80003d4:	1dfb      	adds	r3, r7, #7
 80003d6:	781a      	ldrb	r2, [r3, #0]
 80003d8:	4b04      	ldr	r3, [pc, #16]	; (80003ec <ah_menu+0x24>)
 80003da:	0011      	movs	r1, r2
 80003dc:	0018      	movs	r0, r3
 80003de:	f001 f913 	bl	8001608 <st7565_drawmenu>
}
 80003e2:	46c0      	nop			; (mov r8, r8)
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b002      	add	sp, #8
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	200000d8 	.word	0x200000d8

080003f0 <ah_setcolor>:

// LED Actions
//=======================================
void ah_setcolor(color_preset_t color_preset)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	0002      	movs	r2, r0
 80003f8:	1dfb      	adds	r3, r7, #7
 80003fa:	701a      	strb	r2, [r3, #0]
	// TO BE CODED****** Set led color and PWM. Color presets. Feel free.
}
 80003fc:	46c0      	nop			; (mov r8, r8)
 80003fe:	46bd      	mov	sp, r7
 8000400:	b002      	add	sp, #8
 8000402:	bd80      	pop	{r7, pc}

08000404 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	0018      	movs	r0, r3
 800040e:	230c      	movs	r3, #12
 8000410:	001a      	movs	r2, r3
 8000412:	2100      	movs	r1, #0
 8000414:	f007 ffbe 	bl	8008394 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8000418:	4b26      	ldr	r3, [pc, #152]	; (80004b4 <MX_ADC_Init+0xb0>)
 800041a:	4a27      	ldr	r2, [pc, #156]	; (80004b8 <MX_ADC_Init+0xb4>)
 800041c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800041e:	4b25      	ldr	r3, [pc, #148]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000420:	2200      	movs	r2, #0
 8000422:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000424:	4b23      	ldr	r3, [pc, #140]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000426:	2200      	movs	r2, #0
 8000428:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800042a:	4b22      	ldr	r3, [pc, #136]	; (80004b4 <MX_ADC_Init+0xb0>)
 800042c:	2200      	movs	r2, #0
 800042e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000430:	4b20      	ldr	r3, [pc, #128]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000432:	2201      	movs	r2, #1
 8000434:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000436:	4b1f      	ldr	r3, [pc, #124]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000438:	2204      	movs	r2, #4
 800043a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800043c:	4b1d      	ldr	r3, [pc, #116]	; (80004b4 <MX_ADC_Init+0xb0>)
 800043e:	2200      	movs	r2, #0
 8000440:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000442:	4b1c      	ldr	r3, [pc, #112]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000444:	2200      	movs	r2, #0
 8000446:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000448:	4b1a      	ldr	r3, [pc, #104]	; (80004b4 <MX_ADC_Init+0xb0>)
 800044a:	2200      	movs	r2, #0
 800044c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800044e:	4b19      	ldr	r3, [pc, #100]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000450:	2200      	movs	r2, #0
 8000452:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000454:	4b17      	ldr	r3, [pc, #92]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000456:	22c2      	movs	r2, #194	; 0xc2
 8000458:	32ff      	adds	r2, #255	; 0xff
 800045a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800045c:	4b15      	ldr	r3, [pc, #84]	; (80004b4 <MX_ADC_Init+0xb0>)
 800045e:	2200      	movs	r2, #0
 8000460:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000462:	4b14      	ldr	r3, [pc, #80]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000464:	2224      	movs	r2, #36	; 0x24
 8000466:	2100      	movs	r1, #0
 8000468:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800046a:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <MX_ADC_Init+0xb0>)
 800046c:	2201      	movs	r2, #1
 800046e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000470:	4b10      	ldr	r3, [pc, #64]	; (80004b4 <MX_ADC_Init+0xb0>)
 8000472:	0018      	movs	r0, r3
 8000474:	f004 f886 	bl	8004584 <HAL_ADC_Init>
 8000478:	1e03      	subs	r3, r0, #0
 800047a:	d001      	beq.n	8000480 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800047c:	f001 fc72 	bl	8001d64 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	2200      	movs	r2, #0
 8000484:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000486:	1d3b      	adds	r3, r7, #4
 8000488:	2280      	movs	r2, #128	; 0x80
 800048a:	0152      	lsls	r2, r2, #5
 800048c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	2280      	movs	r2, #128	; 0x80
 8000492:	0552      	lsls	r2, r2, #21
 8000494:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000496:	1d3a      	adds	r2, r7, #4
 8000498:	4b06      	ldr	r3, [pc, #24]	; (80004b4 <MX_ADC_Init+0xb0>)
 800049a:	0011      	movs	r1, r2
 800049c:	0018      	movs	r0, r3
 800049e:	f004 fa81 	bl	80049a4 <HAL_ADC_ConfigChannel>
 80004a2:	1e03      	subs	r3, r0, #0
 80004a4:	d001      	beq.n	80004aa <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80004a6:	f001 fc5d 	bl	8001d64 <Error_Handler>
  }

}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	46bd      	mov	sp, r7
 80004ae:	b004      	add	sp, #16
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	20000044 	.word	0x20000044
 80004b8:	40012400 	.word	0x40012400

080004bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b08a      	sub	sp, #40	; 0x28
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c4:	2314      	movs	r3, #20
 80004c6:	18fb      	adds	r3, r7, r3
 80004c8:	0018      	movs	r0, r3
 80004ca:	2314      	movs	r3, #20
 80004cc:	001a      	movs	r2, r3
 80004ce:	2100      	movs	r1, #0
 80004d0:	f007 ff60 	bl	8008394 <memset>
  if(adcHandle->Instance==ADC1)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a1d      	ldr	r2, [pc, #116]	; (8000550 <HAL_ADC_MspInit+0x94>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d134      	bne.n	8000548 <HAL_ADC_MspInit+0x8c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80004de:	4b1d      	ldr	r3, [pc, #116]	; (8000554 <HAL_ADC_MspInit+0x98>)
 80004e0:	699a      	ldr	r2, [r3, #24]
 80004e2:	4b1c      	ldr	r3, [pc, #112]	; (8000554 <HAL_ADC_MspInit+0x98>)
 80004e4:	2180      	movs	r1, #128	; 0x80
 80004e6:	0089      	lsls	r1, r1, #2
 80004e8:	430a      	orrs	r2, r1
 80004ea:	619a      	str	r2, [r3, #24]
 80004ec:	4b19      	ldr	r3, [pc, #100]	; (8000554 <HAL_ADC_MspInit+0x98>)
 80004ee:	699a      	ldr	r2, [r3, #24]
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	009b      	lsls	r3, r3, #2
 80004f4:	4013      	ands	r3, r2
 80004f6:	613b      	str	r3, [r7, #16]
 80004f8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fa:	4b16      	ldr	r3, [pc, #88]	; (8000554 <HAL_ADC_MspInit+0x98>)
 80004fc:	695a      	ldr	r2, [r3, #20]
 80004fe:	4b15      	ldr	r3, [pc, #84]	; (8000554 <HAL_ADC_MspInit+0x98>)
 8000500:	2180      	movs	r1, #128	; 0x80
 8000502:	0289      	lsls	r1, r1, #10
 8000504:	430a      	orrs	r2, r1
 8000506:	615a      	str	r2, [r3, #20]
 8000508:	4b12      	ldr	r3, [pc, #72]	; (8000554 <HAL_ADC_MspInit+0x98>)
 800050a:	695a      	ldr	r2, [r3, #20]
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	029b      	lsls	r3, r3, #10
 8000510:	4013      	ands	r3, r2
 8000512:	60fb      	str	r3, [r7, #12]
 8000514:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = LEDTEMP_Pin;
 8000516:	2114      	movs	r1, #20
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2201      	movs	r2, #1
 800051c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	2203      	movs	r2, #3
 8000522:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(LEDTEMP_GPIO_Port, &GPIO_InitStruct);
 800052a:	187a      	adds	r2, r7, r1
 800052c:	2390      	movs	r3, #144	; 0x90
 800052e:	05db      	lsls	r3, r3, #23
 8000530:	0011      	movs	r1, r2
 8000532:	0018      	movs	r0, r3
 8000534:	f004 fc50 	bl	8004dd8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000538:	2200      	movs	r2, #0
 800053a:	2100      	movs	r1, #0
 800053c:	200c      	movs	r0, #12
 800053e:	f004 fbd3 	bl	8004ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000542:	200c      	movs	r0, #12
 8000544:	f004 fbe5 	bl	8004d12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000548:	46c0      	nop			; (mov r8, r8)
 800054a:	46bd      	mov	sp, r7
 800054c:	b00a      	add	sp, #40	; 0x28
 800054e:	bd80      	pop	{r7, pc}
 8000550:	40012400 	.word	0x40012400
 8000554:	40021000 	.word	0x40021000

08000558 <eh_get_event>:

static uint8_t  button_value_old =  0xffu;

//==============================================================================
  
event_t eh_get_event(void) {  
 8000558:	b590      	push	{r4, r7, lr}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
    // HAL_TIM_Base_Start_IT(&htim14)  -- Start timer
   
    
    //detect button events 
    
    uint8_t button_value = HAL_GPIO_ReadPin (SWUP_GPIO_Port, SWUP_Pin);
 800055e:	1dfc      	adds	r4, r7, #7
 8000560:	2380      	movs	r3, #128	; 0x80
 8000562:	021b      	lsls	r3, r3, #8
 8000564:	4a44      	ldr	r2, [pc, #272]	; (8000678 <eh_get_event+0x120>)
 8000566:	0019      	movs	r1, r3
 8000568:	0010      	movs	r0, r2
 800056a:	f004 fda5 	bl	80050b8 <HAL_GPIO_ReadPin>
 800056e:	0003      	movs	r3, r0
 8000570:	7023      	strb	r3, [r4, #0]
    button_value <<= 1;
 8000572:	1dfa      	adds	r2, r7, #7
 8000574:	1dfb      	adds	r3, r7, #7
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	18db      	adds	r3, r3, r3
 800057a:	7013      	strb	r3, [r2, #0]
    button_value |= HAL_GPIO_ReadPin (SWDN_GPIO_Port, SWDN_Pin);
 800057c:	2380      	movs	r3, #128	; 0x80
 800057e:	015b      	lsls	r3, r3, #5
 8000580:	4a3d      	ldr	r2, [pc, #244]	; (8000678 <eh_get_event+0x120>)
 8000582:	0019      	movs	r1, r3
 8000584:	0010      	movs	r0, r2
 8000586:	f004 fd97 	bl	80050b8 <HAL_GPIO_ReadPin>
 800058a:	0003      	movs	r3, r0
 800058c:	0019      	movs	r1, r3
 800058e:	1dfb      	adds	r3, r7, #7
 8000590:	1dfa      	adds	r2, r7, #7
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	430a      	orrs	r2, r1
 8000596:	701a      	strb	r2, [r3, #0]
    button_value <<= 1;
 8000598:	1dfa      	adds	r2, r7, #7
 800059a:	1dfb      	adds	r3, r7, #7
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	18db      	adds	r3, r3, r3
 80005a0:	7013      	strb	r3, [r2, #0]
    button_value |= HAL_GPIO_ReadPin (SWLT_GPIO_Port, SWLT_Pin);
 80005a2:	2380      	movs	r3, #128	; 0x80
 80005a4:	019b      	lsls	r3, r3, #6
 80005a6:	4a34      	ldr	r2, [pc, #208]	; (8000678 <eh_get_event+0x120>)
 80005a8:	0019      	movs	r1, r3
 80005aa:	0010      	movs	r0, r2
 80005ac:	f004 fd84 	bl	80050b8 <HAL_GPIO_ReadPin>
 80005b0:	0003      	movs	r3, r0
 80005b2:	0019      	movs	r1, r3
 80005b4:	1dfb      	adds	r3, r7, #7
 80005b6:	1dfa      	adds	r2, r7, #7
 80005b8:	7812      	ldrb	r2, [r2, #0]
 80005ba:	430a      	orrs	r2, r1
 80005bc:	701a      	strb	r2, [r3, #0]
    button_value <<= 1;
 80005be:	1dfa      	adds	r2, r7, #7
 80005c0:	1dfb      	adds	r3, r7, #7
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	18db      	adds	r3, r3, r3
 80005c6:	7013      	strb	r3, [r2, #0]
    button_value |= HAL_GPIO_ReadPin (SWRT_GPIO_Port, SWRT_Pin);
 80005c8:	4b2b      	ldr	r3, [pc, #172]	; (8000678 <eh_get_event+0x120>)
 80005ca:	2104      	movs	r1, #4
 80005cc:	0018      	movs	r0, r3
 80005ce:	f004 fd73 	bl	80050b8 <HAL_GPIO_ReadPin>
 80005d2:	0003      	movs	r3, r0
 80005d4:	0019      	movs	r1, r3
 80005d6:	1dfb      	adds	r3, r7, #7
 80005d8:	1dfa      	adds	r2, r7, #7
 80005da:	7812      	ldrb	r2, [r2, #0]
 80005dc:	430a      	orrs	r2, r1
 80005de:	701a      	strb	r2, [r3, #0]
    button_value <<= 1;
 80005e0:	1dfa      	adds	r2, r7, #7
 80005e2:	1dfb      	adds	r3, r7, #7
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	18db      	adds	r3, r3, r3
 80005e8:	7013      	strb	r3, [r2, #0]
    button_value |= HAL_GPIO_ReadPin (SWSL_GPIO_Port, SWSL_Pin);
 80005ea:	2380      	movs	r3, #128	; 0x80
 80005ec:	01db      	lsls	r3, r3, #7
 80005ee:	4a22      	ldr	r2, [pc, #136]	; (8000678 <eh_get_event+0x120>)
 80005f0:	0019      	movs	r1, r3
 80005f2:	0010      	movs	r0, r2
 80005f4:	f004 fd60 	bl	80050b8 <HAL_GPIO_ReadPin>
 80005f8:	0003      	movs	r3, r0
 80005fa:	0019      	movs	r1, r3
 80005fc:	1dfb      	adds	r3, r7, #7
 80005fe:	1dfa      	adds	r2, r7, #7
 8000600:	7812      	ldrb	r2, [r2, #0]
 8000602:	430a      	orrs	r2, r1
 8000604:	701a      	strb	r2, [r3, #0]
 
    uint8_t button_edge_pos = ~button_value_old & button_value;
 8000606:	4b1d      	ldr	r3, [pc, #116]	; (800067c <eh_get_event+0x124>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	b25b      	sxtb	r3, r3
 800060c:	43db      	mvns	r3, r3
 800060e:	b25b      	sxtb	r3, r3
 8000610:	1dfa      	adds	r2, r7, #7
 8000612:	7812      	ldrb	r2, [r2, #0]
 8000614:	b252      	sxtb	r2, r2
 8000616:	4013      	ands	r3, r2
 8000618:	b25a      	sxtb	r2, r3
 800061a:	1dbb      	adds	r3, r7, #6
 800061c:	701a      	strb	r2, [r3, #0]
    button_value_old = button_value;
 800061e:	4b17      	ldr	r3, [pc, #92]	; (800067c <eh_get_event+0x124>)
 8000620:	1dfa      	adds	r2, r7, #7
 8000622:	7812      	ldrb	r2, [r2, #0]
 8000624:	701a      	strb	r2, [r3, #0]
    
    if (button_edge_pos & BUTTON_UP_MASK) {
 8000626:	1dbb      	adds	r3, r7, #6
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2210      	movs	r2, #16
 800062c:	4013      	ands	r3, r2
 800062e:	d001      	beq.n	8000634 <eh_get_event+0xdc>
        return EV_BUTTON_UP;
 8000630:	2301      	movs	r3, #1
 8000632:	e01c      	b.n	800066e <eh_get_event+0x116>
    }
    else if (button_edge_pos & BUTTON_DN_MASK) {
 8000634:	1dbb      	adds	r3, r7, #6
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2208      	movs	r2, #8
 800063a:	4013      	ands	r3, r2
 800063c:	d001      	beq.n	8000642 <eh_get_event+0xea>
        return EV_BUTTON_DN;
 800063e:	2302      	movs	r3, #2
 8000640:	e015      	b.n	800066e <eh_get_event+0x116>
    }
    else if (button_edge_pos & BUTTON_LT_MASK) {
 8000642:	1dbb      	adds	r3, r7, #6
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	2204      	movs	r2, #4
 8000648:	4013      	ands	r3, r2
 800064a:	d001      	beq.n	8000650 <eh_get_event+0xf8>
        return EV_BUTTON_LT;
 800064c:	2303      	movs	r3, #3
 800064e:	e00e      	b.n	800066e <eh_get_event+0x116>
    }    
    else if (button_edge_pos & BUTTON_RT_MASK) {
 8000650:	1dbb      	adds	r3, r7, #6
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2202      	movs	r2, #2
 8000656:	4013      	ands	r3, r2
 8000658:	d001      	beq.n	800065e <eh_get_event+0x106>
        return EV_BUTTON_RT;
 800065a:	2304      	movs	r3, #4
 800065c:	e007      	b.n	800066e <eh_get_event+0x116>
    }    
    else if (button_edge_pos & BUTTON_SL_MASK) {
 800065e:	1dbb      	adds	r3, r7, #6
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2201      	movs	r2, #1
 8000664:	4013      	ands	r3, r2
 8000666:	d001      	beq.n	800066c <eh_get_event+0x114>
        return EV_BUTTON_SL;
 8000668:	2305      	movs	r3, #5
 800066a:	e000      	b.n	800066e <eh_get_event+0x116>
    } 
    
    return EV_NO_EVENT;
 800066c:	2300      	movs	r3, #0
}
 800066e:	0018      	movs	r0, r3
 8000670:	46bd      	mov	sp, r7
 8000672:	b003      	add	sp, #12
 8000674:	bd90      	pop	{r4, r7, pc}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	48000400 	.word	0x48000400
 800067c:	20000000 	.word	0x20000000

08000680 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b08b      	sub	sp, #44	; 0x2c
 8000684:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000686:	2414      	movs	r4, #20
 8000688:	193b      	adds	r3, r7, r4
 800068a:	0018      	movs	r0, r3
 800068c:	2314      	movs	r3, #20
 800068e:	001a      	movs	r2, r3
 8000690:	2100      	movs	r1, #0
 8000692:	f007 fe7f 	bl	8008394 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000696:	4b5c      	ldr	r3, [pc, #368]	; (8000808 <MX_GPIO_Init+0x188>)
 8000698:	695a      	ldr	r2, [r3, #20]
 800069a:	4b5b      	ldr	r3, [pc, #364]	; (8000808 <MX_GPIO_Init+0x188>)
 800069c:	2180      	movs	r1, #128	; 0x80
 800069e:	0309      	lsls	r1, r1, #12
 80006a0:	430a      	orrs	r2, r1
 80006a2:	615a      	str	r2, [r3, #20]
 80006a4:	4b58      	ldr	r3, [pc, #352]	; (8000808 <MX_GPIO_Init+0x188>)
 80006a6:	695a      	ldr	r2, [r3, #20]
 80006a8:	2380      	movs	r3, #128	; 0x80
 80006aa:	031b      	lsls	r3, r3, #12
 80006ac:	4013      	ands	r3, r2
 80006ae:	613b      	str	r3, [r7, #16]
 80006b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006b2:	4b55      	ldr	r3, [pc, #340]	; (8000808 <MX_GPIO_Init+0x188>)
 80006b4:	695a      	ldr	r2, [r3, #20]
 80006b6:	4b54      	ldr	r3, [pc, #336]	; (8000808 <MX_GPIO_Init+0x188>)
 80006b8:	2180      	movs	r1, #128	; 0x80
 80006ba:	03c9      	lsls	r1, r1, #15
 80006bc:	430a      	orrs	r2, r1
 80006be:	615a      	str	r2, [r3, #20]
 80006c0:	4b51      	ldr	r3, [pc, #324]	; (8000808 <MX_GPIO_Init+0x188>)
 80006c2:	695a      	ldr	r2, [r3, #20]
 80006c4:	2380      	movs	r3, #128	; 0x80
 80006c6:	03db      	lsls	r3, r3, #15
 80006c8:	4013      	ands	r3, r2
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b4e      	ldr	r3, [pc, #312]	; (8000808 <MX_GPIO_Init+0x188>)
 80006d0:	695a      	ldr	r2, [r3, #20]
 80006d2:	4b4d      	ldr	r3, [pc, #308]	; (8000808 <MX_GPIO_Init+0x188>)
 80006d4:	2180      	movs	r1, #128	; 0x80
 80006d6:	0289      	lsls	r1, r1, #10
 80006d8:	430a      	orrs	r2, r1
 80006da:	615a      	str	r2, [r3, #20]
 80006dc:	4b4a      	ldr	r3, [pc, #296]	; (8000808 <MX_GPIO_Init+0x188>)
 80006de:	695a      	ldr	r2, [r3, #20]
 80006e0:	2380      	movs	r3, #128	; 0x80
 80006e2:	029b      	lsls	r3, r3, #10
 80006e4:	4013      	ands	r3, r2
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ea:	4b47      	ldr	r3, [pc, #284]	; (8000808 <MX_GPIO_Init+0x188>)
 80006ec:	695a      	ldr	r2, [r3, #20]
 80006ee:	4b46      	ldr	r3, [pc, #280]	; (8000808 <MX_GPIO_Init+0x188>)
 80006f0:	2180      	movs	r1, #128	; 0x80
 80006f2:	02c9      	lsls	r1, r1, #11
 80006f4:	430a      	orrs	r2, r1
 80006f6:	615a      	str	r2, [r3, #20]
 80006f8:	4b43      	ldr	r3, [pc, #268]	; (8000808 <MX_GPIO_Init+0x188>)
 80006fa:	695a      	ldr	r2, [r3, #20]
 80006fc:	2380      	movs	r3, #128	; 0x80
 80006fe:	02db      	lsls	r3, r3, #11
 8000700:	4013      	ands	r3, r2
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCDBL_Pin|LCDCS_Pin|LCDRST_Pin|LCDA0_Pin 
 8000706:	2390      	movs	r3, #144	; 0x90
 8000708:	05db      	lsls	r3, r3, #23
 800070a:	2200      	movs	r2, #0
 800070c:	21fc      	movs	r1, #252	; 0xfc
 800070e:	0018      	movs	r0, r3
 8000710:	f004 fcef 	bl	80050f2 <HAL_GPIO_WritePin>
                          |LCDSI_Pin|LCDSCL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDRT_Pin|LEDDN_Pin|LEDUP_Pin|LEDLT_Pin 
 8000714:	493d      	ldr	r1, [pc, #244]	; (800080c <MX_GPIO_Init+0x18c>)
 8000716:	4b3e      	ldr	r3, [pc, #248]	; (8000810 <MX_GPIO_Init+0x190>)
 8000718:	2200      	movs	r2, #0
 800071a:	0018      	movs	r0, r3
 800071c:	f004 fce9 	bl	80050f2 <HAL_GPIO_WritePin>
                          |MCUIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin */
  GPIO_InitStruct.Pin = LCDBL_Pin|LCDCS_Pin|LCDRST_Pin|LCDA0_Pin 
 8000720:	193b      	adds	r3, r7, r4
 8000722:	22fc      	movs	r2, #252	; 0xfc
 8000724:	601a      	str	r2, [r3, #0]
                          |LCDSI_Pin|LCDSCL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000726:	193b      	adds	r3, r7, r4
 8000728:	2201      	movs	r2, #1
 800072a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	193b      	adds	r3, r7, r4
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000732:	193b      	adds	r3, r7, r4
 8000734:	2200      	movs	r2, #0
 8000736:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000738:	193a      	adds	r2, r7, r4
 800073a:	2390      	movs	r3, #144	; 0x90
 800073c:	05db      	lsls	r3, r3, #23
 800073e:	0011      	movs	r1, r2
 8000740:	0018      	movs	r0, r3
 8000742:	f004 fb49 	bl	8004dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEDRT_Pin|LEDDN_Pin|LEDUP_Pin|LEDLT_Pin;
 8000746:	0021      	movs	r1, r4
 8000748:	187b      	adds	r3, r7, r1
 800074a:	2233      	movs	r2, #51	; 0x33
 800074c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2211      	movs	r2, #17
 8000752:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2200      	movs	r2, #0
 8000758:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2200      	movs	r2, #0
 800075e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000760:	000c      	movs	r4, r1
 8000762:	187b      	adds	r3, r7, r1
 8000764:	4a2a      	ldr	r2, [pc, #168]	; (8000810 <MX_GPIO_Init+0x190>)
 8000766:	0019      	movs	r1, r3
 8000768:	0010      	movs	r0, r2
 800076a:	f004 fb35 	bl	8004dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = SWRT_Pin|SWDN_Pin|SWLT_Pin|SWUP_Pin 
 800076e:	0021      	movs	r1, r4
 8000770:	187b      	adds	r3, r7, r1
 8000772:	4a28      	ldr	r2, [pc, #160]	; (8000814 <MX_GPIO_Init+0x194>)
 8000774:	601a      	str	r2, [r3, #0]
                          |ESPIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000776:	187b      	adds	r3, r7, r1
 8000778:	2200      	movs	r2, #0
 800077a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000782:	000c      	movs	r4, r1
 8000784:	187b      	adds	r3, r7, r1
 8000786:	4a22      	ldr	r2, [pc, #136]	; (8000810 <MX_GPIO_Init+0x190>)
 8000788:	0019      	movs	r1, r3
 800078a:	0010      	movs	r0, r2
 800078c:	f004 fb24 	bl	8004dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWSL_Pin;
 8000790:	0021      	movs	r1, r4
 8000792:	187b      	adds	r3, r7, r1
 8000794:	2280      	movs	r2, #128	; 0x80
 8000796:	01d2      	lsls	r2, r2, #7
 8000798:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800079a:	187b      	adds	r3, r7, r1
 800079c:	4a1e      	ldr	r2, [pc, #120]	; (8000818 <MX_GPIO_Init+0x198>)
 800079e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SWSL_GPIO_Port, &GPIO_InitStruct);
 80007a6:	000c      	movs	r4, r1
 80007a8:	187b      	adds	r3, r7, r1
 80007aa:	4a19      	ldr	r2, [pc, #100]	; (8000810 <MX_GPIO_Init+0x190>)
 80007ac:	0019      	movs	r1, r3
 80007ae:	0010      	movs	r0, r2
 80007b0:	f004 fb12 	bl	8004dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PROX_Pin;
 80007b4:	0021      	movs	r1, r4
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	2208      	movs	r2, #8
 80007ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	4a17      	ldr	r2, [pc, #92]	; (800081c <MX_GPIO_Init+0x19c>)
 80007c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PROX_GPIO_Port, &GPIO_InitStruct);
 80007c8:	000c      	movs	r4, r1
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	4a10      	ldr	r2, [pc, #64]	; (8000810 <MX_GPIO_Init+0x190>)
 80007ce:	0019      	movs	r1, r3
 80007d0:	0010      	movs	r0, r2
 80007d2:	f004 fb01 	bl	8004dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCUIR_Pin;
 80007d6:	0021      	movs	r1, r4
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	2280      	movs	r2, #128	; 0x80
 80007dc:	0092      	lsls	r2, r2, #2
 80007de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2201      	movs	r2, #1
 80007e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2201      	movs	r2, #1
 80007ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MCUIR_GPIO_Port, &GPIO_InitStruct);
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	4a06      	ldr	r2, [pc, #24]	; (8000810 <MX_GPIO_Init+0x190>)
 80007f6:	0019      	movs	r1, r3
 80007f8:	0010      	movs	r0, r2
 80007fa:	f004 faed 	bl	8004dd8 <HAL_GPIO_Init>

}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	46bd      	mov	sp, r7
 8000802:	b00b      	add	sp, #44	; 0x2c
 8000804:	bd90      	pop	{r4, r7, pc}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	40021000 	.word	0x40021000
 800080c:	00000233 	.word	0x00000233
 8000810:	48000400 	.word	0x48000400
 8000814:	0000b104 	.word	0x0000b104
 8000818:	10310000 	.word	0x10310000
 800081c:	10110000 	.word	0x10110000

08000820 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000824:	4b1c      	ldr	r3, [pc, #112]	; (8000898 <MX_I2C2_Init+0x78>)
 8000826:	4a1d      	ldr	r2, [pc, #116]	; (800089c <MX_I2C2_Init+0x7c>)
 8000828:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0xA010B3FF;
 800082a:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <MX_I2C2_Init+0x78>)
 800082c:	4a1c      	ldr	r2, [pc, #112]	; (80008a0 <MX_I2C2_Init+0x80>)
 800082e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000830:	4b19      	ldr	r3, [pc, #100]	; (8000898 <MX_I2C2_Init+0x78>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000836:	4b18      	ldr	r3, [pc, #96]	; (8000898 <MX_I2C2_Init+0x78>)
 8000838:	2201      	movs	r2, #1
 800083a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800083c:	4b16      	ldr	r3, [pc, #88]	; (8000898 <MX_I2C2_Init+0x78>)
 800083e:	2200      	movs	r2, #0
 8000840:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <MX_I2C2_Init+0x78>)
 8000844:	2200      	movs	r2, #0
 8000846:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000848:	4b13      	ldr	r3, [pc, #76]	; (8000898 <MX_I2C2_Init+0x78>)
 800084a:	2200      	movs	r2, #0
 800084c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800084e:	4b12      	ldr	r3, [pc, #72]	; (8000898 <MX_I2C2_Init+0x78>)
 8000850:	2200      	movs	r2, #0
 8000852:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000854:	4b10      	ldr	r3, [pc, #64]	; (8000898 <MX_I2C2_Init+0x78>)
 8000856:	2200      	movs	r2, #0
 8000858:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800085a:	4b0f      	ldr	r3, [pc, #60]	; (8000898 <MX_I2C2_Init+0x78>)
 800085c:	0018      	movs	r0, r3
 800085e:	f004 fc65 	bl	800512c <HAL_I2C_Init>
 8000862:	1e03      	subs	r3, r0, #0
 8000864:	d001      	beq.n	800086a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000866:	f001 fa7d 	bl	8001d64 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 800086a:	2380      	movs	r3, #128	; 0x80
 800086c:	015a      	lsls	r2, r3, #5
 800086e:	4b0a      	ldr	r3, [pc, #40]	; (8000898 <MX_I2C2_Init+0x78>)
 8000870:	0011      	movs	r1, r2
 8000872:	0018      	movs	r0, r3
 8000874:	f005 fa58 	bl	8005d28 <HAL_I2CEx_ConfigAnalogFilter>
 8000878:	1e03      	subs	r3, r0, #0
 800087a:	d001      	beq.n	8000880 <MX_I2C2_Init+0x60>
  {
    Error_Handler();
 800087c:	f001 fa72 	bl	8001d64 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000880:	4b05      	ldr	r3, [pc, #20]	; (8000898 <MX_I2C2_Init+0x78>)
 8000882:	2100      	movs	r1, #0
 8000884:	0018      	movs	r0, r3
 8000886:	f005 fa9b 	bl	8005dc0 <HAL_I2CEx_ConfigDigitalFilter>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <MX_I2C2_Init+0x72>
  {
    Error_Handler();
 800088e:	f001 fa69 	bl	8001d64 <Error_Handler>
  }

}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	20000084 	.word	0x20000084
 800089c:	40005800 	.word	0x40005800
 80008a0:	a010b3ff 	.word	0xa010b3ff

080008a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08a      	sub	sp, #40	; 0x28
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ac:	2314      	movs	r3, #20
 80008ae:	18fb      	adds	r3, r7, r3
 80008b0:	0018      	movs	r0, r3
 80008b2:	2314      	movs	r3, #20
 80008b4:	001a      	movs	r2, r3
 80008b6:	2100      	movs	r1, #0
 80008b8:	f007 fd6c 	bl	8008394 <memset>
  if(i2cHandle->Instance==I2C2)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a20      	ldr	r2, [pc, #128]	; (8000944 <HAL_I2C_MspInit+0xa0>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d13a      	bne.n	800093c <HAL_I2C_MspInit+0x98>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c6:	4b20      	ldr	r3, [pc, #128]	; (8000948 <HAL_I2C_MspInit+0xa4>)
 80008c8:	695a      	ldr	r2, [r3, #20]
 80008ca:	4b1f      	ldr	r3, [pc, #124]	; (8000948 <HAL_I2C_MspInit+0xa4>)
 80008cc:	2180      	movs	r1, #128	; 0x80
 80008ce:	02c9      	lsls	r1, r1, #11
 80008d0:	430a      	orrs	r2, r1
 80008d2:	615a      	str	r2, [r3, #20]
 80008d4:	4b1c      	ldr	r3, [pc, #112]	; (8000948 <HAL_I2C_MspInit+0xa4>)
 80008d6:	695a      	ldr	r2, [r3, #20]
 80008d8:	2380      	movs	r3, #128	; 0x80
 80008da:	02db      	lsls	r3, r3, #11
 80008dc:	4013      	ands	r3, r2
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80008e2:	2114      	movs	r1, #20
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	22c0      	movs	r2, #192	; 0xc0
 80008e8:	0112      	lsls	r2, r2, #4
 80008ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2212      	movs	r2, #18
 80008f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	2201      	movs	r2, #1
 80008f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	2203      	movs	r2, #3
 80008fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	2201      	movs	r2, #1
 8000902:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000904:	187b      	adds	r3, r7, r1
 8000906:	4a11      	ldr	r2, [pc, #68]	; (800094c <HAL_I2C_MspInit+0xa8>)
 8000908:	0019      	movs	r1, r3
 800090a:	0010      	movs	r0, r2
 800090c:	f004 fa64 	bl	8004dd8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000910:	4b0d      	ldr	r3, [pc, #52]	; (8000948 <HAL_I2C_MspInit+0xa4>)
 8000912:	69da      	ldr	r2, [r3, #28]
 8000914:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <HAL_I2C_MspInit+0xa4>)
 8000916:	2180      	movs	r1, #128	; 0x80
 8000918:	03c9      	lsls	r1, r1, #15
 800091a:	430a      	orrs	r2, r1
 800091c:	61da      	str	r2, [r3, #28]
 800091e:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <HAL_I2C_MspInit+0xa4>)
 8000920:	69da      	ldr	r2, [r3, #28]
 8000922:	2380      	movs	r3, #128	; 0x80
 8000924:	03db      	lsls	r3, r3, #15
 8000926:	4013      	ands	r3, r2
 8000928:	60fb      	str	r3, [r7, #12]
 800092a:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_IRQn, 2, 0);
 800092c:	2200      	movs	r2, #0
 800092e:	2102      	movs	r1, #2
 8000930:	2018      	movs	r0, #24
 8000932:	f004 f9d9 	bl	8004ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 8000936:	2018      	movs	r0, #24
 8000938:	f004 f9eb 	bl	8004d12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800093c:	46c0      	nop			; (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	b00a      	add	sp, #40	; 0x28
 8000942:	bd80      	pop	{r7, pc}
 8000944:	40005800 	.word	0x40005800
 8000948:	40021000 	.word	0x40021000
 800094c:	48000400 	.word	0x48000400

08000950 <CMD>:

#define LCDWIDTH 128
#define LCDHEIGHT 64

// Send command
void CMD(uint8_t command) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	0002      	movs	r2, r0
 8000958:	1dfb      	adds	r3, r7, #7
 800095a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(ST7565_PORT, ST7565_A0_PIN, GPIO_PIN_RESET);
 800095c:	2390      	movs	r3, #144	; 0x90
 800095e:	05db      	lsls	r3, r3, #23
 8000960:	2200      	movs	r2, #0
 8000962:	2120      	movs	r1, #32
 8000964:	0018      	movs	r0, r3
 8000966:	f004 fbc4 	bl	80050f2 <HAL_GPIO_WritePin>
		st7565_sendbyte(command);
 800096a:	1dfb      	adds	r3, r7, #7
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	0018      	movs	r0, r3
 8000970:	f000 f874 	bl	8000a5c <st7565_sendbyte>
}
 8000974:	46c0      	nop			; (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	b002      	add	sp, #8
 800097a:	bd80      	pop	{r7, pc}

0800097c <DATA>:

// Send data
void DATA(uint8_t data) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	0002      	movs	r2, r0
 8000984:	1dfb      	adds	r3, r7, #7
 8000986:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_A0_PIN, GPIO_PIN_SET);
 8000988:	2390      	movs	r3, #144	; 0x90
 800098a:	05db      	lsls	r3, r3, #23
 800098c:	2201      	movs	r2, #1
 800098e:	2120      	movs	r1, #32
 8000990:	0018      	movs	r0, r3
 8000992:	f004 fbae 	bl	80050f2 <HAL_GPIO_WritePin>
	st7565_sendbyte(data);
 8000996:	1dfb      	adds	r3, r7, #7
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	0018      	movs	r0, r3
 800099c:	f000 f85e 	bl	8000a5c <st7565_sendbyte>
}
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b002      	add	sp, #8
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <DELAY>:

// Delay in ms
void DELAY(uint32_t delay)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	HAL_Delay(delay);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	0018      	movs	r0, r3
 80009b4:	f003 fdc4 	bl	8004540 <HAL_Delay>
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b002      	add	sp, #8
 80009be:	bd80      	pop	{r7, pc}

080009c0 <st7565_write_buffer>:

//Renders the buffer contents
void st7565_write_buffer(uint8_t *buffer) {
 80009c0:	b590      	push	{r4, r7, lr}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
	uint8_t c, p;
	for (p = 0; p < 8; p++) {
 80009c8:	230e      	movs	r3, #14
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]
 80009d0:	e039      	b.n	8000a46 <st7565_write_buffer+0x86>
		CMD(ST7565_CMD_SET_PAGE | pagemap[p]);
 80009d2:	230e      	movs	r3, #14
 80009d4:	18fb      	adds	r3, r7, r3
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	4a1f      	ldr	r2, [pc, #124]	; (8000a58 <st7565_write_buffer+0x98>)
 80009da:	5cd3      	ldrb	r3, [r2, r3]
 80009dc:	2250      	movs	r2, #80	; 0x50
 80009de:	4252      	negs	r2, r2
 80009e0:	4313      	orrs	r3, r2
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	0018      	movs	r0, r3
 80009e6:	f7ff ffb3 	bl	8000950 <CMD>
		CMD(ST7565_CMD_SET_COLUMN_LOWER | (0x0 & 0xf));
 80009ea:	2000      	movs	r0, #0
 80009ec:	f7ff ffb0 	bl	8000950 <CMD>
		CMD(ST7565_CMD_SET_COLUMN_UPPER | ((0x0 >> 4) & 0xf));
 80009f0:	2010      	movs	r0, #16
 80009f2:	f7ff ffad 	bl	8000950 <CMD>
		CMD(ST7565_CMD_RMW);
 80009f6:	20e0      	movs	r0, #224	; 0xe0
 80009f8:	f7ff ffaa 	bl	8000950 <CMD>
		//DATA(0xff);
		for (c = 0; c < 128; c++) {
 80009fc:	230f      	movs	r3, #15
 80009fe:	18fb      	adds	r3, r7, r3
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
 8000a04:	e013      	b.n	8000a2e <st7565_write_buffer+0x6e>
			DATA(buffer[(128 * p) + c]);
 8000a06:	230e      	movs	r3, #14
 8000a08:	18fb      	adds	r3, r7, r3
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	01da      	lsls	r2, r3, #7
 8000a0e:	240f      	movs	r4, #15
 8000a10:	193b      	adds	r3, r7, r4
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	18d3      	adds	r3, r2, r3
 8000a16:	001a      	movs	r2, r3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	189b      	adds	r3, r3, r2
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f7ff ffac 	bl	800097c <DATA>
		for (c = 0; c < 128; c++) {
 8000a24:	193b      	adds	r3, r7, r4
 8000a26:	781a      	ldrb	r2, [r3, #0]
 8000a28:	193b      	adds	r3, r7, r4
 8000a2a:	3201      	adds	r2, #1
 8000a2c:	701a      	strb	r2, [r3, #0]
 8000a2e:	230f      	movs	r3, #15
 8000a30:	18fb      	adds	r3, r7, r3
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	b25b      	sxtb	r3, r3
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	dae5      	bge.n	8000a06 <st7565_write_buffer+0x46>
	for (p = 0; p < 8; p++) {
 8000a3a:	210e      	movs	r1, #14
 8000a3c:	187b      	adds	r3, r7, r1
 8000a3e:	781a      	ldrb	r2, [r3, #0]
 8000a40:	187b      	adds	r3, r7, r1
 8000a42:	3201      	adds	r2, #1
 8000a44:	701a      	strb	r2, [r3, #0]
 8000a46:	230e      	movs	r3, #14
 8000a48:	18fb      	adds	r3, r7, r3
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	2b07      	cmp	r3, #7
 8000a4e:	d9c0      	bls.n	80009d2 <st7565_write_buffer+0x12>
		}
	}
}
 8000a50:	46c0      	nop			; (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b005      	add	sp, #20
 8000a56:	bd90      	pop	{r4, r7, pc}
 8000a58:	20000004 	.word	0x20000004

08000a5c <st7565_sendbyte>:

// Simulates an SPI write using GPIO
// with byte, The byte to send
void st7565_sendbyte(uint8_t byte) {
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	0002      	movs	r2, r0
 8000a64:	1dfb      	adds	r3, r7, #7
 8000a66:	701a      	strb	r2, [r3, #0]
	int8_t i;
	// Make sure clock pin starts high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_SCLK_PIN, GPIO_PIN_SET);
 8000a68:	2390      	movs	r3, #144	; 0x90
 8000a6a:	05db      	lsls	r3, r3, #23
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	2180      	movs	r1, #128	; 0x80
 8000a70:	0018      	movs	r0, r3
 8000a72:	f004 fb3e 	bl	80050f2 <HAL_GPIO_WritePin>
	// Write from MSB to LSB
	for (i = 7; i >= 0; i--) {
 8000a76:	230f      	movs	r3, #15
 8000a78:	18fb      	adds	r3, r7, r3
 8000a7a:	2207      	movs	r2, #7
 8000a7c:	701a      	strb	r2, [r3, #0]
 8000a7e:	e027      	b.n	8000ad0 <st7565_sendbyte+0x74>
		// Set clock pin low
		HAL_GPIO_WritePin(ST7565_PORT, ST7565_SCLK_PIN, GPIO_PIN_RESET);
 8000a80:	2390      	movs	r3, #144	; 0x90
 8000a82:	05db      	lsls	r3, r3, #23
 8000a84:	2200      	movs	r2, #0
 8000a86:	2180      	movs	r1, #128	; 0x80
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f004 fb32 	bl	80050f2 <HAL_GPIO_WritePin>
		// Set data pin high or low depending on the value of the current bit
		HAL_GPIO_WritePin(ST7565_PORT, ST7565_SDAT_PIN,	byte & (1 << i) ? 1 : 0);
 8000a8e:	1dfb      	adds	r3, r7, #7
 8000a90:	781a      	ldrb	r2, [r3, #0]
 8000a92:	240f      	movs	r4, #15
 8000a94:	193b      	adds	r3, r7, r4
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	b25b      	sxtb	r3, r3
 8000a9a:	411a      	asrs	r2, r3
 8000a9c:	0013      	movs	r3, r2
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	2390      	movs	r3, #144	; 0x90
 8000aa8:	05db      	lsls	r3, r3, #23
 8000aaa:	2140      	movs	r1, #64	; 0x40
 8000aac:	0018      	movs	r0, r3
 8000aae:	f004 fb20 	bl	80050f2 <HAL_GPIO_WritePin>
		// Set clock pin high
		HAL_GPIO_WritePin(ST7565_PORT, ST7565_SCLK_PIN, GPIO_PIN_SET);
 8000ab2:	2390      	movs	r3, #144	; 0x90
 8000ab4:	05db      	lsls	r3, r3, #23
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	2180      	movs	r1, #128	; 0x80
 8000aba:	0018      	movs	r0, r3
 8000abc:	f004 fb19 	bl	80050f2 <HAL_GPIO_WritePin>
	for (i = 7; i >= 0; i--) {
 8000ac0:	193b      	adds	r3, r7, r4
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b25b      	sxtb	r3, r3
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	3b01      	subs	r3, #1
 8000aca:	b2da      	uxtb	r2, r3
 8000acc:	193b      	adds	r3, r7, r4
 8000ace:	701a      	strb	r2, [r3, #0]
 8000ad0:	230f      	movs	r3, #15
 8000ad2:	18fb      	adds	r3, r7, r3
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ad8:	d9d2      	bls.n	8000a80 <st7565_sendbyte+0x24>
	}
}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	46bd      	mov	sp, r7
 8000ade:	b005      	add	sp, #20
 8000ae0:	bd90      	pop	{r4, r7, pc}

08000ae2 <st7565_init>:

//Initialises the ST7565 LCD display
void st7565_init(void) {
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	af00      	add	r7, sp, #0
	// Set clock pin to high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_SCLK_PIN, GPIO_PIN_SET);
 8000ae6:	2390      	movs	r3, #144	; 0x90
 8000ae8:	05db      	lsls	r3, r3, #23
 8000aea:	2201      	movs	r2, #1
 8000aec:	2180      	movs	r1, #128	; 0x80
 8000aee:	0018      	movs	r0, r3
 8000af0:	f004 faff 	bl	80050f2 <HAL_GPIO_WritePin>
	// Set data pin to output and high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_SDAT_PIN, GPIO_PIN_SET);
 8000af4:	2390      	movs	r3, #144	; 0x90
 8000af6:	05db      	lsls	r3, r3, #23
 8000af8:	2201      	movs	r2, #1
 8000afa:	2140      	movs	r1, #64	; 0x40
 8000afc:	0018      	movs	r0, r3
 8000afe:	f004 faf8 	bl	80050f2 <HAL_GPIO_WritePin>
	// Configure backlight A+ pin to output and set high (off)
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_BL_PIN, GPIO_PIN_SET);
 8000b02:	2390      	movs	r3, #144	; 0x90
 8000b04:	05db      	lsls	r3, r3, #23
 8000b06:	2201      	movs	r2, #1
 8000b08:	2104      	movs	r1, #4
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f004 faf1 	bl	80050f2 <HAL_GPIO_WritePin>

	// Configure A0 pin to output and set high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_A0_PIN, GPIO_PIN_SET);
 8000b10:	2390      	movs	r3, #144	; 0x90
 8000b12:	05db      	lsls	r3, r3, #23
 8000b14:	2201      	movs	r2, #1
 8000b16:	2120      	movs	r1, #32
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f004 faea 	bl	80050f2 <HAL_GPIO_WritePin>

	// Configure Reset pin and set high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_RST_PIN, GPIO_PIN_SET);
 8000b1e:	2390      	movs	r3, #144	; 0x90
 8000b20:	05db      	lsls	r3, r3, #23
 8000b22:	2201      	movs	r2, #1
 8000b24:	2110      	movs	r1, #16
 8000b26:	0018      	movs	r0, r3
 8000b28:	f004 fae3 	bl	80050f2 <HAL_GPIO_WritePin>

	// Configure select pin and set high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_CS_PIN, GPIO_PIN_SET);
 8000b2c:	2390      	movs	r3, #144	; 0x90
 8000b2e:	05db      	lsls	r3, r3, #23
 8000b30:	2201      	movs	r2, #1
 8000b32:	2108      	movs	r1, #8
 8000b34:	0018      	movs	r0, r3
 8000b36:	f004 fadc 	bl	80050f2 <HAL_GPIO_WritePin>

	// Reset
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_CS_PIN, GPIO_PIN_RESET);    // Set CS low
 8000b3a:	2390      	movs	r3, #144	; 0x90
 8000b3c:	05db      	lsls	r3, r3, #23
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2108      	movs	r1, #8
 8000b42:	0018      	movs	r0, r3
 8000b44:	f004 fad5 	bl	80050f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_RST_PIN, GPIO_PIN_RESET);   // Set reset low
 8000b48:	2390      	movs	r3, #144	; 0x90
 8000b4a:	05db      	lsls	r3, r3, #23
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2110      	movs	r1, #16
 8000b50:	0018      	movs	r0, r3
 8000b52:	f004 face 	bl	80050f2 <HAL_GPIO_WritePin>
	DELAY(500);                // Wait 500mS
 8000b56:	23fa      	movs	r3, #250	; 0xfa
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f7ff ff24 	bl	80009a8 <DELAY>
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_RST_PIN, GPIO_PIN_SET);   // Set reset high
 8000b60:	2390      	movs	r3, #144	; 0x90
 8000b62:	05db      	lsls	r3, r3, #23
 8000b64:	2201      	movs	r2, #1
 8000b66:	2110      	movs	r1, #16
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f004 fac2 	bl	80050f2 <HAL_GPIO_WritePin>

	// Configure Display
	CMD(ST7565_CMD_SET_BIAS_7);                         // LCD Bias Select
 8000b6e:	20a3      	movs	r0, #163	; 0xa3
 8000b70:	f7ff feee 	bl	8000950 <CMD>
	CMD(ST7565_CMD_SET_ADC_NORMAL);                     // ADC Select
 8000b74:	20a0      	movs	r0, #160	; 0xa0
 8000b76:	f7ff feeb 	bl	8000950 <CMD>
	CMD(ST7565_CMD_SET_COM_NORMAL);                     // SHL Select
 8000b7a:	20c0      	movs	r0, #192	; 0xc0
 8000b7c:	f7ff fee8 	bl	8000950 <CMD>
	CMD(ST7565_CMD_SET_DISP_START_LINE);                // Initial Display Line
 8000b80:	2040      	movs	r0, #64	; 0x40
 8000b82:	f7ff fee5 	bl	8000950 <CMD>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x04); // Turn on voltage converter (VC=1, VR=0, VF=0)
 8000b86:	202c      	movs	r0, #44	; 0x2c
 8000b88:	f7ff fee2 	bl	8000950 <CMD>
	DELAY(50);                // Wait 50mS
 8000b8c:	2032      	movs	r0, #50	; 0x32
 8000b8e:	f7ff ff0b 	bl	80009a8 <DELAY>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x06); // Turn on voltage regulator (VC=1, VR=1, VF=0)
 8000b92:	202e      	movs	r0, #46	; 0x2e
 8000b94:	f7ff fedc 	bl	8000950 <CMD>
	DELAY(50);                // Wait 50mS
 8000b98:	2032      	movs	r0, #50	; 0x32
 8000b9a:	f7ff ff05 	bl	80009a8 <DELAY>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x07);        // Turn on voltage follower
 8000b9e:	202f      	movs	r0, #47	; 0x2f
 8000ba0:	f7ff fed6 	bl	8000950 <CMD>
	DELAY(10);                // Wait 10mS
 8000ba4:	200a      	movs	r0, #10
 8000ba6:	f7ff feff 	bl	80009a8 <DELAY>
	CMD(ST7565_CMD_SET_RESISTOR_RATIO | 0x6);       // Set LCD operating voltage
 8000baa:	2026      	movs	r0, #38	; 0x26
 8000bac:	f7ff fed0 	bl	8000950 <CMD>

	// Turn display on
	CMD(ST7565_CMD_DISPLAY_ON);
 8000bb0:	20af      	movs	r0, #175	; 0xaf
 8000bb2:	f7ff fecd 	bl	8000950 <CMD>
	CMD(ST7565_CMD_SET_ALLPTS_NORMAL);
 8000bb6:	20a4      	movs	r0, #164	; 0xa4
 8000bb8:	f7ff feca 	bl	8000950 <CMD>
	st7565_set_brightness(0x18);
 8000bbc:	2018      	movs	r0, #24
 8000bbe:	f000 f811 	bl	8000be4 <st7565_set_brightness>
	st7565_clear_screen();
 8000bc2:	f000 f824 	bl	8000c0e <st7565_clear_screen>
	//Write the Adafruit-Logo, clear the buffer, wait and fade out
	//st7565_write_buffer(logosenso_glcd_bmp);
	//st7565_clear_buffer(logosenso_glcd_bmp);
	//DELAY(800);
	//st7565_fade_out(24);
}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <st7565_backlight_enable>:

//Enables the backlight
void st7565_backlight_enable(void) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin( ST7565_PORT, ST7565_BL_PIN, GPIO_PIN_SET);
 8000bd0:	2390      	movs	r3, #144	; 0x90
 8000bd2:	05db      	lsls	r3, r3, #23
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	2104      	movs	r1, #4
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f004 fa8a 	bl	80050f2 <HAL_GPIO_WritePin>
}
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <st7565_set_brightness>:
void st7565_backlight_disable(void) {
	HAL_GPIO_WritePin( ST7565_PORT, ST7565_BL_PIN, GPIO_PIN_RESET);
}

//Sets the display brightness
void st7565_set_brightness(uint8_t val) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	0002      	movs	r2, r0
 8000bec:	1dfb      	adds	r3, r7, #7
 8000bee:	701a      	strb	r2, [r3, #0]
	CMD(ST7565_CMD_SET_VOLUME_FIRST);
 8000bf0:	2081      	movs	r0, #129	; 0x81
 8000bf2:	f7ff fead 	bl	8000950 <CMD>
	CMD(ST7565_CMD_SET_VOLUME_SECOND | (val & 0x3f));
 8000bf6:	1dfb      	adds	r3, r7, #7
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	223f      	movs	r2, #63	; 0x3f
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	0018      	movs	r0, r3
 8000c02:	f7ff fea5 	bl	8000950 <CMD>
}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <st7565_clear_screen>:
		DELAY(100);
	}
}

//Clears the screen
void st7565_clear_screen(void) {
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
	uint8_t p, c;
	for (p = 0; p < 8; p++) {
 8000c14:	1dfb      	adds	r3, r7, #7
 8000c16:	2200      	movs	r2, #0
 8000c18:	701a      	strb	r2, [r3, #0]
 8000c1a:	e031      	b.n	8000c80 <st7565_clear_screen+0x72>
		CMD(ST7565_CMD_SET_PAGE | p);
 8000c1c:	1dfb      	adds	r3, r7, #7
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	2250      	movs	r2, #80	; 0x50
 8000c22:	4252      	negs	r2, r2
 8000c24:	4313      	orrs	r3, r2
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	0018      	movs	r0, r3
 8000c2a:	f7ff fe91 	bl	8000950 <CMD>
		for (c = 0; c < 129; c++) {
 8000c2e:	1dbb      	adds	r3, r7, #6
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
 8000c34:	e01b      	b.n	8000c6e <st7565_clear_screen+0x60>
			CMD(ST7565_CMD_SET_COLUMN_LOWER | (c & 0xf));
 8000c36:	1dbb      	adds	r3, r7, #6
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	220f      	movs	r2, #15
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	0018      	movs	r0, r3
 8000c42:	f7ff fe85 	bl	8000950 <CMD>
			CMD(ST7565_CMD_SET_COLUMN_UPPER | ((c >> 4) & 0xf));
 8000c46:	1dbb      	adds	r3, r7, #6
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	091b      	lsrs	r3, r3, #4
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	b25b      	sxtb	r3, r3
 8000c50:	2210      	movs	r2, #16
 8000c52:	4313      	orrs	r3, r2
 8000c54:	b25b      	sxtb	r3, r3
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f7ff fe79 	bl	8000950 <CMD>
			DATA(0x0);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff fe8c 	bl	800097c <DATA>
		for (c = 0; c < 129; c++) {
 8000c64:	1dbb      	adds	r3, r7, #6
 8000c66:	781a      	ldrb	r2, [r3, #0]
 8000c68:	1dbb      	adds	r3, r7, #6
 8000c6a:	3201      	adds	r2, #1
 8000c6c:	701a      	strb	r2, [r3, #0]
 8000c6e:	1dbb      	adds	r3, r7, #6
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2b80      	cmp	r3, #128	; 0x80
 8000c74:	d9df      	bls.n	8000c36 <st7565_clear_screen+0x28>
	for (p = 0; p < 8; p++) {
 8000c76:	1dfb      	adds	r3, r7, #7
 8000c78:	781a      	ldrb	r2, [r3, #0]
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	3201      	adds	r2, #1
 8000c7e:	701a      	strb	r2, [r3, #0]
 8000c80:	1dfb      	adds	r3, r7, #7
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b07      	cmp	r3, #7
 8000c86:	d9c9      	bls.n	8000c1c <st7565_clear_screen+0xe>
		}
	}
}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b002      	add	sp, #8
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <st7565_clear_buffer>:

// clear everything
void st7565_clear_buffer(uint8_t *buff) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	memset(buff, 0, 1024);
 8000c98:	2380      	movs	r3, #128	; 0x80
 8000c9a:	00da      	lsls	r2, r3, #3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f007 fb77 	bl	8008394 <memset>
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b002      	add	sp, #8
 8000cac:	bd80      	pop	{r7, pc}

08000cae <st7565_setpixel>:
#define XPOS 0
#define YPOS 1
#define DELTAY 2

//set *pixel on *x/*y with *color
void st7565_setpixel(uint8_t *buff, uint8_t x, uint8_t y, uint8_t color) {
 8000cae:	b590      	push	{r4, r7, lr}
 8000cb0:	b083      	sub	sp, #12
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
 8000cb6:	000c      	movs	r4, r1
 8000cb8:	0010      	movs	r0, r2
 8000cba:	0019      	movs	r1, r3
 8000cbc:	1cfb      	adds	r3, r7, #3
 8000cbe:	1c22      	adds	r2, r4, #0
 8000cc0:	701a      	strb	r2, [r3, #0]
 8000cc2:	1cbb      	adds	r3, r7, #2
 8000cc4:	1c02      	adds	r2, r0, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
 8000cc8:	1c7b      	adds	r3, r7, #1
 8000cca:	1c0a      	adds	r2, r1, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
	if ((x >= LCDWIDTH) || (y >= LCDHEIGHT))
 8000cce:	1cfb      	adds	r3, r7, #3
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	b25b      	sxtb	r3, r3
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	db51      	blt.n	8000d7c <st7565_setpixel+0xce>
 8000cd8:	1cbb      	adds	r3, r7, #2
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b3f      	cmp	r3, #63	; 0x3f
 8000cde:	d84d      	bhi.n	8000d7c <st7565_setpixel+0xce>
		return;
// x is which column

	if (color)
 8000ce0:	1c7b      	adds	r3, r7, #1
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d023      	beq.n	8000d30 <st7565_setpixel+0x82>
		buff[x + (y / 8) * 128] |= (1 << (7 - (y % 8)));
 8000ce8:	1cfb      	adds	r3, r7, #3
 8000cea:	781a      	ldrb	r2, [r3, #0]
 8000cec:	1cbb      	adds	r3, r7, #2
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	08db      	lsrs	r3, r3, #3
 8000cf2:	b2d8      	uxtb	r0, r3
 8000cf4:	0003      	movs	r3, r0
 8000cf6:	01db      	lsls	r3, r3, #7
 8000cf8:	18d3      	adds	r3, r2, r3
 8000cfa:	001a      	movs	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	189b      	adds	r3, r3, r2
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	b25a      	sxtb	r2, r3
 8000d04:	1cbb      	adds	r3, r7, #2
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	43db      	mvns	r3, r3
 8000d0a:	2107      	movs	r1, #7
 8000d0c:	400b      	ands	r3, r1
 8000d0e:	2101      	movs	r1, #1
 8000d10:	4099      	lsls	r1, r3
 8000d12:	000b      	movs	r3, r1
 8000d14:	b25b      	sxtb	r3, r3
 8000d16:	4313      	orrs	r3, r2
 8000d18:	b259      	sxtb	r1, r3
 8000d1a:	1cfb      	adds	r3, r7, #3
 8000d1c:	781a      	ldrb	r2, [r3, #0]
 8000d1e:	0003      	movs	r3, r0
 8000d20:	01db      	lsls	r3, r3, #7
 8000d22:	18d3      	adds	r3, r2, r3
 8000d24:	001a      	movs	r2, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	189b      	adds	r3, r3, r2
 8000d2a:	b2ca      	uxtb	r2, r1
 8000d2c:	701a      	strb	r2, [r3, #0]
 8000d2e:	e026      	b.n	8000d7e <st7565_setpixel+0xd0>
	else
		buff[x + (y / 8) * 128] &= ~(1 << (7 - (y % 8)));
 8000d30:	1cfb      	adds	r3, r7, #3
 8000d32:	781a      	ldrb	r2, [r3, #0]
 8000d34:	1cbb      	adds	r3, r7, #2
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	08db      	lsrs	r3, r3, #3
 8000d3a:	b2d8      	uxtb	r0, r3
 8000d3c:	0003      	movs	r3, r0
 8000d3e:	01db      	lsls	r3, r3, #7
 8000d40:	18d3      	adds	r3, r2, r3
 8000d42:	001a      	movs	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	189b      	adds	r3, r3, r2
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	b25b      	sxtb	r3, r3
 8000d4c:	1cba      	adds	r2, r7, #2
 8000d4e:	7812      	ldrb	r2, [r2, #0]
 8000d50:	43d2      	mvns	r2, r2
 8000d52:	2107      	movs	r1, #7
 8000d54:	400a      	ands	r2, r1
 8000d56:	2101      	movs	r1, #1
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	000a      	movs	r2, r1
 8000d5c:	b252      	sxtb	r2, r2
 8000d5e:	43d2      	mvns	r2, r2
 8000d60:	b252      	sxtb	r2, r2
 8000d62:	4013      	ands	r3, r2
 8000d64:	b259      	sxtb	r1, r3
 8000d66:	1cfb      	adds	r3, r7, #3
 8000d68:	781a      	ldrb	r2, [r3, #0]
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	01db      	lsls	r3, r3, #7
 8000d6e:	18d3      	adds	r3, r2, r3
 8000d70:	001a      	movs	r2, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	189b      	adds	r3, r3, r2
 8000d76:	b2ca      	uxtb	r2, r1
 8000d78:	701a      	strb	r2, [r3, #0]
 8000d7a:	e000      	b.n	8000d7e <st7565_setpixel+0xd0>
		return;
 8000d7c:	46c0      	nop			; (mov r8, r8)
}
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b003      	add	sp, #12
 8000d82:	bd90      	pop	{r4, r7, pc}

08000d84 <st7565_drawbitmap>:

//draw pixel at *x/*y from *bitmap
void st7565_drawbitmap(uint8_t *buff, uint8_t x, uint8_t y,
		const uint8_t *bitmap, uint8_t w, uint8_t h, uint8_t color) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	0008      	movs	r0, r1
 8000d8e:	0011      	movs	r1, r2
 8000d90:	607b      	str	r3, [r7, #4]
 8000d92:	230b      	movs	r3, #11
 8000d94:	18fb      	adds	r3, r7, r3
 8000d96:	1c02      	adds	r2, r0, #0
 8000d98:	701a      	strb	r2, [r3, #0]
 8000d9a:	230a      	movs	r3, #10
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	1c0a      	adds	r2, r1, #0
 8000da0:	701a      	strb	r2, [r3, #0]
	uint8_t j, i;
	for (j = 0; j < h; j++) {
 8000da2:	2317      	movs	r3, #23
 8000da4:	18fb      	adds	r3, r7, r3
 8000da6:	2200      	movs	r2, #0
 8000da8:	701a      	strb	r2, [r3, #0]
 8000daa:	e049      	b.n	8000e40 <st7565_drawbitmap+0xbc>
		for (i = 0; i < w; i++) {
 8000dac:	2316      	movs	r3, #22
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]
 8000db4:	e036      	b.n	8000e24 <st7565_drawbitmap+0xa0>
			if (*(bitmap + i + (j / 8) * w) & (1 << (j % 8))) {
 8000db6:	2316      	movs	r3, #22
 8000db8:	18fb      	adds	r3, r7, r3
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2017      	movs	r0, #23
 8000dbe:	183a      	adds	r2, r7, r0
 8000dc0:	7812      	ldrb	r2, [r2, #0]
 8000dc2:	08d2      	lsrs	r2, r2, #3
 8000dc4:	b2d2      	uxtb	r2, r2
 8000dc6:	0011      	movs	r1, r2
 8000dc8:	2220      	movs	r2, #32
 8000dca:	18ba      	adds	r2, r7, r2
 8000dcc:	7812      	ldrb	r2, [r2, #0]
 8000dce:	434a      	muls	r2, r1
 8000dd0:	189b      	adds	r3, r3, r2
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	0019      	movs	r1, r3
 8000dda:	183b      	adds	r3, r7, r0
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2207      	movs	r2, #7
 8000de0:	4013      	ands	r3, r2
 8000de2:	4119      	asrs	r1, r3
 8000de4:	000b      	movs	r3, r1
 8000de6:	2201      	movs	r2, #1
 8000de8:	4013      	ands	r3, r2
 8000dea:	d015      	beq.n	8000e18 <st7565_drawbitmap+0x94>
				st7565_setpixel(buff, x + i, y + j, color);
 8000dec:	230b      	movs	r3, #11
 8000dee:	18fa      	adds	r2, r7, r3
 8000df0:	2316      	movs	r3, #22
 8000df2:	18fb      	adds	r3, r7, r3
 8000df4:	7812      	ldrb	r2, [r2, #0]
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	18d3      	adds	r3, r2, r3
 8000dfa:	b2d9      	uxtb	r1, r3
 8000dfc:	230a      	movs	r3, #10
 8000dfe:	18fa      	adds	r2, r7, r3
 8000e00:	2317      	movs	r3, #23
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	7812      	ldrb	r2, [r2, #0]
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	18d3      	adds	r3, r2, r3
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	2328      	movs	r3, #40	; 0x28
 8000e0e:	18fb      	adds	r3, r7, r3
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	68f8      	ldr	r0, [r7, #12]
 8000e14:	f7ff ff4b 	bl	8000cae <st7565_setpixel>
		for (i = 0; i < w; i++) {
 8000e18:	2116      	movs	r1, #22
 8000e1a:	187b      	adds	r3, r7, r1
 8000e1c:	781a      	ldrb	r2, [r3, #0]
 8000e1e:	187b      	adds	r3, r7, r1
 8000e20:	3201      	adds	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
 8000e24:	2316      	movs	r3, #22
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	2220      	movs	r2, #32
 8000e2a:	18b9      	adds	r1, r7, r2
 8000e2c:	781a      	ldrb	r2, [r3, #0]
 8000e2e:	780b      	ldrb	r3, [r1, #0]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d3c0      	bcc.n	8000db6 <st7565_drawbitmap+0x32>
	for (j = 0; j < h; j++) {
 8000e34:	2117      	movs	r1, #23
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	781a      	ldrb	r2, [r3, #0]
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	3201      	adds	r2, #1
 8000e3e:	701a      	strb	r2, [r3, #0]
 8000e40:	2317      	movs	r3, #23
 8000e42:	18fa      	adds	r2, r7, r3
 8000e44:	2324      	movs	r3, #36	; 0x24
 8000e46:	18fb      	adds	r3, r7, r3
 8000e48:	7812      	ldrb	r2, [r2, #0]
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d3ad      	bcc.n	8000dac <st7565_drawbitmap+0x28>
			}
		}
	}
}
 8000e50:	46c0      	nop			; (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	b006      	add	sp, #24
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <st7565_drawstring>:

//draw a sting at *x/*y
void st7565_drawstring(uint8_t *buff, uint8_t x, uint8_t line, uint8_t *c) {
 8000e58:	b5b0      	push	{r4, r5, r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	0008      	movs	r0, r1
 8000e62:	0011      	movs	r1, r2
 8000e64:	607b      	str	r3, [r7, #4]
 8000e66:	230b      	movs	r3, #11
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	1c02      	adds	r2, r0, #0
 8000e6c:	701a      	strb	r2, [r3, #0]
 8000e6e:	230a      	movs	r3, #10
 8000e70:	18fb      	adds	r3, r7, r3
 8000e72:	1c0a      	adds	r2, r1, #0
 8000e74:	701a      	strb	r2, [r3, #0]
	while (c[0] != 0) {
 8000e76:	e029      	b.n	8000ecc <st7565_drawstring+0x74>
		st7565_drawchar(buff, x, line, c[0]);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	781c      	ldrb	r4, [r3, #0]
 8000e7c:	230a      	movs	r3, #10
 8000e7e:	18fb      	adds	r3, r7, r3
 8000e80:	781a      	ldrb	r2, [r3, #0]
 8000e82:	210b      	movs	r1, #11
 8000e84:	000d      	movs	r5, r1
 8000e86:	187b      	adds	r3, r7, r1
 8000e88:	7819      	ldrb	r1, [r3, #0]
 8000e8a:	68f8      	ldr	r0, [r7, #12]
 8000e8c:	0023      	movs	r3, r4
 8000e8e:	f000 f827 	bl	8000ee0 <st7565_drawchar>
		c++;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3301      	adds	r3, #1
 8000e96:	607b      	str	r3, [r7, #4]
		x += 6; // 6 pixels wide
 8000e98:	0029      	movs	r1, r5
 8000e9a:	187b      	adds	r3, r7, r1
 8000e9c:	187a      	adds	r2, r7, r1
 8000e9e:	7812      	ldrb	r2, [r2, #0]
 8000ea0:	3206      	adds	r2, #6
 8000ea2:	701a      	strb	r2, [r3, #0]
		if (x + 6 >= LCDWIDTH) {
 8000ea4:	187b      	adds	r3, r7, r1
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	3306      	adds	r3, #6
 8000eaa:	2b7f      	cmp	r3, #127	; 0x7f
 8000eac:	dd09      	ble.n	8000ec2 <st7565_drawstring+0x6a>
			x = 0; // ran out of this line
 8000eae:	230b      	movs	r3, #11
 8000eb0:	18fb      	adds	r3, r7, r3
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
			line++;
 8000eb6:	210a      	movs	r1, #10
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	781a      	ldrb	r2, [r3, #0]
 8000ebc:	187b      	adds	r3, r7, r1
 8000ebe:	3201      	adds	r2, #1
 8000ec0:	701a      	strb	r2, [r3, #0]
		}
		if (line >= (LCDHEIGHT / 8))
 8000ec2:	230a      	movs	r3, #10
 8000ec4:	18fb      	adds	r3, r7, r3
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2b07      	cmp	r3, #7
 8000eca:	d804      	bhi.n	8000ed6 <st7565_drawstring+0x7e>
	while (c[0] != 0) {
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1d1      	bne.n	8000e78 <st7565_drawstring+0x20>
 8000ed4:	e000      	b.n	8000ed8 <st7565_drawstring+0x80>
			return; // ran out of space :(
 8000ed6:	46c0      	nop			; (mov r8, r8)
	}
}
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	b004      	add	sp, #16
 8000edc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000ee0 <st7565_drawchar>:

//draw a single character at *x/*y
void st7565_drawchar(uint8_t *buff, uint8_t x, uint8_t line, uint8_t c) {
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	000c      	movs	r4, r1
 8000eea:	0010      	movs	r0, r2
 8000eec:	0019      	movs	r1, r3
 8000eee:	1cfb      	adds	r3, r7, #3
 8000ef0:	1c22      	adds	r2, r4, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
 8000ef4:	1cbb      	adds	r3, r7, #2
 8000ef6:	1c02      	adds	r2, r0, #0
 8000ef8:	701a      	strb	r2, [r3, #0]
 8000efa:	1c7b      	adds	r3, r7, #1
 8000efc:	1c0a      	adds	r2, r1, #0
 8000efe:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < 5; i++) {
 8000f00:	230f      	movs	r3, #15
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	2200      	movs	r2, #0
 8000f06:	701a      	strb	r2, [r3, #0]
 8000f08:	e020      	b.n	8000f4c <st7565_drawchar+0x6c>
		buff[x + (line * 128)] = *(lcdfont5x7 + (c * 5) + i);
 8000f0a:	1c7b      	adds	r3, r7, #1
 8000f0c:	781a      	ldrb	r2, [r3, #0]
 8000f0e:	0013      	movs	r3, r2
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	189b      	adds	r3, r3, r2
 8000f14:	001a      	movs	r2, r3
 8000f16:	200f      	movs	r0, #15
 8000f18:	183b      	adds	r3, r7, r0
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	18d2      	adds	r2, r2, r3
 8000f1e:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <st7565_drawchar+0x80>)
 8000f20:	18d2      	adds	r2, r2, r3
 8000f22:	1cfb      	adds	r3, r7, #3
 8000f24:	7819      	ldrb	r1, [r3, #0]
 8000f26:	1cbb      	adds	r3, r7, #2
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	01db      	lsls	r3, r3, #7
 8000f2c:	18cb      	adds	r3, r1, r3
 8000f2e:	0019      	movs	r1, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	185b      	adds	r3, r3, r1
 8000f34:	7812      	ldrb	r2, [r2, #0]
 8000f36:	701a      	strb	r2, [r3, #0]
		x++;
 8000f38:	1cfb      	adds	r3, r7, #3
 8000f3a:	781a      	ldrb	r2, [r3, #0]
 8000f3c:	1cfb      	adds	r3, r7, #3
 8000f3e:	3201      	adds	r2, #1
 8000f40:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 5; i++) {
 8000f42:	183b      	adds	r3, r7, r0
 8000f44:	781a      	ldrb	r2, [r3, #0]
 8000f46:	183b      	adds	r3, r7, r0
 8000f48:	3201      	adds	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]
 8000f4c:	230f      	movs	r3, #15
 8000f4e:	18fb      	adds	r3, r7, r3
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b04      	cmp	r3, #4
 8000f54:	d9d9      	bls.n	8000f0a <st7565_drawchar+0x2a>
	}
}
 8000f56:	46c0      	nop			; (mov r8, r8)
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	b005      	add	sp, #20
 8000f5c:	bd90      	pop	{r4, r7, pc}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	0800ce2c 	.word	0x0800ce2c

08000f64 <st7565_drawfhd>:
//==========================================================
// Placing Digit Bitmaps
//===========================================================
// display first hour digit (fhd)
void st7565_drawfhd(uint8_t fhd, uint8_t* LCD_Buffer)
    {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af04      	add	r7, sp, #16
 8000f6a:	0002      	movs	r2, r0
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	1dfb      	adds	r3, r7, #7
 8000f70:	701a      	strb	r2, [r3, #0]
        switch(fhd) {
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d012      	beq.n	8000fa0 <st7565_drawfhd+0x3c>
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d01e      	beq.n	8000fbc <st7565_drawfhd+0x58>
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d000      	beq.n	8000f84 <st7565_drawfhd+0x20>
            case 0: st7565_drawbitmap(LCD_Buffer, 12, 1, clock_zero, 128, 64, 10); break;
            case 1: st7565_drawbitmap(LCD_Buffer, 17, 1, clock_one, 128, 64, 10); break;
            case 2: st7565_drawbitmap(LCD_Buffer, 12, 1, clock_two, 128, 64, 10); break;
        }
    }   
 8000f82:	e029      	b.n	8000fd8 <st7565_drawfhd+0x74>
            case 0: st7565_drawbitmap(LCD_Buffer, 12, 1, clock_zero, 128, 64, 10); break;
 8000f84:	4a16      	ldr	r2, [pc, #88]	; (8000fe0 <st7565_drawfhd+0x7c>)
 8000f86:	6838      	ldr	r0, [r7, #0]
 8000f88:	230a      	movs	r3, #10
 8000f8a:	9302      	str	r3, [sp, #8]
 8000f8c:	2340      	movs	r3, #64	; 0x40
 8000f8e:	9301      	str	r3, [sp, #4]
 8000f90:	2380      	movs	r3, #128	; 0x80
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	0013      	movs	r3, r2
 8000f96:	2201      	movs	r2, #1
 8000f98:	210c      	movs	r1, #12
 8000f9a:	f7ff fef3 	bl	8000d84 <st7565_drawbitmap>
 8000f9e:	e01b      	b.n	8000fd8 <st7565_drawfhd+0x74>
            case 1: st7565_drawbitmap(LCD_Buffer, 17, 1, clock_one, 128, 64, 10); break;
 8000fa0:	4a10      	ldr	r2, [pc, #64]	; (8000fe4 <st7565_drawfhd+0x80>)
 8000fa2:	6838      	ldr	r0, [r7, #0]
 8000fa4:	230a      	movs	r3, #10
 8000fa6:	9302      	str	r3, [sp, #8]
 8000fa8:	2340      	movs	r3, #64	; 0x40
 8000faa:	9301      	str	r3, [sp, #4]
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	0013      	movs	r3, r2
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	2111      	movs	r1, #17
 8000fb6:	f7ff fee5 	bl	8000d84 <st7565_drawbitmap>
 8000fba:	e00d      	b.n	8000fd8 <st7565_drawfhd+0x74>
            case 2: st7565_drawbitmap(LCD_Buffer, 12, 1, clock_two, 128, 64, 10); break;
 8000fbc:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <st7565_drawfhd+0x84>)
 8000fbe:	6838      	ldr	r0, [r7, #0]
 8000fc0:	230a      	movs	r3, #10
 8000fc2:	9302      	str	r3, [sp, #8]
 8000fc4:	2340      	movs	r3, #64	; 0x40
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	0013      	movs	r3, r2
 8000fce:	2201      	movs	r2, #1
 8000fd0:	210c      	movs	r1, #12
 8000fd2:	f7ff fed7 	bl	8000d84 <st7565_drawbitmap>
 8000fd6:	46c0      	nop			; (mov r8, r8)
    }   
 8000fd8:	46c0      	nop			; (mov r8, r8)
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b002      	add	sp, #8
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	0800862c 	.word	0x0800862c
 8000fe4:	08008a2c 	.word	0x08008a2c
 8000fe8:	08008e2c 	.word	0x08008e2c

08000fec <st7565_drawshd>:
    
// display second hour digit (shd)
void st7565_drawshd(uint8_t shd, uint8_t* LCD_Buffer)
    {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af04      	add	r7, sp, #16
 8000ff2:	0002      	movs	r2, r0
 8000ff4:	6039      	str	r1, [r7, #0]
 8000ff6:	1dfb      	adds	r3, r7, #7
 8000ff8:	701a      	strb	r2, [r3, #0]
        switch(shd) {
 8000ffa:	1dfb      	adds	r3, r7, #7
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b09      	cmp	r3, #9
 8001000:	d900      	bls.n	8001004 <st7565_drawshd+0x18>
 8001002:	e090      	b.n	8001126 <st7565_drawshd+0x13a>
 8001004:	009a      	lsls	r2, r3, #2
 8001006:	4b4a      	ldr	r3, [pc, #296]	; (8001130 <st7565_drawshd+0x144>)
 8001008:	18d3      	adds	r3, r2, r3
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	469f      	mov	pc, r3
            case 0: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_zero, 128, 64, 10); break;
 800100e:	4a49      	ldr	r2, [pc, #292]	; (8001134 <st7565_drawshd+0x148>)
 8001010:	6838      	ldr	r0, [r7, #0]
 8001012:	230a      	movs	r3, #10
 8001014:	9302      	str	r3, [sp, #8]
 8001016:	2340      	movs	r3, #64	; 0x40
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	2380      	movs	r3, #128	; 0x80
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	0013      	movs	r3, r2
 8001020:	2201      	movs	r2, #1
 8001022:	2125      	movs	r1, #37	; 0x25
 8001024:	f7ff feae 	bl	8000d84 <st7565_drawbitmap>
 8001028:	e07d      	b.n	8001126 <st7565_drawshd+0x13a>
            case 1: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_one, 128, 64, 10); break;
 800102a:	4a43      	ldr	r2, [pc, #268]	; (8001138 <st7565_drawshd+0x14c>)
 800102c:	6838      	ldr	r0, [r7, #0]
 800102e:	230a      	movs	r3, #10
 8001030:	9302      	str	r3, [sp, #8]
 8001032:	2340      	movs	r3, #64	; 0x40
 8001034:	9301      	str	r3, [sp, #4]
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	0013      	movs	r3, r2
 800103c:	2201      	movs	r2, #1
 800103e:	2125      	movs	r1, #37	; 0x25
 8001040:	f7ff fea0 	bl	8000d84 <st7565_drawbitmap>
 8001044:	e06f      	b.n	8001126 <st7565_drawshd+0x13a>
            case 2: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_two, 128, 64, 10); break;
 8001046:	4a3d      	ldr	r2, [pc, #244]	; (800113c <st7565_drawshd+0x150>)
 8001048:	6838      	ldr	r0, [r7, #0]
 800104a:	230a      	movs	r3, #10
 800104c:	9302      	str	r3, [sp, #8]
 800104e:	2340      	movs	r3, #64	; 0x40
 8001050:	9301      	str	r3, [sp, #4]
 8001052:	2380      	movs	r3, #128	; 0x80
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	0013      	movs	r3, r2
 8001058:	2201      	movs	r2, #1
 800105a:	2125      	movs	r1, #37	; 0x25
 800105c:	f7ff fe92 	bl	8000d84 <st7565_drawbitmap>
 8001060:	e061      	b.n	8001126 <st7565_drawshd+0x13a>
            case 3: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_three, 128, 64, 10); break;
 8001062:	4a37      	ldr	r2, [pc, #220]	; (8001140 <st7565_drawshd+0x154>)
 8001064:	6838      	ldr	r0, [r7, #0]
 8001066:	230a      	movs	r3, #10
 8001068:	9302      	str	r3, [sp, #8]
 800106a:	2340      	movs	r3, #64	; 0x40
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	0013      	movs	r3, r2
 8001074:	2201      	movs	r2, #1
 8001076:	2125      	movs	r1, #37	; 0x25
 8001078:	f7ff fe84 	bl	8000d84 <st7565_drawbitmap>
 800107c:	e053      	b.n	8001126 <st7565_drawshd+0x13a>
            case 4: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_four, 128, 64, 10); break;
 800107e:	4a31      	ldr	r2, [pc, #196]	; (8001144 <st7565_drawshd+0x158>)
 8001080:	6838      	ldr	r0, [r7, #0]
 8001082:	230a      	movs	r3, #10
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	2340      	movs	r3, #64	; 0x40
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	0013      	movs	r3, r2
 8001090:	2201      	movs	r2, #1
 8001092:	2125      	movs	r1, #37	; 0x25
 8001094:	f7ff fe76 	bl	8000d84 <st7565_drawbitmap>
 8001098:	e045      	b.n	8001126 <st7565_drawshd+0x13a>
            case 5: st7565_drawbitmap(LCD_Buffer, 37, 2, clock_five, 128, 64, 10); break;
 800109a:	4a2b      	ldr	r2, [pc, #172]	; (8001148 <st7565_drawshd+0x15c>)
 800109c:	6838      	ldr	r0, [r7, #0]
 800109e:	230a      	movs	r3, #10
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2340      	movs	r3, #64	; 0x40
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	2380      	movs	r3, #128	; 0x80
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	0013      	movs	r3, r2
 80010ac:	2202      	movs	r2, #2
 80010ae:	2125      	movs	r1, #37	; 0x25
 80010b0:	f7ff fe68 	bl	8000d84 <st7565_drawbitmap>
 80010b4:	e037      	b.n	8001126 <st7565_drawshd+0x13a>
            case 6: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_six, 128, 64, 10); break;
 80010b6:	4a25      	ldr	r2, [pc, #148]	; (800114c <st7565_drawshd+0x160>)
 80010b8:	6838      	ldr	r0, [r7, #0]
 80010ba:	230a      	movs	r3, #10
 80010bc:	9302      	str	r3, [sp, #8]
 80010be:	2340      	movs	r3, #64	; 0x40
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	0013      	movs	r3, r2
 80010c8:	2201      	movs	r2, #1
 80010ca:	2125      	movs	r1, #37	; 0x25
 80010cc:	f7ff fe5a 	bl	8000d84 <st7565_drawbitmap>
 80010d0:	e029      	b.n	8001126 <st7565_drawshd+0x13a>
            case 7: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_seven, 128, 64, 10); break;
 80010d2:	4a1f      	ldr	r2, [pc, #124]	; (8001150 <st7565_drawshd+0x164>)
 80010d4:	6838      	ldr	r0, [r7, #0]
 80010d6:	230a      	movs	r3, #10
 80010d8:	9302      	str	r3, [sp, #8]
 80010da:	2340      	movs	r3, #64	; 0x40
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	2380      	movs	r3, #128	; 0x80
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	0013      	movs	r3, r2
 80010e4:	2201      	movs	r2, #1
 80010e6:	2125      	movs	r1, #37	; 0x25
 80010e8:	f7ff fe4c 	bl	8000d84 <st7565_drawbitmap>
 80010ec:	e01b      	b.n	8001126 <st7565_drawshd+0x13a>
            case 8: st7565_drawbitmap(LCD_Buffer, 37, 0, clock_eight, 128, 64, 10); break;
 80010ee:	4a19      	ldr	r2, [pc, #100]	; (8001154 <st7565_drawshd+0x168>)
 80010f0:	6838      	ldr	r0, [r7, #0]
 80010f2:	230a      	movs	r3, #10
 80010f4:	9302      	str	r3, [sp, #8]
 80010f6:	2340      	movs	r3, #64	; 0x40
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	0013      	movs	r3, r2
 8001100:	2200      	movs	r2, #0
 8001102:	2125      	movs	r1, #37	; 0x25
 8001104:	f7ff fe3e 	bl	8000d84 <st7565_drawbitmap>
 8001108:	e00d      	b.n	8001126 <st7565_drawshd+0x13a>
            case 9: st7565_drawbitmap(LCD_Buffer, 37, 0, clock_nine, 128, 64, 10); break;
 800110a:	4a13      	ldr	r2, [pc, #76]	; (8001158 <st7565_drawshd+0x16c>)
 800110c:	6838      	ldr	r0, [r7, #0]
 800110e:	230a      	movs	r3, #10
 8001110:	9302      	str	r3, [sp, #8]
 8001112:	2340      	movs	r3, #64	; 0x40
 8001114:	9301      	str	r3, [sp, #4]
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	0013      	movs	r3, r2
 800111c:	2200      	movs	r2, #0
 800111e:	2125      	movs	r1, #37	; 0x25
 8001120:	f7ff fe30 	bl	8000d84 <st7565_drawbitmap>
 8001124:	46c0      	nop			; (mov r8, r8)
            
        }
    }
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	46bd      	mov	sp, r7
 800112a:	b002      	add	sp, #8
 800112c:	bd80      	pop	{r7, pc}
 800112e:	46c0      	nop			; (mov r8, r8)
 8001130:	0800d328 	.word	0x0800d328
 8001134:	0800862c 	.word	0x0800862c
 8001138:	08008a2c 	.word	0x08008a2c
 800113c:	08008e2c 	.word	0x08008e2c
 8001140:	0800922c 	.word	0x0800922c
 8001144:	0800962c 	.word	0x0800962c
 8001148:	08009a2c 	.word	0x08009a2c
 800114c:	08009e2c 	.word	0x08009e2c
 8001150:	0800a22c 	.word	0x0800a22c
 8001154:	0800a62c 	.word	0x0800a62c
 8001158:	0800aa2c 	.word	0x0800aa2c

0800115c <st7565_drawdts>:
    
// display clock dots (dts)
void st7565_drawdts(uint8_t* LCD_Buffer)
    {
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af04      	add	r7, sp, #16
 8001162:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 59, 5, clock_dots, 128, 64, 10);
 8001164:	4a08      	ldr	r2, [pc, #32]	; (8001188 <st7565_drawdts+0x2c>)
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	230a      	movs	r3, #10
 800116a:	9302      	str	r3, [sp, #8]
 800116c:	2340      	movs	r3, #64	; 0x40
 800116e:	9301      	str	r3, [sp, #4]
 8001170:	2380      	movs	r3, #128	; 0x80
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	0013      	movs	r3, r2
 8001176:	2205      	movs	r2, #5
 8001178:	213b      	movs	r1, #59	; 0x3b
 800117a:	f7ff fe03 	bl	8000d84 <st7565_drawbitmap>
    }
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	46bd      	mov	sp, r7
 8001182:	b002      	add	sp, #8
 8001184:	bd80      	pop	{r7, pc}
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	0800ae2c 	.word	0x0800ae2c

0800118c <st7565_drawfmd>:

// display first minute digit (fmd)
void st7565_drawfmd(uint8_t fmd, uint8_t* LCD_Buffer)
    {
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af04      	add	r7, sp, #16
 8001192:	0002      	movs	r2, r0
 8001194:	6039      	str	r1, [r7, #0]
 8001196:	1dfb      	adds	r3, r7, #7
 8001198:	701a      	strb	r2, [r3, #0]
        switch(fmd) {
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b05      	cmp	r3, #5
 80011a0:	d858      	bhi.n	8001254 <st7565_drawfmd+0xc8>
 80011a2:	009a      	lsls	r2, r3, #2
 80011a4:	4b2d      	ldr	r3, [pc, #180]	; (800125c <st7565_drawfmd+0xd0>)
 80011a6:	18d3      	adds	r3, r2, r3
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	469f      	mov	pc, r3
            case 0: st7565_drawbitmap(LCD_Buffer, 72, 1, clock_zero, 128, 64, 10); break;
 80011ac:	4a2c      	ldr	r2, [pc, #176]	; (8001260 <st7565_drawfmd+0xd4>)
 80011ae:	6838      	ldr	r0, [r7, #0]
 80011b0:	230a      	movs	r3, #10
 80011b2:	9302      	str	r3, [sp, #8]
 80011b4:	2340      	movs	r3, #64	; 0x40
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	2380      	movs	r3, #128	; 0x80
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	0013      	movs	r3, r2
 80011be:	2201      	movs	r2, #1
 80011c0:	2148      	movs	r1, #72	; 0x48
 80011c2:	f7ff fddf 	bl	8000d84 <st7565_drawbitmap>
 80011c6:	e045      	b.n	8001254 <st7565_drawfmd+0xc8>
            case 1: st7565_drawbitmap(LCD_Buffer, 77, 1, clock_one, 128, 64, 10); break;
 80011c8:	4a26      	ldr	r2, [pc, #152]	; (8001264 <st7565_drawfmd+0xd8>)
 80011ca:	6838      	ldr	r0, [r7, #0]
 80011cc:	230a      	movs	r3, #10
 80011ce:	9302      	str	r3, [sp, #8]
 80011d0:	2340      	movs	r3, #64	; 0x40
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	2380      	movs	r3, #128	; 0x80
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	0013      	movs	r3, r2
 80011da:	2201      	movs	r2, #1
 80011dc:	214d      	movs	r1, #77	; 0x4d
 80011de:	f7ff fdd1 	bl	8000d84 <st7565_drawbitmap>
 80011e2:	e037      	b.n	8001254 <st7565_drawfmd+0xc8>
            case 2: st7565_drawbitmap(LCD_Buffer, 72, 1, clock_two, 128, 64, 10); break;
 80011e4:	4a20      	ldr	r2, [pc, #128]	; (8001268 <st7565_drawfmd+0xdc>)
 80011e6:	6838      	ldr	r0, [r7, #0]
 80011e8:	230a      	movs	r3, #10
 80011ea:	9302      	str	r3, [sp, #8]
 80011ec:	2340      	movs	r3, #64	; 0x40
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	2380      	movs	r3, #128	; 0x80
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	0013      	movs	r3, r2
 80011f6:	2201      	movs	r2, #1
 80011f8:	2148      	movs	r1, #72	; 0x48
 80011fa:	f7ff fdc3 	bl	8000d84 <st7565_drawbitmap>
 80011fe:	e029      	b.n	8001254 <st7565_drawfmd+0xc8>
            case 3: st7565_drawbitmap(LCD_Buffer, 72, 1, clock_three, 128, 64, 10); break;
 8001200:	4a1a      	ldr	r2, [pc, #104]	; (800126c <st7565_drawfmd+0xe0>)
 8001202:	6838      	ldr	r0, [r7, #0]
 8001204:	230a      	movs	r3, #10
 8001206:	9302      	str	r3, [sp, #8]
 8001208:	2340      	movs	r3, #64	; 0x40
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	0013      	movs	r3, r2
 8001212:	2201      	movs	r2, #1
 8001214:	2148      	movs	r1, #72	; 0x48
 8001216:	f7ff fdb5 	bl	8000d84 <st7565_drawbitmap>
 800121a:	e01b      	b.n	8001254 <st7565_drawfmd+0xc8>
            case 4: st7565_drawbitmap(LCD_Buffer, 72, 1, clock_four, 128, 64, 10); break;
 800121c:	4a14      	ldr	r2, [pc, #80]	; (8001270 <st7565_drawfmd+0xe4>)
 800121e:	6838      	ldr	r0, [r7, #0]
 8001220:	230a      	movs	r3, #10
 8001222:	9302      	str	r3, [sp, #8]
 8001224:	2340      	movs	r3, #64	; 0x40
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	0013      	movs	r3, r2
 800122e:	2201      	movs	r2, #1
 8001230:	2148      	movs	r1, #72	; 0x48
 8001232:	f7ff fda7 	bl	8000d84 <st7565_drawbitmap>
 8001236:	e00d      	b.n	8001254 <st7565_drawfmd+0xc8>
            case 5: st7565_drawbitmap(LCD_Buffer, 72, 2, clock_five, 128, 64, 10); break;
 8001238:	4a0e      	ldr	r2, [pc, #56]	; (8001274 <st7565_drawfmd+0xe8>)
 800123a:	6838      	ldr	r0, [r7, #0]
 800123c:	230a      	movs	r3, #10
 800123e:	9302      	str	r3, [sp, #8]
 8001240:	2340      	movs	r3, #64	; 0x40
 8001242:	9301      	str	r3, [sp, #4]
 8001244:	2380      	movs	r3, #128	; 0x80
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	0013      	movs	r3, r2
 800124a:	2202      	movs	r2, #2
 800124c:	2148      	movs	r1, #72	; 0x48
 800124e:	f7ff fd99 	bl	8000d84 <st7565_drawbitmap>
 8001252:	46c0      	nop			; (mov r8, r8)
        }
    }
 8001254:	46c0      	nop			; (mov r8, r8)
 8001256:	46bd      	mov	sp, r7
 8001258:	b002      	add	sp, #8
 800125a:	bd80      	pop	{r7, pc}
 800125c:	0800d350 	.word	0x0800d350
 8001260:	0800862c 	.word	0x0800862c
 8001264:	08008a2c 	.word	0x08008a2c
 8001268:	08008e2c 	.word	0x08008e2c
 800126c:	0800922c 	.word	0x0800922c
 8001270:	0800962c 	.word	0x0800962c
 8001274:	08009a2c 	.word	0x08009a2c

08001278 <st7565_drawsmd>:
    
// display second minute digit (smd)
void st7565_drawsmd(uint8_t smd, uint8_t* LCD_Buffer)
    {
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af04      	add	r7, sp, #16
 800127e:	0002      	movs	r2, r0
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	1dfb      	adds	r3, r7, #7
 8001284:	701a      	strb	r2, [r3, #0]
        switch(smd) {
 8001286:	1dfb      	adds	r3, r7, #7
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b09      	cmp	r3, #9
 800128c:	d900      	bls.n	8001290 <st7565_drawsmd+0x18>
 800128e:	e090      	b.n	80013b2 <st7565_drawsmd+0x13a>
 8001290:	009a      	lsls	r2, r3, #2
 8001292:	4b4a      	ldr	r3, [pc, #296]	; (80013bc <st7565_drawsmd+0x144>)
 8001294:	18d3      	adds	r3, r2, r3
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	469f      	mov	pc, r3
            case 0: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_zero, 128, 64, 10); break;
 800129a:	4a49      	ldr	r2, [pc, #292]	; (80013c0 <st7565_drawsmd+0x148>)
 800129c:	6838      	ldr	r0, [r7, #0]
 800129e:	230a      	movs	r3, #10
 80012a0:	9302      	str	r3, [sp, #8]
 80012a2:	2340      	movs	r3, #64	; 0x40
 80012a4:	9301      	str	r3, [sp, #4]
 80012a6:	2380      	movs	r3, #128	; 0x80
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	0013      	movs	r3, r2
 80012ac:	2201      	movs	r2, #1
 80012ae:	215c      	movs	r1, #92	; 0x5c
 80012b0:	f7ff fd68 	bl	8000d84 <st7565_drawbitmap>
 80012b4:	e07d      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 1: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_one, 128, 64, 10); break;
 80012b6:	4a43      	ldr	r2, [pc, #268]	; (80013c4 <st7565_drawsmd+0x14c>)
 80012b8:	6838      	ldr	r0, [r7, #0]
 80012ba:	230a      	movs	r3, #10
 80012bc:	9302      	str	r3, [sp, #8]
 80012be:	2340      	movs	r3, #64	; 0x40
 80012c0:	9301      	str	r3, [sp, #4]
 80012c2:	2380      	movs	r3, #128	; 0x80
 80012c4:	9300      	str	r3, [sp, #0]
 80012c6:	0013      	movs	r3, r2
 80012c8:	2201      	movs	r2, #1
 80012ca:	215c      	movs	r1, #92	; 0x5c
 80012cc:	f7ff fd5a 	bl	8000d84 <st7565_drawbitmap>
 80012d0:	e06f      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 2: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_two, 128, 64, 10); break;
 80012d2:	4a3d      	ldr	r2, [pc, #244]	; (80013c8 <st7565_drawsmd+0x150>)
 80012d4:	6838      	ldr	r0, [r7, #0]
 80012d6:	230a      	movs	r3, #10
 80012d8:	9302      	str	r3, [sp, #8]
 80012da:	2340      	movs	r3, #64	; 0x40
 80012dc:	9301      	str	r3, [sp, #4]
 80012de:	2380      	movs	r3, #128	; 0x80
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	0013      	movs	r3, r2
 80012e4:	2201      	movs	r2, #1
 80012e6:	215c      	movs	r1, #92	; 0x5c
 80012e8:	f7ff fd4c 	bl	8000d84 <st7565_drawbitmap>
 80012ec:	e061      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 3: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_three, 128, 64, 10); break;
 80012ee:	4a37      	ldr	r2, [pc, #220]	; (80013cc <st7565_drawsmd+0x154>)
 80012f0:	6838      	ldr	r0, [r7, #0]
 80012f2:	230a      	movs	r3, #10
 80012f4:	9302      	str	r3, [sp, #8]
 80012f6:	2340      	movs	r3, #64	; 0x40
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	2380      	movs	r3, #128	; 0x80
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	0013      	movs	r3, r2
 8001300:	2201      	movs	r2, #1
 8001302:	215c      	movs	r1, #92	; 0x5c
 8001304:	f7ff fd3e 	bl	8000d84 <st7565_drawbitmap>
 8001308:	e053      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 4: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_four, 128, 64, 10); break;
 800130a:	4a31      	ldr	r2, [pc, #196]	; (80013d0 <st7565_drawsmd+0x158>)
 800130c:	6838      	ldr	r0, [r7, #0]
 800130e:	230a      	movs	r3, #10
 8001310:	9302      	str	r3, [sp, #8]
 8001312:	2340      	movs	r3, #64	; 0x40
 8001314:	9301      	str	r3, [sp, #4]
 8001316:	2380      	movs	r3, #128	; 0x80
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	0013      	movs	r3, r2
 800131c:	2201      	movs	r2, #1
 800131e:	215c      	movs	r1, #92	; 0x5c
 8001320:	f7ff fd30 	bl	8000d84 <st7565_drawbitmap>
 8001324:	e045      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 5: st7565_drawbitmap(LCD_Buffer, 92, 2, clock_five, 128, 64, 10); break;
 8001326:	4a2b      	ldr	r2, [pc, #172]	; (80013d4 <st7565_drawsmd+0x15c>)
 8001328:	6838      	ldr	r0, [r7, #0]
 800132a:	230a      	movs	r3, #10
 800132c:	9302      	str	r3, [sp, #8]
 800132e:	2340      	movs	r3, #64	; 0x40
 8001330:	9301      	str	r3, [sp, #4]
 8001332:	2380      	movs	r3, #128	; 0x80
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	0013      	movs	r3, r2
 8001338:	2202      	movs	r2, #2
 800133a:	215c      	movs	r1, #92	; 0x5c
 800133c:	f7ff fd22 	bl	8000d84 <st7565_drawbitmap>
 8001340:	e037      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 6: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_six, 128, 64, 10); break;
 8001342:	4a25      	ldr	r2, [pc, #148]	; (80013d8 <st7565_drawsmd+0x160>)
 8001344:	6838      	ldr	r0, [r7, #0]
 8001346:	230a      	movs	r3, #10
 8001348:	9302      	str	r3, [sp, #8]
 800134a:	2340      	movs	r3, #64	; 0x40
 800134c:	9301      	str	r3, [sp, #4]
 800134e:	2380      	movs	r3, #128	; 0x80
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	0013      	movs	r3, r2
 8001354:	2201      	movs	r2, #1
 8001356:	215c      	movs	r1, #92	; 0x5c
 8001358:	f7ff fd14 	bl	8000d84 <st7565_drawbitmap>
 800135c:	e029      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 7: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_seven, 128, 64, 10); break;
 800135e:	4a1f      	ldr	r2, [pc, #124]	; (80013dc <st7565_drawsmd+0x164>)
 8001360:	6838      	ldr	r0, [r7, #0]
 8001362:	230a      	movs	r3, #10
 8001364:	9302      	str	r3, [sp, #8]
 8001366:	2340      	movs	r3, #64	; 0x40
 8001368:	9301      	str	r3, [sp, #4]
 800136a:	2380      	movs	r3, #128	; 0x80
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	0013      	movs	r3, r2
 8001370:	2201      	movs	r2, #1
 8001372:	215c      	movs	r1, #92	; 0x5c
 8001374:	f7ff fd06 	bl	8000d84 <st7565_drawbitmap>
 8001378:	e01b      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 8: st7565_drawbitmap(LCD_Buffer, 92, 0, clock_eight, 128, 64, 10); break;
 800137a:	4a19      	ldr	r2, [pc, #100]	; (80013e0 <st7565_drawsmd+0x168>)
 800137c:	6838      	ldr	r0, [r7, #0]
 800137e:	230a      	movs	r3, #10
 8001380:	9302      	str	r3, [sp, #8]
 8001382:	2340      	movs	r3, #64	; 0x40
 8001384:	9301      	str	r3, [sp, #4]
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	0013      	movs	r3, r2
 800138c:	2200      	movs	r2, #0
 800138e:	215c      	movs	r1, #92	; 0x5c
 8001390:	f7ff fcf8 	bl	8000d84 <st7565_drawbitmap>
 8001394:	e00d      	b.n	80013b2 <st7565_drawsmd+0x13a>
            case 9: st7565_drawbitmap(LCD_Buffer, 92, 0, clock_nine, 128, 64, 10); break;
 8001396:	4a13      	ldr	r2, [pc, #76]	; (80013e4 <st7565_drawsmd+0x16c>)
 8001398:	6838      	ldr	r0, [r7, #0]
 800139a:	230a      	movs	r3, #10
 800139c:	9302      	str	r3, [sp, #8]
 800139e:	2340      	movs	r3, #64	; 0x40
 80013a0:	9301      	str	r3, [sp, #4]
 80013a2:	2380      	movs	r3, #128	; 0x80
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	0013      	movs	r3, r2
 80013a8:	2200      	movs	r2, #0
 80013aa:	215c      	movs	r1, #92	; 0x5c
 80013ac:	f7ff fcea 	bl	8000d84 <st7565_drawbitmap>
 80013b0:	46c0      	nop			; (mov r8, r8)
            
        }
    }
 80013b2:	46c0      	nop			; (mov r8, r8)
 80013b4:	46bd      	mov	sp, r7
 80013b6:	b002      	add	sp, #8
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	46c0      	nop			; (mov r8, r8)
 80013bc:	0800d368 	.word	0x0800d368
 80013c0:	0800862c 	.word	0x0800862c
 80013c4:	08008a2c 	.word	0x08008a2c
 80013c8:	08008e2c 	.word	0x08008e2c
 80013cc:	0800922c 	.word	0x0800922c
 80013d0:	0800962c 	.word	0x0800962c
 80013d4:	08009a2c 	.word	0x08009a2c
 80013d8:	08009e2c 	.word	0x08009e2c
 80013dc:	0800a22c 	.word	0x0800a22c
 80013e0:	0800a62c 	.word	0x0800a62c
 80013e4:	0800aa2c 	.word	0x0800aa2c

080013e8 <st7565_drawtempsymbol>:
//==========================================================
// Temperature functions
//==========================================================
// Draw temperature symbol
void st7565_drawtempsymbol(uint8_t* LCD_Buffer)
    {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af04      	add	r7, sp, #16
 80013ee:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 15, 42, symbol_temp, 128, 64, 10);
 80013f0:	4a08      	ldr	r2, [pc, #32]	; (8001414 <st7565_drawtempsymbol+0x2c>)
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	230a      	movs	r3, #10
 80013f6:	9302      	str	r3, [sp, #8]
 80013f8:	2340      	movs	r3, #64	; 0x40
 80013fa:	9301      	str	r3, [sp, #4]
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	0013      	movs	r3, r2
 8001402:	222a      	movs	r2, #42	; 0x2a
 8001404:	210f      	movs	r1, #15
 8001406:	f7ff fcbd 	bl	8000d84 <st7565_drawbitmap>
    }
 800140a:	46c0      	nop			; (mov r8, r8)
 800140c:	46bd      	mov	sp, r7
 800140e:	b002      	add	sp, #8
 8001410:	bd80      	pop	{r7, pc}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	0800b22c 	.word	0x0800b22c

08001418 <st7565_drawtemp>:
    
//Draw temperature 
void st7565_drawtemp(uint8_t temp[] , uint8_t* LCD_Buffer)
    {
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af04      	add	r7, sp, #16
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
    st7565_drawstring(LCD_Buffer, 30, 6, temp);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6838      	ldr	r0, [r7, #0]
 8001426:	2206      	movs	r2, #6
 8001428:	211e      	movs	r1, #30
 800142a:	f7ff fd15 	bl	8000e58 <st7565_drawstring>
    st7565_drawbitmap(LCD_Buffer, 42, 47, symbol_deg, 128, 64, 10);
 800142e:	4a08      	ldr	r2, [pc, #32]	; (8001450 <st7565_drawtemp+0x38>)
 8001430:	6838      	ldr	r0, [r7, #0]
 8001432:	230a      	movs	r3, #10
 8001434:	9302      	str	r3, [sp, #8]
 8001436:	2340      	movs	r3, #64	; 0x40
 8001438:	9301      	str	r3, [sp, #4]
 800143a:	2380      	movs	r3, #128	; 0x80
 800143c:	9300      	str	r3, [sp, #0]
 800143e:	0013      	movs	r3, r2
 8001440:	222f      	movs	r2, #47	; 0x2f
 8001442:	212a      	movs	r1, #42	; 0x2a
 8001444:	f7ff fc9e 	bl	8000d84 <st7565_drawbitmap>
    }
 8001448:	46c0      	nop			; (mov r8, r8)
 800144a:	46bd      	mov	sp, r7
 800144c:	b002      	add	sp, #8
 800144e:	bd80      	pop	{r7, pc}
 8001450:	0800c62c 	.word	0x0800c62c

08001454 <st7565_drawhumidsymbol>:
//==========================================================
// Humidity functions
//==========================================================
// Draw humidity symbol
void st7565_drawhumidsymbol(uint8_t* LCD_Buffer)
    {
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af04      	add	r7, sp, #16
 800145a:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 65, 42, symbol_humid, 128, 64, 10);
 800145c:	4a08      	ldr	r2, [pc, #32]	; (8001480 <st7565_drawhumidsymbol+0x2c>)
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	230a      	movs	r3, #10
 8001462:	9302      	str	r3, [sp, #8]
 8001464:	2340      	movs	r3, #64	; 0x40
 8001466:	9301      	str	r3, [sp, #4]
 8001468:	2380      	movs	r3, #128	; 0x80
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	0013      	movs	r3, r2
 800146e:	222a      	movs	r2, #42	; 0x2a
 8001470:	2141      	movs	r1, #65	; 0x41
 8001472:	f7ff fc87 	bl	8000d84 <st7565_drawbitmap>
    }
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	46bd      	mov	sp, r7
 800147a:	b002      	add	sp, #8
 800147c:	bd80      	pop	{r7, pc}
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	0800b62c 	.word	0x0800b62c

08001484 <st7565_drawhumid>:

// Draw humidity level
void st7565_drawhumid(uint8_t hum[], uint8_t* LCD_Buffer)
    {
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    st7565_drawstring(LCD_Buffer, 82, 6, hum);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6838      	ldr	r0, [r7, #0]
 8001492:	2206      	movs	r2, #6
 8001494:	2152      	movs	r1, #82	; 0x52
 8001496:	f7ff fcdf 	bl	8000e58 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 95, 6, "%");
 800149a:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <st7565_drawhumid+0x2c>)
 800149c:	6838      	ldr	r0, [r7, #0]
 800149e:	2206      	movs	r2, #6
 80014a0:	215f      	movs	r1, #95	; 0x5f
 80014a2:	f7ff fcd9 	bl	8000e58 <st7565_drawstring>
    }
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	46bd      	mov	sp, r7
 80014aa:	b002      	add	sp, #8
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	46c0      	nop			; (mov r8, r8)
 80014b0:	0800843c 	.word	0x0800843c

080014b4 <st7565_drawalarmsymbol>:
//==========================================================
// Alarmclock symbols
//==========================================================
// Draw alarm symbol
void st7565_drawalarmsymbol(uint8_t* LCD_Buffer)
    {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af04      	add	r7, sp, #16
 80014ba:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 110, 20, symbol_alarm, 128, 64, 10);
 80014bc:	4a08      	ldr	r2, [pc, #32]	; (80014e0 <st7565_drawalarmsymbol+0x2c>)
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	230a      	movs	r3, #10
 80014c2:	9302      	str	r3, [sp, #8]
 80014c4:	2340      	movs	r3, #64	; 0x40
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	2380      	movs	r3, #128	; 0x80
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	0013      	movs	r3, r2
 80014ce:	2214      	movs	r2, #20
 80014d0:	216e      	movs	r1, #110	; 0x6e
 80014d2:	f7ff fc57 	bl	8000d84 <st7565_drawbitmap>
    }
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	46bd      	mov	sp, r7
 80014da:	b002      	add	sp, #8
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	0800ba2c 	.word	0x0800ba2c

080014e4 <st7565_drawsnsymbol>:

// Draw snooze symbol 
void st7565_drawsnsymbol(uint8_t* LCD_Buffer)
    {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af04      	add	r7, sp, #16
 80014ea:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 113, 5, symbol_snooze, 128, 64, 10);
 80014ec:	4a08      	ldr	r2, [pc, #32]	; (8001510 <st7565_drawsnsymbol+0x2c>)
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	230a      	movs	r3, #10
 80014f2:	9302      	str	r3, [sp, #8]
 80014f4:	2340      	movs	r3, #64	; 0x40
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	2380      	movs	r3, #128	; 0x80
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	0013      	movs	r3, r2
 80014fe:	2205      	movs	r2, #5
 8001500:	2171      	movs	r1, #113	; 0x71
 8001502:	f7ff fc3f 	bl	8000d84 <st7565_drawbitmap>

    }
 8001506:	46c0      	nop			; (mov r8, r8)
 8001508:	46bd      	mov	sp, r7
 800150a:	b002      	add	sp, #8
 800150c:	bd80      	pop	{r7, pc}
 800150e:	46c0      	nop			; (mov r8, r8)
 8001510:	0800be2c 	.word	0x0800be2c

08001514 <st7565_drawcursor>:
   
//==========================================================
// Draw cursor
//========================================================== 
void st7565_drawcursor(uint8_t* LCD_Buffer, uint8_t position)
    {
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af04      	add	r7, sp, #16
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	000a      	movs	r2, r1
 800151e:	1cfb      	adds	r3, r7, #3
 8001520:	701a      	strb	r2, [r3, #0]
    switch (position) {
 8001522:	1cfb      	adds	r3, r7, #3
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b07      	cmp	r3, #7
 8001528:	d866      	bhi.n	80015f8 <st7565_drawcursor+0xe4>
 800152a:	009a      	lsls	r2, r3, #2
 800152c:	4b34      	ldr	r3, [pc, #208]	; (8001600 <st7565_drawcursor+0xec>)
 800152e:	18d3      	adds	r3, r2, r3
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	469f      	mov	pc, r3
        case 1: st7565_drawbitmap(LCD_Buffer, 2, 7, cursor, 128, 64, 10); break;
 8001534:	4a33      	ldr	r2, [pc, #204]	; (8001604 <st7565_drawcursor+0xf0>)
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	230a      	movs	r3, #10
 800153a:	9302      	str	r3, [sp, #8]
 800153c:	2340      	movs	r3, #64	; 0x40
 800153e:	9301      	str	r3, [sp, #4]
 8001540:	2380      	movs	r3, #128	; 0x80
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	0013      	movs	r3, r2
 8001546:	2207      	movs	r2, #7
 8001548:	2102      	movs	r1, #2
 800154a:	f7ff fc1b 	bl	8000d84 <st7565_drawbitmap>
 800154e:	e053      	b.n	80015f8 <st7565_drawcursor+0xe4>
        case 2: st7565_drawbitmap(LCD_Buffer, 2, 15, cursor, 128, 64, 10); break;
 8001550:	4a2c      	ldr	r2, [pc, #176]	; (8001604 <st7565_drawcursor+0xf0>)
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	230a      	movs	r3, #10
 8001556:	9302      	str	r3, [sp, #8]
 8001558:	2340      	movs	r3, #64	; 0x40
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	2380      	movs	r3, #128	; 0x80
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	0013      	movs	r3, r2
 8001562:	220f      	movs	r2, #15
 8001564:	2102      	movs	r1, #2
 8001566:	f7ff fc0d 	bl	8000d84 <st7565_drawbitmap>
 800156a:	e045      	b.n	80015f8 <st7565_drawcursor+0xe4>
        case 3: st7565_drawbitmap(LCD_Buffer, 2, 23, cursor, 128, 64, 10); break;
 800156c:	4a25      	ldr	r2, [pc, #148]	; (8001604 <st7565_drawcursor+0xf0>)
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	230a      	movs	r3, #10
 8001572:	9302      	str	r3, [sp, #8]
 8001574:	2340      	movs	r3, #64	; 0x40
 8001576:	9301      	str	r3, [sp, #4]
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	9300      	str	r3, [sp, #0]
 800157c:	0013      	movs	r3, r2
 800157e:	2217      	movs	r2, #23
 8001580:	2102      	movs	r1, #2
 8001582:	f7ff fbff 	bl	8000d84 <st7565_drawbitmap>
 8001586:	e037      	b.n	80015f8 <st7565_drawcursor+0xe4>
        case 4: st7565_drawbitmap(LCD_Buffer, 2, 31, cursor, 128, 64, 10); break;
 8001588:	4a1e      	ldr	r2, [pc, #120]	; (8001604 <st7565_drawcursor+0xf0>)
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	230a      	movs	r3, #10
 800158e:	9302      	str	r3, [sp, #8]
 8001590:	2340      	movs	r3, #64	; 0x40
 8001592:	9301      	str	r3, [sp, #4]
 8001594:	2380      	movs	r3, #128	; 0x80
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	0013      	movs	r3, r2
 800159a:	221f      	movs	r2, #31
 800159c:	2102      	movs	r1, #2
 800159e:	f7ff fbf1 	bl	8000d84 <st7565_drawbitmap>
 80015a2:	e029      	b.n	80015f8 <st7565_drawcursor+0xe4>
        case 5: st7565_drawbitmap(LCD_Buffer, 2, 39, cursor, 128, 64, 10); break;
 80015a4:	4a17      	ldr	r2, [pc, #92]	; (8001604 <st7565_drawcursor+0xf0>)
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	230a      	movs	r3, #10
 80015aa:	9302      	str	r3, [sp, #8]
 80015ac:	2340      	movs	r3, #64	; 0x40
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	2380      	movs	r3, #128	; 0x80
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	0013      	movs	r3, r2
 80015b6:	2227      	movs	r2, #39	; 0x27
 80015b8:	2102      	movs	r1, #2
 80015ba:	f7ff fbe3 	bl	8000d84 <st7565_drawbitmap>
 80015be:	e01b      	b.n	80015f8 <st7565_drawcursor+0xe4>
        case 6: st7565_drawbitmap(LCD_Buffer, 2, 47, cursor, 128, 64, 10); break;
 80015c0:	4a10      	ldr	r2, [pc, #64]	; (8001604 <st7565_drawcursor+0xf0>)
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	230a      	movs	r3, #10
 80015c6:	9302      	str	r3, [sp, #8]
 80015c8:	2340      	movs	r3, #64	; 0x40
 80015ca:	9301      	str	r3, [sp, #4]
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	0013      	movs	r3, r2
 80015d2:	222f      	movs	r2, #47	; 0x2f
 80015d4:	2102      	movs	r1, #2
 80015d6:	f7ff fbd5 	bl	8000d84 <st7565_drawbitmap>
 80015da:	e00d      	b.n	80015f8 <st7565_drawcursor+0xe4>
        case 7: st7565_drawbitmap(LCD_Buffer, 2, 55, cursor, 128, 64, 10); break;
 80015dc:	4a09      	ldr	r2, [pc, #36]	; (8001604 <st7565_drawcursor+0xf0>)
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	230a      	movs	r3, #10
 80015e2:	9302      	str	r3, [sp, #8]
 80015e4:	2340      	movs	r3, #64	; 0x40
 80015e6:	9301      	str	r3, [sp, #4]
 80015e8:	2380      	movs	r3, #128	; 0x80
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	0013      	movs	r3, r2
 80015ee:	2237      	movs	r2, #55	; 0x37
 80015f0:	2102      	movs	r1, #2
 80015f2:	f7ff fbc7 	bl	8000d84 <st7565_drawbitmap>
 80015f6:	46c0      	nop			; (mov r8, r8)
        }
    }
 80015f8:	46c0      	nop			; (mov r8, r8)
 80015fa:	46bd      	mov	sp, r7
 80015fc:	b002      	add	sp, #8
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	0800d390 	.word	0x0800d390
 8001604:	0800ca2c 	.word	0x0800ca2c

08001608 <st7565_drawmenu>:

//==========================================================
// Draw menu
//========================================================== 
void st7565_drawmenu(uint8_t* LCD_Buffer, menu_t type)
    {
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	000a      	movs	r2, r1
 8001612:	1cfb      	adds	r3, r7, #3
 8001614:	701a      	strb	r2, [r3, #0]
    switch (type) {
 8001616:	1cfb      	adds	r3, r7, #3
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b05      	cmp	r3, #5
 800161c:	d900      	bls.n	8001620 <st7565_drawmenu+0x18>
 800161e:	e0be      	b.n	800179e <st7565_drawmenu+0x196>
 8001620:	009a      	lsls	r2, r3, #2
 8001622:	4b61      	ldr	r3, [pc, #388]	; (80017a8 <st7565_drawmenu+0x1a0>)
 8001624:	18d3      	adds	r3, r2, r3
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	469f      	mov	pc, r3
        case main_m:
            st7565_drawstring(LCD_Buffer, 40, 0, "MAIN MENU");
 800162a:	4b60      	ldr	r3, [pc, #384]	; (80017ac <st7565_drawmenu+0x1a4>)
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	2200      	movs	r2, #0
 8001630:	2128      	movs	r1, #40	; 0x28
 8001632:	f7ff fc11 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Clock Settings");
 8001636:	4b5e      	ldr	r3, [pc, #376]	; (80017b0 <st7565_drawmenu+0x1a8>)
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	2108      	movs	r1, #8
 800163e:	f7ff fc0b 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Moodlight");
 8001642:	4b5c      	ldr	r3, [pc, #368]	; (80017b4 <st7565_drawmenu+0x1ac>)
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	2202      	movs	r2, #2
 8001648:	2108      	movs	r1, #8
 800164a:	f7ff fc05 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Bluetooth");
 800164e:	4b5a      	ldr	r3, [pc, #360]	; (80017b8 <st7565_drawmenu+0x1b0>)
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	2203      	movs	r2, #3
 8001654:	2108      	movs	r1, #8
 8001656:	f7ff fbff 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 4, " Music");
 800165a:	4b58      	ldr	r3, [pc, #352]	; (80017bc <st7565_drawmenu+0x1b4>)
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	2204      	movs	r2, #4
 8001660:	2108      	movs	r1, #8
 8001662:	f7ff fbf9 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 5, " Return");
 8001666:	4b56      	ldr	r3, [pc, #344]	; (80017c0 <st7565_drawmenu+0x1b8>)
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	2205      	movs	r2, #5
 800166c:	2108      	movs	r1, #8
 800166e:	f7ff fbf3 	bl	8000e58 <st7565_drawstring>
            break;
 8001672:	e094      	b.n	800179e <st7565_drawmenu+0x196>

        case clock:
            st7565_drawstring(LCD_Buffer, 50, 0, "CLOCK");
 8001674:	4b53      	ldr	r3, [pc, #332]	; (80017c4 <st7565_drawmenu+0x1bc>)
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	2132      	movs	r1, #50	; 0x32
 800167c:	f7ff fbec 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Time & Date");
 8001680:	4b51      	ldr	r3, [pc, #324]	; (80017c8 <st7565_drawmenu+0x1c0>)
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	2201      	movs	r2, #1
 8001686:	2108      	movs	r1, #8
 8001688:	f7ff fbe6 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Alarm");
 800168c:	4b4f      	ldr	r3, [pc, #316]	; (80017cc <st7565_drawmenu+0x1c4>)
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	2202      	movs	r2, #2
 8001692:	2108      	movs	r1, #8
 8001694:	f7ff fbe0 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Return");
 8001698:	4b49      	ldr	r3, [pc, #292]	; (80017c0 <st7565_drawmenu+0x1b8>)
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	2203      	movs	r2, #3
 800169e:	2108      	movs	r1, #8
 80016a0:	f7ff fbda 	bl	8000e58 <st7565_drawstring>
            break;
 80016a4:	e07b      	b.n	800179e <st7565_drawmenu+0x196>

        case moodlight:
            st7565_drawstring(LCD_Buffer, 40, 0, "MOODLIGHT");
 80016a6:	4b4a      	ldr	r3, [pc, #296]	; (80017d0 <st7565_drawmenu+0x1c8>)
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	2128      	movs	r1, #40	; 0x28
 80016ae:	f7ff fbd3 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Colors");
 80016b2:	4b48      	ldr	r3, [pc, #288]	; (80017d4 <st7565_drawmenu+0x1cc>)
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	2201      	movs	r2, #1
 80016b8:	2108      	movs	r1, #8
 80016ba:	f7ff fbcd 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Custom");
 80016be:	4b46      	ldr	r3, [pc, #280]	; (80017d8 <st7565_drawmenu+0x1d0>)
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	2202      	movs	r2, #2
 80016c4:	2108      	movs	r1, #8
 80016c6:	f7ff fbc7 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Return");
 80016ca:	4b3d      	ldr	r3, [pc, #244]	; (80017c0 <st7565_drawmenu+0x1b8>)
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	2203      	movs	r2, #3
 80016d0:	2108      	movs	r1, #8
 80016d2:	f7ff fbc1 	bl	8000e58 <st7565_drawstring>
            break;
 80016d6:	e062      	b.n	800179e <st7565_drawmenu+0x196>
        
        case bluetooth:
            st7565_drawstring(LCD_Buffer, 50, 0, "BLUETOOTH");
 80016d8:	4b40      	ldr	r3, [pc, #256]	; (80017dc <st7565_drawmenu+0x1d4>)
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	2132      	movs	r1, #50	; 0x32
 80016e0:	f7ff fbba 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Pair");
 80016e4:	4b3e      	ldr	r3, [pc, #248]	; (80017e0 <st7565_drawmenu+0x1d8>)
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	2108      	movs	r1, #8
 80016ec:	f7ff fbb4 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Settings");
 80016f0:	4b3c      	ldr	r3, [pc, #240]	; (80017e4 <st7565_drawmenu+0x1dc>)
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	2202      	movs	r2, #2
 80016f6:	2108      	movs	r1, #8
 80016f8:	f7ff fbae 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Return");
 80016fc:	4b30      	ldr	r3, [pc, #192]	; (80017c0 <st7565_drawmenu+0x1b8>)
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	2203      	movs	r2, #3
 8001702:	2108      	movs	r1, #8
 8001704:	f7ff fba8 	bl	8000e58 <st7565_drawstring>
            break;
 8001708:	e049      	b.n	800179e <st7565_drawmenu+0x196>
        
        case music:
            st7565_drawstring(LCD_Buffer, 50, 0, "MUSIC");
 800170a:	4b37      	ldr	r3, [pc, #220]	; (80017e8 <st7565_drawmenu+0x1e0>)
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	2200      	movs	r2, #0
 8001710:	2132      	movs	r1, #50	; 0x32
 8001712:	f7ff fba1 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Player");
 8001716:	4b35      	ldr	r3, [pc, #212]	; (80017ec <st7565_drawmenu+0x1e4>)
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	2201      	movs	r2, #1
 800171c:	2108      	movs	r1, #8
 800171e:	f7ff fb9b 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Volume");
 8001722:	4b33      	ldr	r3, [pc, #204]	; (80017f0 <st7565_drawmenu+0x1e8>)
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	2202      	movs	r2, #2
 8001728:	2108      	movs	r1, #8
 800172a:	f7ff fb95 	bl	8000e58 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Return");
 800172e:	4b24      	ldr	r3, [pc, #144]	; (80017c0 <st7565_drawmenu+0x1b8>)
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	2203      	movs	r2, #3
 8001734:	2108      	movs	r1, #8
 8001736:	f7ff fb8f 	bl	8000e58 <st7565_drawstring>
            break;
 800173a:	e030      	b.n	800179e <st7565_drawmenu+0x196>

        case colors:
        	st7565_drawstring(LCD_Buffer, 40, 0, " COLORS");
 800173c:	4b2d      	ldr	r3, [pc, #180]	; (80017f4 <st7565_drawmenu+0x1ec>)
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	2128      	movs	r1, #40	; 0x28
 8001744:	f7ff fb88 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8, 1, " White");
 8001748:	4b2b      	ldr	r3, [pc, #172]	; (80017f8 <st7565_drawmenu+0x1f0>)
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	2201      	movs	r2, #1
 800174e:	2108      	movs	r1, #8
 8001750:	f7ff fb82 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8, 2, " Red");
 8001754:	4b29      	ldr	r3, [pc, #164]	; (80017fc <st7565_drawmenu+0x1f4>)
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	2202      	movs	r2, #2
 800175a:	2108      	movs	r1, #8
 800175c:	f7ff fb7c 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8, 3, " Green");
 8001760:	4b27      	ldr	r3, [pc, #156]	; (8001800 <st7565_drawmenu+0x1f8>)
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	2203      	movs	r2, #3
 8001766:	2108      	movs	r1, #8
 8001768:	f7ff fb76 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8, 4, " Blue");
 800176c:	4b25      	ldr	r3, [pc, #148]	; (8001804 <st7565_drawmenu+0x1fc>)
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	2204      	movs	r2, #4
 8001772:	2108      	movs	r1, #8
 8001774:	f7ff fb70 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8, 5, " Yellow");
 8001778:	4b23      	ldr	r3, [pc, #140]	; (8001808 <st7565_drawmenu+0x200>)
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	2205      	movs	r2, #5
 800177e:	2108      	movs	r1, #8
 8001780:	f7ff fb6a 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8, 6, " Purple");
 8001784:	4b21      	ldr	r3, [pc, #132]	; (800180c <st7565_drawmenu+0x204>)
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	2206      	movs	r2, #6
 800178a:	2108      	movs	r1, #8
 800178c:	f7ff fb64 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8, 7, " Return");
 8001790:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <st7565_drawmenu+0x1b8>)
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	2207      	movs	r2, #7
 8001796:	2108      	movs	r1, #8
 8001798:	f7ff fb5e 	bl	8000e58 <st7565_drawstring>
        	break;
 800179c:	46c0      	nop			; (mov r8, r8)
        }
    }
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b002      	add	sp, #8
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	0800d3b0 	.word	0x0800d3b0
 80017ac:	08008440 	.word	0x08008440
 80017b0:	0800844c 	.word	0x0800844c
 80017b4:	0800845c 	.word	0x0800845c
 80017b8:	08008468 	.word	0x08008468
 80017bc:	08008474 	.word	0x08008474
 80017c0:	0800847c 	.word	0x0800847c
 80017c4:	08008484 	.word	0x08008484
 80017c8:	0800848c 	.word	0x0800848c
 80017cc:	0800849c 	.word	0x0800849c
 80017d0:	080084a4 	.word	0x080084a4
 80017d4:	080084b0 	.word	0x080084b0
 80017d8:	080084b8 	.word	0x080084b8
 80017dc:	080084c0 	.word	0x080084c0
 80017e0:	080084cc 	.word	0x080084cc
 80017e4:	080084d4 	.word	0x080084d4
 80017e8:	080084e0 	.word	0x080084e0
 80017ec:	080084e8 	.word	0x080084e8
 80017f0:	080084f0 	.word	0x080084f0
 80017f4:	080084f8 	.word	0x080084f8
 80017f8:	08008500 	.word	0x08008500
 80017fc:	08008508 	.word	0x08008508
 8001800:	08008510 	.word	0x08008510
 8001804:	08008518 	.word	0x08008518
 8001808:	08008520 	.word	0x08008520
 800180c:	08008528 	.word	0x08008528

08001810 <st7565_drawmenu_custom>:

//==========================================================
// Draw custom menu
//==========================================================
void st7565_drawmenu_custom(uint8_t* LCD_Buffer, uint8_t led_intens_w, uint8_t led_intens_r, uint8_t led_intens_g, uint8_t led_intens_b)
    {
 8001810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001812:	b087      	sub	sp, #28
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	000c      	movs	r4, r1
 800181a:	0010      	movs	r0, r2
 800181c:	0019      	movs	r1, r3
 800181e:	1cfb      	adds	r3, r7, #3
 8001820:	1c22      	adds	r2, r4, #0
 8001822:	701a      	strb	r2, [r3, #0]
 8001824:	1cbb      	adds	r3, r7, #2
 8001826:	1c02      	adds	r2, r0, #0
 8001828:	701a      	strb	r2, [r3, #0]
 800182a:	1c7b      	adds	r3, r7, #1
 800182c:	1c0a      	adds	r2, r1, #0
 800182e:	701a      	strb	r2, [r3, #0]
			uint8_t intens_w[1];
			uint8_t intens_r[1];
			uint8_t intens_g[1];
			uint8_t intens_b[1];

			itoa(led_intens_w, intens_w, 10);
 8001830:	1cfb      	adds	r3, r7, #3
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2414      	movs	r4, #20
 8001836:	1939      	adds	r1, r7, r4
 8001838:	220a      	movs	r2, #10
 800183a:	0018      	movs	r0, r3
 800183c:	f006 fda6 	bl	800838c <itoa>
			itoa(led_intens_r, intens_r, 10);
 8001840:	1cbb      	adds	r3, r7, #2
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2510      	movs	r5, #16
 8001846:	1979      	adds	r1, r7, r5
 8001848:	220a      	movs	r2, #10
 800184a:	0018      	movs	r0, r3
 800184c:	f006 fd9e 	bl	800838c <itoa>
			itoa(led_intens_g, intens_g, 10);
 8001850:	1c7b      	adds	r3, r7, #1
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	260c      	movs	r6, #12
 8001856:	19b9      	adds	r1, r7, r6
 8001858:	220a      	movs	r2, #10
 800185a:	0018      	movs	r0, r3
 800185c:	f006 fd96 	bl	800838c <itoa>
			itoa(led_intens_b, intens_b, 10);
 8001860:	2328      	movs	r3, #40	; 0x28
 8001862:	2208      	movs	r2, #8
 8001864:	4694      	mov	ip, r2
 8001866:	44bc      	add	ip, r7
 8001868:	4463      	add	r3, ip
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2208      	movs	r2, #8
 800186e:	18b9      	adds	r1, r7, r2
 8001870:	220a      	movs	r2, #10
 8001872:	0018      	movs	r0, r3
 8001874:	f006 fd8a 	bl	800838c <itoa>

			st7565_drawstring(LCD_Buffer, 40, 0, "CUSTOM COLOR");
 8001878:	4b2c      	ldr	r3, [pc, #176]	; (800192c <st7565_drawmenu_custom+0x11c>)
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	2128      	movs	r1, #40	; 0x28
 8001880:	f7ff faea 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8,  1, " White:");
 8001884:	4b2a      	ldr	r3, [pc, #168]	; (8001930 <st7565_drawmenu_custom+0x120>)
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	2201      	movs	r2, #1
 800188a:	2108      	movs	r1, #8
 800188c:	f7ff fae4 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 50, 1, intens_w);
 8001890:	193b      	adds	r3, r7, r4
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	2201      	movs	r2, #1
 8001896:	2132      	movs	r1, #50	; 0x32
 8001898:	f7ff fade 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 70, 1, " %");
 800189c:	4b25      	ldr	r3, [pc, #148]	; (8001934 <st7565_drawmenu_custom+0x124>)
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	2201      	movs	r2, #1
 80018a2:	2146      	movs	r1, #70	; 0x46
 80018a4:	f7ff fad8 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8,  2, " Red:");
 80018a8:	4b23      	ldr	r3, [pc, #140]	; (8001938 <st7565_drawmenu_custom+0x128>)
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	2202      	movs	r2, #2
 80018ae:	2108      	movs	r1, #8
 80018b0:	f7ff fad2 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 50, 2, intens_r);
 80018b4:	197b      	adds	r3, r7, r5
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	2202      	movs	r2, #2
 80018ba:	2132      	movs	r1, #50	; 0x32
 80018bc:	f7ff facc 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 70, 2, " %");
 80018c0:	4b1c      	ldr	r3, [pc, #112]	; (8001934 <st7565_drawmenu_custom+0x124>)
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	2202      	movs	r2, #2
 80018c6:	2146      	movs	r1, #70	; 0x46
 80018c8:	f7ff fac6 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8,  3, " Green:");
 80018cc:	4b1b      	ldr	r3, [pc, #108]	; (800193c <st7565_drawmenu_custom+0x12c>)
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	2203      	movs	r2, #3
 80018d2:	2108      	movs	r1, #8
 80018d4:	f7ff fac0 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 50, 3, intens_g);
 80018d8:	19bb      	adds	r3, r7, r6
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	2203      	movs	r2, #3
 80018de:	2132      	movs	r1, #50	; 0x32
 80018e0:	f7ff faba 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 70, 3, " %");
 80018e4:	4b13      	ldr	r3, [pc, #76]	; (8001934 <st7565_drawmenu_custom+0x124>)
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	2203      	movs	r2, #3
 80018ea:	2146      	movs	r1, #70	; 0x46
 80018ec:	f7ff fab4 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8,  4, " Blue:");
 80018f0:	4b13      	ldr	r3, [pc, #76]	; (8001940 <st7565_drawmenu_custom+0x130>)
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	2204      	movs	r2, #4
 80018f6:	2108      	movs	r1, #8
 80018f8:	f7ff faae 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 50, 4, intens_b);
 80018fc:	2208      	movs	r2, #8
 80018fe:	18bb      	adds	r3, r7, r2
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	2204      	movs	r2, #4
 8001904:	2132      	movs	r1, #50	; 0x32
 8001906:	f7ff faa7 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 70, 4, " %");
 800190a:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <st7565_drawmenu_custom+0x124>)
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	2204      	movs	r2, #4
 8001910:	2146      	movs	r1, #70	; 0x46
 8001912:	f7ff faa1 	bl	8000e58 <st7565_drawstring>
        	st7565_drawstring(LCD_Buffer, 8,  5, " Return");
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <st7565_drawmenu_custom+0x134>)
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	2205      	movs	r2, #5
 800191c:	2108      	movs	r1, #8
 800191e:	f7ff fa9b 	bl	8000e58 <st7565_drawstring>
    }
 8001922:	46c0      	nop			; (mov r8, r8)
 8001924:	46bd      	mov	sp, r7
 8001926:	b007      	add	sp, #28
 8001928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	08008530 	.word	0x08008530
 8001930:	08008540 	.word	0x08008540
 8001934:	08008548 	.word	0x08008548
 8001938:	0800854c 	.word	0x0800854c
 800193c:	08008554 	.word	0x08008554
 8001940:	0800855c 	.word	0x0800855c
 8001944:	0800847c 	.word	0x0800847c

08001948 <st7565_drawmenu_settime>:

//==========================================================
// Draw set time menu
//==========================================================
void st7565_drawmenu_settime(uint8_t* LCD_Buffer, uint8_t set_hour, uint8_t set_min, uint8_t set_day, uint8_t set_mon, uint8_t set_year)
{
 8001948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800194a:	b089      	sub	sp, #36	; 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	000c      	movs	r4, r1
 8001952:	0010      	movs	r0, r2
 8001954:	0019      	movs	r1, r3
 8001956:	1cfb      	adds	r3, r7, #3
 8001958:	1c22      	adds	r2, r4, #0
 800195a:	701a      	strb	r2, [r3, #0]
 800195c:	1cbb      	adds	r3, r7, #2
 800195e:	1c02      	adds	r2, r0, #0
 8001960:	701a      	strb	r2, [r3, #0]
 8001962:	1c7b      	adds	r3, r7, #1
 8001964:	1c0a      	adds	r2, r1, #0
 8001966:	701a      	strb	r2, [r3, #0]
	uint8_t min[1];
	uint8_t day[1];
	uint8_t mon[1];
	uint8_t year[1];

	itoa(set_hour, hour, 10);
 8001968:	1cfb      	adds	r3, r7, #3
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	241c      	movs	r4, #28
 800196e:	1939      	adds	r1, r7, r4
 8001970:	220a      	movs	r2, #10
 8001972:	0018      	movs	r0, r3
 8001974:	f006 fd0a 	bl	800838c <itoa>
	itoa(set_min, min, 10);
 8001978:	1cbb      	adds	r3, r7, #2
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2518      	movs	r5, #24
 800197e:	1979      	adds	r1, r7, r5
 8001980:	220a      	movs	r2, #10
 8001982:	0018      	movs	r0, r3
 8001984:	f006 fd02 	bl	800838c <itoa>
	itoa(set_day, day, 10);
 8001988:	1c7b      	adds	r3, r7, #1
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2614      	movs	r6, #20
 800198e:	19b9      	adds	r1, r7, r6
 8001990:	220a      	movs	r2, #10
 8001992:	0018      	movs	r0, r3
 8001994:	f006 fcfa 	bl	800838c <itoa>
	itoa(set_mon, mon, 10);
 8001998:	2330      	movs	r3, #48	; 0x30
 800199a:	2208      	movs	r2, #8
 800199c:	4694      	mov	ip, r2
 800199e:	44bc      	add	ip, r7
 80019a0:	4463      	add	r3, ip
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2210      	movs	r2, #16
 80019a6:	18b9      	adds	r1, r7, r2
 80019a8:	220a      	movs	r2, #10
 80019aa:	0018      	movs	r0, r3
 80019ac:	f006 fcee 	bl	800838c <itoa>
	itoa(set_year, year, 10);
 80019b0:	2334      	movs	r3, #52	; 0x34
 80019b2:	2208      	movs	r2, #8
 80019b4:	4694      	mov	ip, r2
 80019b6:	44bc      	add	ip, r7
 80019b8:	4463      	add	r3, ip
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	210c      	movs	r1, #12
 80019be:	1879      	adds	r1, r7, r1
 80019c0:	220a      	movs	r2, #10
 80019c2:	0018      	movs	r0, r3
 80019c4:	f006 fce2 	bl	800838c <itoa>

	st7565_drawstring(LCD_Buffer, 40, 0, "SET TIME");
 80019c8:	4b29      	ldr	r3, [pc, #164]	; (8001a70 <st7565_drawmenu_settime+0x128>)
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	2128      	movs	r1, #40	; 0x28
 80019d0:	f7ff fa42 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  1, " Set hour:");
 80019d4:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <st7565_drawmenu_settime+0x12c>)
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	2201      	movs	r2, #1
 80019da:	2108      	movs	r1, #8
 80019dc:	f7ff fa3c 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 80, 1, hour);
 80019e0:	193b      	adds	r3, r7, r4
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	2201      	movs	r2, #1
 80019e6:	2150      	movs	r1, #80	; 0x50
 80019e8:	f7ff fa36 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  2, " Set minute:");
 80019ec:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <st7565_drawmenu_settime+0x130>)
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	2202      	movs	r2, #2
 80019f2:	2108      	movs	r1, #8
 80019f4:	f7ff fa30 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 80, 2, min);
 80019f8:	197b      	adds	r3, r7, r5
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	2202      	movs	r2, #2
 80019fe:	2150      	movs	r1, #80	; 0x50
 8001a00:	f7ff fa2a 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  3, " Set Day:");
 8001a04:	4b1d      	ldr	r3, [pc, #116]	; (8001a7c <st7565_drawmenu_settime+0x134>)
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	2203      	movs	r2, #3
 8001a0a:	2108      	movs	r1, #8
 8001a0c:	f7ff fa24 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 80, 3, day);
 8001a10:	19bb      	adds	r3, r7, r6
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	2203      	movs	r2, #3
 8001a16:	2150      	movs	r1, #80	; 0x50
 8001a18:	f7ff fa1e 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  4, " Set Month:");
 8001a1c:	4b18      	ldr	r3, [pc, #96]	; (8001a80 <st7565_drawmenu_settime+0x138>)
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	2204      	movs	r2, #4
 8001a22:	2108      	movs	r1, #8
 8001a24:	f7ff fa18 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 80, 4, mon);
 8001a28:	2210      	movs	r2, #16
 8001a2a:	18bb      	adds	r3, r7, r2
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	2204      	movs	r2, #4
 8001a30:	2150      	movs	r1, #80	; 0x50
 8001a32:	f7ff fa11 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  5, " Set Year:");
 8001a36:	4b13      	ldr	r3, [pc, #76]	; (8001a84 <st7565_drawmenu_settime+0x13c>)
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	2205      	movs	r2, #5
 8001a3c:	2108      	movs	r1, #8
 8001a3e:	f7ff fa0b 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 80,  5, "20");
 8001a42:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <st7565_drawmenu_settime+0x140>)
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	2205      	movs	r2, #5
 8001a48:	2150      	movs	r1, #80	; 0x50
 8001a4a:	f7ff fa05 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 92, 5, year);
 8001a4e:	210c      	movs	r1, #12
 8001a50:	187b      	adds	r3, r7, r1
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	2205      	movs	r2, #5
 8001a56:	215c      	movs	r1, #92	; 0x5c
 8001a58:	f7ff f9fe 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  6, " Return");
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <st7565_drawmenu_settime+0x144>)
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	2206      	movs	r2, #6
 8001a62:	2108      	movs	r1, #8
 8001a64:	f7ff f9f8 	bl	8000e58 <st7565_drawstring>
}
 8001a68:	46c0      	nop			; (mov r8, r8)
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	b009      	add	sp, #36	; 0x24
 8001a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a70:	08008564 	.word	0x08008564
 8001a74:	08008570 	.word	0x08008570
 8001a78:	0800857c 	.word	0x0800857c
 8001a7c:	0800858c 	.word	0x0800858c
 8001a80:	08008598 	.word	0x08008598
 8001a84:	080085a4 	.word	0x080085a4
 8001a88:	080085b0 	.word	0x080085b0
 8001a8c:	0800847c 	.word	0x0800847c

08001a90 <st7565_drawmenu_setalarm>:

//==========================================================
// Draw alarm menu
//==========================================================
void st7565_drawmenu_setalarm(uint8_t* LCD_Buffer, uint8_t set_al_hr, uint8_t set_al_min)
{
 8001a90:	b5b0      	push	{r4, r5, r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	0008      	movs	r0, r1
 8001a9a:	0011      	movs	r1, r2
 8001a9c:	1cfb      	adds	r3, r7, #3
 8001a9e:	1c02      	adds	r2, r0, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
 8001aa2:	1cbb      	adds	r3, r7, #2
 8001aa4:	1c0a      	adds	r2, r1, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
	uint8_t al_hr[1];
	uint8_t al_min[1];

	itoa(set_al_hr, al_hr, 10);
 8001aa8:	1cfb      	adds	r3, r7, #3
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	240c      	movs	r4, #12
 8001aae:	1939      	adds	r1, r7, r4
 8001ab0:	220a      	movs	r2, #10
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	f006 fc6a 	bl	800838c <itoa>
	itoa(set_al_min, al_min, 10);
 8001ab8:	1cbb      	adds	r3, r7, #2
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2508      	movs	r5, #8
 8001abe:	1979      	adds	r1, r7, r5
 8001ac0:	220a      	movs	r2, #10
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	f006 fc62 	bl	800838c <itoa>

	st7565_drawstring(LCD_Buffer, 40, 0, "SET ALARM");
 8001ac8:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <st7565_drawmenu_setalarm+0x88>)
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	2128      	movs	r1, #40	; 0x28
 8001ad0:	f7ff f9c2 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  1, " Set Hour:");
 8001ad4:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <st7565_drawmenu_setalarm+0x8c>)
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	2108      	movs	r1, #8
 8001adc:	f7ff f9bc 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 80, 1, al_hr);
 8001ae0:	193b      	adds	r3, r7, r4
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	2150      	movs	r1, #80	; 0x50
 8001ae8:	f7ff f9b6 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  2, " Set Minute:");
 8001aec:	4b0c      	ldr	r3, [pc, #48]	; (8001b20 <st7565_drawmenu_setalarm+0x90>)
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	2202      	movs	r2, #2
 8001af2:	2108      	movs	r1, #8
 8001af4:	f7ff f9b0 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 80, 2, al_min);
 8001af8:	197b      	adds	r3, r7, r5
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	2202      	movs	r2, #2
 8001afe:	2150      	movs	r1, #80	; 0x50
 8001b00:	f7ff f9aa 	bl	8000e58 <st7565_drawstring>
	st7565_drawstring(LCD_Buffer, 8,  3, " Return");
 8001b04:	4b07      	ldr	r3, [pc, #28]	; (8001b24 <st7565_drawmenu_setalarm+0x94>)
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	2203      	movs	r2, #3
 8001b0a:	2108      	movs	r1, #8
 8001b0c:	f7ff f9a4 	bl	8000e58 <st7565_drawstring>
}
 8001b10:	46c0      	nop			; (mov r8, r8)
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b004      	add	sp, #16
 8001b16:	bdb0      	pop	{r4, r5, r7, pc}
 8001b18:	080085b4 	.word	0x080085b4
 8001b1c:	080085c0 	.word	0x080085c0
 8001b20:	080085cc 	.word	0x080085cc
 8001b24:	0800847c 	.word	0x0800847c

08001b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b28:	b590      	push	{r4, r7, lr}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b2e:	f002 fca3 	bl	8004478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b32:	f000 f89f 	bl	8001c74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b36:	f7fe fda3 	bl	8000680 <MX_GPIO_Init>
  MX_RTC_Init();
 8001b3a:	f000 f919 	bl	8001d70 <MX_RTC_Init>
  MX_TIM1_Init();
 8001b3e:	f002 f97f 	bl	8003e40 <MX_TIM1_Init>
  MX_TIM15_Init();
 8001b42:	f002 faf3 	bl	800412c <MX_TIM15_Init>
  MX_USART1_UART_Init();
 8001b46:	f002 fc13 	bl	8004370 <MX_USART1_UART_Init>
  MX_ADC_Init();
 8001b4a:	f7fe fc5b 	bl	8000404 <MX_ADC_Init>
  MX_I2C2_Init();
 8001b4e:	f7fe fe67 	bl	8000820 <MX_I2C2_Init>
  MX_TIM3_Init();
 8001b52:	f002 fa4b 	bl	8003fec <MX_TIM3_Init>
  MX_TIM6_Init();
 8001b56:	f002 fa9f 	bl	8004098 <MX_TIM6_Init>
  MX_TIM14_Init();
 8001b5a:	f002 fac1 	bl	80040e0 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(LEDUP_GPIO_Port, LEDUP_Pin, GPIO_PIN_SET);
 8001b5e:	4b3b      	ldr	r3, [pc, #236]	; (8001c4c <main+0x124>)
 8001b60:	2201      	movs	r2, #1
 8001b62:	2110      	movs	r1, #16
 8001b64:	0018      	movs	r0, r3
 8001b66:	f003 fac4 	bl	80050f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDDN_GPIO_Port, LEDDN_Pin, GPIO_PIN_SET);
 8001b6a:	4b38      	ldr	r3, [pc, #224]	; (8001c4c <main+0x124>)
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	2102      	movs	r1, #2
 8001b70:	0018      	movs	r0, r3
 8001b72:	f003 fabe 	bl	80050f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDLT_GPIO_Port, LEDLT_Pin, GPIO_PIN_SET);
 8001b76:	4b35      	ldr	r3, [pc, #212]	; (8001c4c <main+0x124>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	2120      	movs	r1, #32
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	f003 fab8 	bl	80050f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDRT_GPIO_Port, LEDRT_Pin, GPIO_PIN_SET);
 8001b82:	4b32      	ldr	r3, [pc, #200]	; (8001c4c <main+0x124>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	2101      	movs	r1, #1
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f003 fab2 	bl	80050f2 <HAL_GPIO_WritePin>
	
	
	__HAL_TIM_SET_COMPARE(&htim1, PWM_CH_R, 200);
 8001b8e:	4b30      	ldr	r3, [pc, #192]	; (8001c50 <main+0x128>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	22c8      	movs	r2, #200	; 0xc8
 8001b94:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, PWM_CH_R);
 8001b96:	4b2e      	ldr	r3, [pc, #184]	; (8001c50 <main+0x128>)
 8001b98:	2100      	movs	r1, #0
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f005 f972 	bl	8006e84 <HAL_TIM_PWM_Start>
	//HAL_TIM_Base_Start_IT(&htim3);	// UI timer
	//HAL_TIM_Base_Start_IT(&htim6);	// Sensor timer
	
	//HAL_I2C_Master_Transmit(&hi2c2, SHTC3_ADDR, 
    
    st7565_init();
 8001ba0:	f7fe ff9f 	bl	8000ae2 <st7565_init>


//=======================================================================
// Show Startup Screen
//=======================================================================
    st7565_backlight_enable(); 
 8001ba4:	f7ff f812 	bl	8000bcc <st7565_backlight_enable>
    st7565_set_brightness(0); 
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f7ff f81b 	bl	8000be4 <st7565_set_brightness>
    HAL_Delay(10);
 8001bae:	200a      	movs	r0, #10
 8001bb0:	f002 fcc6 	bl	8004540 <HAL_Delay>
   
// Show startup screen
    st7565_clear_buffer(LCD_Buffer);
 8001bb4:	4b27      	ldr	r3, [pc, #156]	; (8001c54 <main+0x12c>)
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	f7ff f86a 	bl	8000c90 <st7565_clear_buffer>
    st7565_drawbitmap(LCD_Buffer, 0, 0, atom_symbol, 128, 64, 10);
 8001bbc:	4a26      	ldr	r2, [pc, #152]	; (8001c58 <main+0x130>)
 8001bbe:	4825      	ldr	r0, [pc, #148]	; (8001c54 <main+0x12c>)
 8001bc0:	230a      	movs	r3, #10
 8001bc2:	9302      	str	r3, [sp, #8]
 8001bc4:	2340      	movs	r3, #64	; 0x40
 8001bc6:	9301      	str	r3, [sp, #4]
 8001bc8:	2380      	movs	r3, #128	; 0x80
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	0013      	movs	r3, r2
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	f7ff f8d7 	bl	8000d84 <st7565_drawbitmap>
    st7565_drawstring(LCD_Buffer, 22, 7, "Moodlight 2020");
 8001bd6:	4b21      	ldr	r3, [pc, #132]	; (8001c5c <main+0x134>)
 8001bd8:	481e      	ldr	r0, [pc, #120]	; (8001c54 <main+0x12c>)
 8001bda:	2207      	movs	r2, #7
 8001bdc:	2116      	movs	r1, #22
 8001bde:	f7ff f93b 	bl	8000e58 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 0, 0, "Manuel");
 8001be2:	4b1f      	ldr	r3, [pc, #124]	; (8001c60 <main+0x138>)
 8001be4:	481b      	ldr	r0, [pc, #108]	; (8001c54 <main+0x12c>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	2100      	movs	r1, #0
 8001bea:	f7ff f935 	bl	8000e58 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 0, 1, "Schmid");
 8001bee:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <main+0x13c>)
 8001bf0:	4818      	ldr	r0, [pc, #96]	; (8001c54 <main+0x12c>)
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	f7ff f92f 	bl	8000e58 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 85, 0, "Lukas");
 8001bfa:	4b1b      	ldr	r3, [pc, #108]	; (8001c68 <main+0x140>)
 8001bfc:	4815      	ldr	r0, [pc, #84]	; (8001c54 <main+0x12c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2155      	movs	r1, #85	; 0x55
 8001c02:	f7ff f929 	bl	8000e58 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 85, 1, "Eugster");
 8001c06:	4b19      	ldr	r3, [pc, #100]	; (8001c6c <main+0x144>)
 8001c08:	4812      	ldr	r0, [pc, #72]	; (8001c54 <main+0x12c>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	2155      	movs	r1, #85	; 0x55
 8001c0e:	f7ff f923 	bl	8000e58 <st7565_drawstring>
	st7565_write_buffer(LCD_Buffer);
 8001c12:	4b10      	ldr	r3, [pc, #64]	; (8001c54 <main+0x12c>)
 8001c14:	0018      	movs	r0, r3
 8001c16:	f7fe fed3 	bl	80009c0 <st7565_write_buffer>
    
    HAL_Delay(3000);
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <main+0x148>)
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f002 fc8f 	bl	8004540 <HAL_Delay>
    st7565_clear_buffer(LCD_Buffer);
 8001c22:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <main+0x12c>)
 8001c24:	0018      	movs	r0, r3
 8001c26:	f7ff f833 	bl	8000c90 <st7565_clear_buffer>
//=======================================================================
  
    event_t event;
    fsm_init();
 8001c2a:	f000 f91b 	bl	8001e64 <fsm_init>
    
    while(1) {
        event = eh_get_event();
 8001c2e:	1dfc      	adds	r4, r7, #7
 8001c30:	f7fe fc92 	bl	8000558 <eh_get_event>
 8001c34:	0003      	movs	r3, r0
 8001c36:	7023      	strb	r3, [r4, #0]
        if(event != EV_NO_EVENT) {
 8001c38:	1dfb      	adds	r3, r7, #7
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d0f6      	beq.n	8001c2e <main+0x106>
            fsm_handle_event(event);
 8001c40:	1dfb      	adds	r3, r7, #7
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	0018      	movs	r0, r3
 8001c46:	f000 f921 	bl	8001e8c <fsm_handle_event>
        event = eh_get_event();
 8001c4a:	e7f0      	b.n	8001c2e <main+0x106>
 8001c4c:	48000400 	.word	0x48000400
 8001c50:	200005bc 	.word	0x200005bc
 8001c54:	200000d8 	.word	0x200000d8
 8001c58:	0800c22c 	.word	0x0800c22c
 8001c5c:	080085dc 	.word	0x080085dc
 8001c60:	080085ec 	.word	0x080085ec
 8001c64:	080085f4 	.word	0x080085f4
 8001c68:	080085fc 	.word	0x080085fc
 8001c6c:	08008604 	.word	0x08008604
 8001c70:	00000bb8 	.word	0x00000bb8

08001c74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c74:	b590      	push	{r4, r7, lr}
 8001c76:	b095      	sub	sp, #84	; 0x54
 8001c78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c7a:	2420      	movs	r4, #32
 8001c7c:	193b      	adds	r3, r7, r4
 8001c7e:	0018      	movs	r0, r3
 8001c80:	2330      	movs	r3, #48	; 0x30
 8001c82:	001a      	movs	r2, r3
 8001c84:	2100      	movs	r1, #0
 8001c86:	f006 fb85 	bl	8008394 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c8a:	2310      	movs	r3, #16
 8001c8c:	18fb      	adds	r3, r7, r3
 8001c8e:	0018      	movs	r0, r3
 8001c90:	2310      	movs	r3, #16
 8001c92:	001a      	movs	r2, r3
 8001c94:	2100      	movs	r1, #0
 8001c96:	f006 fb7d 	bl	8008394 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c9a:	003b      	movs	r3, r7
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	2310      	movs	r3, #16
 8001ca0:	001a      	movs	r2, r3
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	f006 fb76 	bl	8008394 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8001ca8:	f004 f8d6 	bl	8005e58 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
 8001cac:	4b2b      	ldr	r3, [pc, #172]	; (8001d5c <SystemClock_Config+0xe8>)
 8001cae:	6a1a      	ldr	r2, [r3, #32]
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	; (8001d5c <SystemClock_Config+0xe8>)
 8001cb2:	2118      	movs	r1, #24
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	621a      	str	r2, [r3, #32]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE
 8001cb8:	0021      	movs	r1, r4
 8001cba:	187b      	adds	r3, r7, r1
 8001cbc:	2215      	movs	r2, #21
 8001cbe:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cc0:	187b      	adds	r3, r7, r1
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001cc6:	187b      	adds	r3, r7, r1
 8001cc8:	2201      	movs	r2, #1
 8001cca:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001ccc:	187b      	adds	r3, r7, r1
 8001cce:	2201      	movs	r2, #1
 8001cd0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001cd2:	187b      	adds	r3, r7, r1
 8001cd4:	2210      	movs	r2, #16
 8001cd6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cd8:	187b      	adds	r3, r7, r1
 8001cda:	2202      	movs	r2, #2
 8001cdc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cde:	187b      	adds	r3, r7, r1
 8001ce0:	2280      	movs	r2, #128	; 0x80
 8001ce2:	0252      	lsls	r2, r2, #9
 8001ce4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001ce6:	187b      	adds	r3, r7, r1
 8001ce8:	2280      	movs	r2, #128	; 0x80
 8001cea:	0352      	lsls	r2, r2, #13
 8001cec:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001cee:	187b      	adds	r3, r7, r1
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cf4:	187b      	adds	r3, r7, r1
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f004 f8bc 	bl	8005e74 <HAL_RCC_OscConfig>
 8001cfc:	1e03      	subs	r3, r0, #0
 8001cfe:	d001      	beq.n	8001d04 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001d00:	f000 f830 	bl	8001d64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d04:	2110      	movs	r1, #16
 8001d06:	187b      	adds	r3, r7, r1
 8001d08:	2207      	movs	r2, #7
 8001d0a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d0c:	187b      	adds	r3, r7, r1
 8001d0e:	2202      	movs	r2, #2
 8001d10:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d12:	187b      	adds	r3, r7, r1
 8001d14:	2200      	movs	r2, #0
 8001d16:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d18:	187b      	adds	r3, r7, r1
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d1e:	187b      	adds	r3, r7, r1
 8001d20:	2101      	movs	r1, #1
 8001d22:	0018      	movs	r0, r3
 8001d24:	f004 fbc2 	bl	80064ac <HAL_RCC_ClockConfig>
 8001d28:	1e03      	subs	r3, r0, #0
 8001d2a:	d001      	beq.n	8001d30 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001d2c:	f000 f81a 	bl	8001d64 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8001d30:	003b      	movs	r3, r7
 8001d32:	4a0b      	ldr	r2, [pc, #44]	; (8001d60 <SystemClock_Config+0xec>)
 8001d34:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001d36:	003b      	movs	r3, r7
 8001d38:	2200      	movs	r2, #0
 8001d3a:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001d3c:	003b      	movs	r3, r7
 8001d3e:	2280      	movs	r2, #128	; 0x80
 8001d40:	0052      	lsls	r2, r2, #1
 8001d42:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d44:	003b      	movs	r3, r7
 8001d46:	0018      	movs	r0, r3
 8001d48:	f004 fd02 	bl	8006750 <HAL_RCCEx_PeriphCLKConfig>
 8001d4c:	1e03      	subs	r3, r0, #0
 8001d4e:	d001      	beq.n	8001d54 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8001d50:	f000 f808 	bl	8001d64 <Error_Handler>
  }
}
 8001d54:	46c0      	nop			; (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b015      	add	sp, #84	; 0x54
 8001d5a:	bd90      	pop	{r4, r7, pc}
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	00010001 	.word	0x00010001

08001d64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d68:	46c0      	nop			; (mov r8, r8)
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8001d76:	1d3b      	adds	r3, r7, #4
 8001d78:	0018      	movs	r0, r3
 8001d7a:	2314      	movs	r3, #20
 8001d7c:	001a      	movs	r2, r3
 8001d7e:	2100      	movs	r1, #0
 8001d80:	f006 fb08 	bl	8008394 <memset>
  RTC_DateTypeDef sDate = {0};
 8001d84:	003b      	movs	r3, r7
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001d8a:	4b28      	ldr	r3, [pc, #160]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001d8c:	4a28      	ldr	r2, [pc, #160]	; (8001e30 <MX_RTC_Init+0xc0>)
 8001d8e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d90:	4b26      	ldr	r3, [pc, #152]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001d96:	4b25      	ldr	r3, [pc, #148]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001d98:	227f      	movs	r2, #127	; 0x7f
 8001d9a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001d9c:	4b23      	ldr	r3, [pc, #140]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001d9e:	22ff      	movs	r2, #255	; 0xff
 8001da0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001da2:	4b22      	ldr	r3, [pc, #136]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001da8:	4b20      	ldr	r3, [pc, #128]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001dae:	4b1f      	ldr	r3, [pc, #124]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001db4:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001db6:	0018      	movs	r0, r3
 8001db8:	f004 fd98 	bl	80068ec <HAL_RTC_Init>
 8001dbc:	1e03      	subs	r3, r0, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8001dc0:	f7ff ffd0 	bl	8001d64 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8001dca:	1d3b      	adds	r3, r7, #4
 8001dcc:	2200      	movs	r2, #0
 8001dce:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8001dd0:	1d3b      	adds	r3, r7, #4
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001dd6:	1d3b      	adds	r3, r7, #4
 8001dd8:	2200      	movs	r2, #0
 8001dda:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ddc:	1d3b      	adds	r3, r7, #4
 8001dde:	2200      	movs	r2, #0
 8001de0:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001de2:	1d39      	adds	r1, r7, #4
 8001de4:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	0018      	movs	r0, r3
 8001dea:	f004 fe13 	bl	8006a14 <HAL_RTC_SetTime>
 8001dee:	1e03      	subs	r3, r0, #0
 8001df0:	d001      	beq.n	8001df6 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8001df2:	f7ff ffb7 	bl	8001d64 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001df6:	003b      	movs	r3, r7
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001dfc:	003b      	movs	r3, r7
 8001dfe:	2201      	movs	r2, #1
 8001e00:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8001e02:	003b      	movs	r3, r7
 8001e04:	2201      	movs	r2, #1
 8001e06:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8001e08:	003b      	movs	r3, r7
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001e0e:	0039      	movs	r1, r7
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <MX_RTC_Init+0xbc>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	0018      	movs	r0, r3
 8001e16:	f004 feb9 	bl	8006b8c <HAL_RTC_SetDate>
 8001e1a:	1e03      	subs	r3, r0, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 8001e1e:	f7ff ffa1 	bl	8001d64 <Error_Handler>
  }

}
 8001e22:	46c0      	nop			; (mov r8, r8)
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b006      	add	sp, #24
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	46c0      	nop			; (mov r8, r8)
 8001e2c:	200004dc 	.word	0x200004dc
 8001e30:	40002800 	.word	0x40002800

08001e34 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a06      	ldr	r2, [pc, #24]	; (8001e5c <HAL_RTC_MspInit+0x28>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d106      	bne.n	8001e54 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e46:	4b06      	ldr	r3, [pc, #24]	; (8001e60 <HAL_RTC_MspInit+0x2c>)
 8001e48:	6a1a      	ldr	r2, [r3, #32]
 8001e4a:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <HAL_RTC_MspInit+0x2c>)
 8001e4c:	2180      	movs	r1, #128	; 0x80
 8001e4e:	0209      	lsls	r1, r1, #8
 8001e50:	430a      	orrs	r2, r1
 8001e52:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001e54:	46c0      	nop			; (mov r8, r8)
 8001e56:	46bd      	mov	sp, r7
 8001e58:	b002      	add	sp, #8
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40002800 	.word	0x40002800
 8001e60:	40021000 	.word	0x40021000

08001e64 <fsm_init>:
// current FSM state 
static state_t state = HOME_SCREEN;


void fsm_init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
    state = HOME_SCREEN;
 8001e68:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <fsm_init+0x24>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	701a      	strb	r2, [r3, #0]
    ah_draw_time();
 8001e6e:	f7fe fa01 	bl	8000274 <ah_draw_time>
    ah_draw_date();
 8001e72:	f7fe fa39 	bl	80002e8 <ah_draw_date>
    ah_draw_sensor();
 8001e76:	f7fe fa3d 	bl	80002f4 <ah_draw_sensor>
    // later to be moved to seperate states
    ah_draw_snooze();
 8001e7a:	f7fe fa71 	bl	8000360 <ah_draw_snooze>
    ah_draw_alarm();
 8001e7e:	f7fe fa7f 	bl	8000380 <ah_draw_alarm>

}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000040 	.word	0x20000040

08001e8c <fsm_handle_event>:

// State Machine

void fsm_handle_event(event_t event)
{
 8001e8c:	b5b0      	push	{r4, r5, r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af02      	add	r7, sp, #8
 8001e92:	0002      	movs	r2, r0
 8001e94:	1dfb      	adds	r3, r7, #7
 8001e96:	701a      	strb	r2, [r3, #0]
    switch(state) {
 8001e98:	4bd7      	ldr	r3, [pc, #860]	; (80021f8 <fsm_handle_event+0x36c>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b26      	cmp	r3, #38	; 0x26
 8001e9e:	d901      	bls.n	8001ea4 <fsm_handle_event+0x18>
 8001ea0:	f001 ff3f 	bl	8003d22 <fsm_handle_event+0x1e96>
 8001ea4:	009a      	lsls	r2, r3, #2
 8001ea6:	4bd5      	ldr	r3, [pc, #852]	; (80021fc <fsm_handle_event+0x370>)
 8001ea8:	18d3      	adds	r3, r2, r3
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	469f      	mov	pc, r3
        case HOME_SCREEN:  
            switch (event) {
 8001eae:	1dfb      	adds	r3, r7, #7
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b05      	cmp	r3, #5
 8001eb4:	d111      	bne.n	8001eda <fsm_handle_event+0x4e>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001eb6:	4bd2      	ldr	r3, [pc, #840]	; (8002200 <fsm_handle_event+0x374>)
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f7fe fee9 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	f7fe fa82 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	f7fe fa6b 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001eca:	4bcd      	ldr	r3, [pc, #820]	; (8002200 <fsm_handle_event+0x374>)
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7fe fd77 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8001ed2:	4bc9      	ldr	r3, [pc, #804]	; (80021f8 <fsm_handle_event+0x36c>)
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	701a      	strb	r2, [r3, #0]
                    break;
 8001ed8:	e003      	b.n	8001ee2 <fsm_handle_event+0x56>
                
                default:
                    state = HOME_SCREEN;
 8001eda:	4bc7      	ldr	r3, [pc, #796]	; (80021f8 <fsm_handle_event+0x36c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
                    break;
 8001ee0:	46c0      	nop			; (mov r8, r8)
            }
        break;
 8001ee2:	f001 ff1e 	bl	8003d22 <fsm_handle_event+0x1e96>

        case MENU_MAIN_CLOCK:
            switch (event) {
 8001ee6:	1dfb      	adds	r3, r7, #7
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d028      	beq.n	8001f40 <fsm_handle_event+0xb4>
 8001eee:	2b05      	cmp	r3, #5
 8001ef0:	d002      	beq.n	8001ef8 <fsm_handle_event+0x6c>
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d012      	beq.n	8001f1c <fsm_handle_event+0x90>
 8001ef6:	e035      	b.n	8001f64 <fsm_handle_event+0xd8>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001ef8:	4bc1      	ldr	r3, [pc, #772]	; (8002200 <fsm_handle_event+0x374>)
 8001efa:	0018      	movs	r0, r3
 8001efc:	f7fe fec8 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(clock);
 8001f00:	2001      	movs	r0, #1
 8001f02:	f7fe fa61 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001f06:	2001      	movs	r0, #1
 8001f08:	f7fe fa4a 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001f0c:	4bbc      	ldr	r3, [pc, #752]	; (8002200 <fsm_handle_event+0x374>)
 8001f0e:	0018      	movs	r0, r3
 8001f10:	f7fe fd56 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CLOCK_TIME;
 8001f14:	4bb8      	ldr	r3, [pc, #736]	; (80021f8 <fsm_handle_event+0x36c>)
 8001f16:	2206      	movs	r2, #6
 8001f18:	701a      	strb	r2, [r3, #0]
                    break;
 8001f1a:	e027      	b.n	8001f6c <fsm_handle_event+0xe0>
               
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001f1c:	4bb8      	ldr	r3, [pc, #736]	; (8002200 <fsm_handle_event+0x374>)
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f7fe feb6 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 8001f24:	2000      	movs	r0, #0
 8001f26:	f7fe fa4f 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(5);
 8001f2a:	2005      	movs	r0, #5
 8001f2c:	f7fe fa38 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001f30:	4bb3      	ldr	r3, [pc, #716]	; (8002200 <fsm_handle_event+0x374>)
 8001f32:	0018      	movs	r0, r3
 8001f34:	f7fe fd44 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_RETURN;
 8001f38:	4baf      	ldr	r3, [pc, #700]	; (80021f8 <fsm_handle_event+0x36c>)
 8001f3a:	2205      	movs	r2, #5
 8001f3c:	701a      	strb	r2, [r3, #0]
                    break;
 8001f3e:	e015      	b.n	8001f6c <fsm_handle_event+0xe0>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001f40:	4baf      	ldr	r3, [pc, #700]	; (8002200 <fsm_handle_event+0x374>)
 8001f42:	0018      	movs	r0, r3
 8001f44:	f7fe fea4 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f7fe fa3d 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8001f4e:	2002      	movs	r0, #2
 8001f50:	f7fe fa26 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001f54:	4baa      	ldr	r3, [pc, #680]	; (8002200 <fsm_handle_event+0x374>)
 8001f56:	0018      	movs	r0, r3
 8001f58:	f7fe fd32 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_MOODLIGHT;
 8001f5c:	4ba6      	ldr	r3, [pc, #664]	; (80021f8 <fsm_handle_event+0x36c>)
 8001f5e:	2202      	movs	r2, #2
 8001f60:	701a      	strb	r2, [r3, #0]
                    break;                
 8001f62:	e003      	b.n	8001f6c <fsm_handle_event+0xe0>
                          
                default:
                    state = MENU_MAIN_CLOCK;   
 8001f64:	4ba4      	ldr	r3, [pc, #656]	; (80021f8 <fsm_handle_event+0x36c>)
 8001f66:	2201      	movs	r2, #1
 8001f68:	701a      	strb	r2, [r3, #0]
                    break;
 8001f6a:	46c0      	nop			; (mov r8, r8)
            }
            break;
 8001f6c:	f001 fed9 	bl	8003d22 <fsm_handle_event+0x1e96>
            
        case MENU_MAIN_MOODLIGHT:
            switch (event) {
 8001f70:	1dfb      	adds	r3, r7, #7
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d028      	beq.n	8001fca <fsm_handle_event+0x13e>
 8001f78:	2b05      	cmp	r3, #5
 8001f7a:	d002      	beq.n	8001f82 <fsm_handle_event+0xf6>
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d012      	beq.n	8001fa6 <fsm_handle_event+0x11a>
 8001f80:	e035      	b.n	8001fee <fsm_handle_event+0x162>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001f82:	4b9f      	ldr	r3, [pc, #636]	; (8002200 <fsm_handle_event+0x374>)
 8001f84:	0018      	movs	r0, r3
 8001f86:	f7fe fe83 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(moodlight);
 8001f8a:	2002      	movs	r0, #2
 8001f8c:	f7fe fa1c 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001f90:	2001      	movs	r0, #1
 8001f92:	f7fe fa05 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001f96:	4b9a      	ldr	r3, [pc, #616]	; (8002200 <fsm_handle_event+0x374>)
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f7fe fd11 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MOODL_PRESETS;
 8001f9e:	4b96      	ldr	r3, [pc, #600]	; (80021f8 <fsm_handle_event+0x36c>)
 8001fa0:	220a      	movs	r2, #10
 8001fa2:	701a      	strb	r2, [r3, #0]
                    break;
 8001fa4:	e027      	b.n	8001ff6 <fsm_handle_event+0x16a>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001fa6:	4b96      	ldr	r3, [pc, #600]	; (8002200 <fsm_handle_event+0x374>)
 8001fa8:	0018      	movs	r0, r3
 8001faa:	f7fe fe71 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f7fe fa0a 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001fb4:	2001      	movs	r0, #1
 8001fb6:	f7fe f9f3 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001fba:	4b91      	ldr	r3, [pc, #580]	; (8002200 <fsm_handle_event+0x374>)
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f7fe fcff 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8001fc2:	4b8d      	ldr	r3, [pc, #564]	; (80021f8 <fsm_handle_event+0x36c>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	701a      	strb	r2, [r3, #0]
                    break;
 8001fc8:	e015      	b.n	8001ff6 <fsm_handle_event+0x16a>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001fca:	4b8d      	ldr	r3, [pc, #564]	; (8002200 <fsm_handle_event+0x374>)
 8001fcc:	0018      	movs	r0, r3
 8001fce:	f7fe fe5f 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	f7fe f9f8 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8001fd8:	2003      	movs	r0, #3
 8001fda:	f7fe f9e1 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001fde:	4b88      	ldr	r3, [pc, #544]	; (8002200 <fsm_handle_event+0x374>)
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f7fe fced 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_BLUETOOTH;
 8001fe6:	4b84      	ldr	r3, [pc, #528]	; (80021f8 <fsm_handle_event+0x36c>)
 8001fe8:	2203      	movs	r2, #3
 8001fea:	701a      	strb	r2, [r3, #0]
                    break;                   
 8001fec:	e003      	b.n	8001ff6 <fsm_handle_event+0x16a>
                
                default:
                    state = MENU_MAIN_MOODLIGHT;
 8001fee:	4b82      	ldr	r3, [pc, #520]	; (80021f8 <fsm_handle_event+0x36c>)
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	701a      	strb	r2, [r3, #0]
                    break;
 8001ff4:	46c0      	nop			; (mov r8, r8)
            }
            break;
 8001ff6:	f001 fe94 	bl	8003d22 <fsm_handle_event+0x1e96>
        
        case MENU_MAIN_BLUETOOTH:
            switch (event) {
 8001ffa:	1dfb      	adds	r3, r7, #7
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d028      	beq.n	8002054 <fsm_handle_event+0x1c8>
 8002002:	2b05      	cmp	r3, #5
 8002004:	d002      	beq.n	800200c <fsm_handle_event+0x180>
 8002006:	2b01      	cmp	r3, #1
 8002008:	d012      	beq.n	8002030 <fsm_handle_event+0x1a4>
 800200a:	e035      	b.n	8002078 <fsm_handle_event+0x1ec>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 800200c:	4b7c      	ldr	r3, [pc, #496]	; (8002200 <fsm_handle_event+0x374>)
 800200e:	0018      	movs	r0, r3
 8002010:	f7fe fe3e 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(bluetooth);
 8002014:	2003      	movs	r0, #3
 8002016:	f7fe f9d7 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 800201a:	2001      	movs	r0, #1
 800201c:	f7fe f9c0 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002020:	4b77      	ldr	r3, [pc, #476]	; (8002200 <fsm_handle_event+0x374>)
 8002022:	0018      	movs	r0, r3
 8002024:	f7fe fccc 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_BT_PAIR;
 8002028:	4b73      	ldr	r3, [pc, #460]	; (80021f8 <fsm_handle_event+0x36c>)
 800202a:	220c      	movs	r2, #12
 800202c:	701a      	strb	r2, [r3, #0]
                    break;
 800202e:	e028      	b.n	8002082 <fsm_handle_event+0x1f6>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002030:	4b73      	ldr	r3, [pc, #460]	; (8002200 <fsm_handle_event+0x374>)
 8002032:	0018      	movs	r0, r3
 8002034:	f7fe fe2c 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 8002038:	2000      	movs	r0, #0
 800203a:	f7fe f9c5 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 800203e:	2002      	movs	r0, #2
 8002040:	f7fe f9ae 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002044:	4b6e      	ldr	r3, [pc, #440]	; (8002200 <fsm_handle_event+0x374>)
 8002046:	0018      	movs	r0, r3
 8002048:	f7fe fcba 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_MOODLIGHT;
 800204c:	4b6a      	ldr	r3, [pc, #424]	; (80021f8 <fsm_handle_event+0x36c>)
 800204e:	2202      	movs	r2, #2
 8002050:	701a      	strb	r2, [r3, #0]
                    break;
 8002052:	e016      	b.n	8002082 <fsm_handle_event+0x1f6>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002054:	4b6a      	ldr	r3, [pc, #424]	; (8002200 <fsm_handle_event+0x374>)
 8002056:	0018      	movs	r0, r3
 8002058:	f7fe fe1a 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 800205c:	2000      	movs	r0, #0
 800205e:	f7fe f9b3 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(4);
 8002062:	2004      	movs	r0, #4
 8002064:	f7fe f99c 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002068:	4b65      	ldr	r3, [pc, #404]	; (8002200 <fsm_handle_event+0x374>)
 800206a:	0018      	movs	r0, r3
 800206c:	f7fe fca8 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_MUSIC;
 8002070:	4b61      	ldr	r3, [pc, #388]	; (80021f8 <fsm_handle_event+0x36c>)
 8002072:	2204      	movs	r2, #4
 8002074:	701a      	strb	r2, [r3, #0]
                    break;
 8002076:	e004      	b.n	8002082 <fsm_handle_event+0x1f6>
                
                default:
                    state = MENU_MAIN_BLUETOOTH;
 8002078:	4b5f      	ldr	r3, [pc, #380]	; (80021f8 <fsm_handle_event+0x36c>)
 800207a:	2203      	movs	r2, #3
 800207c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800207e:	f001 fe50 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002082:	f001 fe4e 	bl	8003d22 <fsm_handle_event+0x1e96>

        case MENU_MAIN_MUSIC:    
            switch (event) {
 8002086:	1dfb      	adds	r3, r7, #7
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b02      	cmp	r3, #2
 800208c:	d028      	beq.n	80020e0 <fsm_handle_event+0x254>
 800208e:	2b05      	cmp	r3, #5
 8002090:	d002      	beq.n	8002098 <fsm_handle_event+0x20c>
 8002092:	2b01      	cmp	r3, #1
 8002094:	d012      	beq.n	80020bc <fsm_handle_event+0x230>
 8002096:	e035      	b.n	8002104 <fsm_handle_event+0x278>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8002098:	4b59      	ldr	r3, [pc, #356]	; (8002200 <fsm_handle_event+0x374>)
 800209a:	0018      	movs	r0, r3
 800209c:	f7fe fdf8 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(music);
 80020a0:	2004      	movs	r0, #4
 80020a2:	f7fe f991 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 80020a6:	2001      	movs	r0, #1
 80020a8:	f7fe f97a 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80020ac:	4b54      	ldr	r3, [pc, #336]	; (8002200 <fsm_handle_event+0x374>)
 80020ae:	0018      	movs	r0, r3
 80020b0:	f7fe fc86 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MUSIC_PLAYER;
 80020b4:	4b50      	ldr	r3, [pc, #320]	; (80021f8 <fsm_handle_event+0x36c>)
 80020b6:	2210      	movs	r2, #16
 80020b8:	701a      	strb	r2, [r3, #0]
                    break;    
 80020ba:	e028      	b.n	800210e <fsm_handle_event+0x282>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80020bc:	4b50      	ldr	r3, [pc, #320]	; (8002200 <fsm_handle_event+0x374>)
 80020be:	0018      	movs	r0, r3
 80020c0:	f7fe fde6 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 80020c4:	2000      	movs	r0, #0
 80020c6:	f7fe f97f 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 80020ca:	2003      	movs	r0, #3
 80020cc:	f7fe f968 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80020d0:	4b4b      	ldr	r3, [pc, #300]	; (8002200 <fsm_handle_event+0x374>)
 80020d2:	0018      	movs	r0, r3
 80020d4:	f7fe fc74 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_BLUETOOTH;
 80020d8:	4b47      	ldr	r3, [pc, #284]	; (80021f8 <fsm_handle_event+0x36c>)
 80020da:	2203      	movs	r2, #3
 80020dc:	701a      	strb	r2, [r3, #0]
                    break;
 80020de:	e016      	b.n	800210e <fsm_handle_event+0x282>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 80020e0:	4b47      	ldr	r3, [pc, #284]	; (8002200 <fsm_handle_event+0x374>)
 80020e2:	0018      	movs	r0, r3
 80020e4:	f7fe fdd4 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 80020e8:	2000      	movs	r0, #0
 80020ea:	f7fe f96d 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(5);
 80020ee:	2005      	movs	r0, #5
 80020f0:	f7fe f956 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80020f4:	4b42      	ldr	r3, [pc, #264]	; (8002200 <fsm_handle_event+0x374>)
 80020f6:	0018      	movs	r0, r3
 80020f8:	f7fe fc62 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_RETURN;
 80020fc:	4b3e      	ldr	r3, [pc, #248]	; (80021f8 <fsm_handle_event+0x36c>)
 80020fe:	2205      	movs	r2, #5
 8002100:	701a      	strb	r2, [r3, #0]
                    break;
 8002102:	e004      	b.n	800210e <fsm_handle_event+0x282>
                
                default:
                    state = MENU_MAIN_MUSIC;
 8002104:	4b3c      	ldr	r3, [pc, #240]	; (80021f8 <fsm_handle_event+0x36c>)
 8002106:	2204      	movs	r2, #4
 8002108:	701a      	strb	r2, [r3, #0]
            }
            break;
 800210a:	f001 fe0a 	bl	8003d22 <fsm_handle_event+0x1e96>
 800210e:	f001 fe08 	bl	8003d22 <fsm_handle_event+0x1e96>
                    
        case MENU_MAIN_RETURN:
            switch (event) {
 8002112:	1dfb      	adds	r3, r7, #7
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d02c      	beq.n	8002174 <fsm_handle_event+0x2e8>
 800211a:	2b05      	cmp	r3, #5
 800211c:	d002      	beq.n	8002124 <fsm_handle_event+0x298>
 800211e:	2b01      	cmp	r3, #1
 8002120:	d016      	beq.n	8002150 <fsm_handle_event+0x2c4>
 8002122:	e039      	b.n	8002198 <fsm_handle_event+0x30c>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8002124:	4b36      	ldr	r3, [pc, #216]	; (8002200 <fsm_handle_event+0x374>)
 8002126:	0018      	movs	r0, r3
 8002128:	f7fe fdb2 	bl	8000c90 <st7565_clear_buffer>
                    ah_draw_time();
 800212c:	f7fe f8a2 	bl	8000274 <ah_draw_time>
                    ah_draw_date();
 8002130:	f7fe f8da 	bl	80002e8 <ah_draw_date>
                    ah_draw_sensor();
 8002134:	f7fe f8de 	bl	80002f4 <ah_draw_sensor>
                    // later to be moved to seperate states
                    ah_draw_snooze();
 8002138:	f7fe f912 	bl	8000360 <ah_draw_snooze>
                    ah_draw_alarm();
 800213c:	f7fe f920 	bl	8000380 <ah_draw_alarm>
                    st7565_write_buffer(LCD_Buffer);
 8002140:	4b2f      	ldr	r3, [pc, #188]	; (8002200 <fsm_handle_event+0x374>)
 8002142:	0018      	movs	r0, r3
 8002144:	f7fe fc3c 	bl	80009c0 <st7565_write_buffer>
                    state = HOME_SCREEN;
 8002148:	4b2b      	ldr	r3, [pc, #172]	; (80021f8 <fsm_handle_event+0x36c>)
 800214a:	2200      	movs	r2, #0
 800214c:	701a      	strb	r2, [r3, #0]
                    break;
 800214e:	e028      	b.n	80021a2 <fsm_handle_event+0x316>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002150:	4b2b      	ldr	r3, [pc, #172]	; (8002200 <fsm_handle_event+0x374>)
 8002152:	0018      	movs	r0, r3
 8002154:	f7fe fd9c 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 8002158:	2000      	movs	r0, #0
 800215a:	f7fe f935 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(4);
 800215e:	2004      	movs	r0, #4
 8002160:	f7fe f91e 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002164:	4b26      	ldr	r3, [pc, #152]	; (8002200 <fsm_handle_event+0x374>)
 8002166:	0018      	movs	r0, r3
 8002168:	f7fe fc2a 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_MUSIC;
 800216c:	4b22      	ldr	r3, [pc, #136]	; (80021f8 <fsm_handle_event+0x36c>)
 800216e:	2204      	movs	r2, #4
 8002170:	701a      	strb	r2, [r3, #0]
                    break;
 8002172:	e016      	b.n	80021a2 <fsm_handle_event+0x316>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002174:	4b22      	ldr	r3, [pc, #136]	; (8002200 <fsm_handle_event+0x374>)
 8002176:	0018      	movs	r0, r3
 8002178:	f7fe fd8a 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 800217c:	2000      	movs	r0, #0
 800217e:	f7fe f923 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002182:	2001      	movs	r0, #1
 8002184:	f7fe f90c 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002188:	4b1d      	ldr	r3, [pc, #116]	; (8002200 <fsm_handle_event+0x374>)
 800218a:	0018      	movs	r0, r3
 800218c:	f7fe fc18 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8002190:	4b19      	ldr	r3, [pc, #100]	; (80021f8 <fsm_handle_event+0x36c>)
 8002192:	2201      	movs	r2, #1
 8002194:	701a      	strb	r2, [r3, #0]
                    break;
 8002196:	e004      	b.n	80021a2 <fsm_handle_event+0x316>
                
                default:    
                    state = MENU_MAIN_RETURN;
 8002198:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <fsm_handle_event+0x36c>)
 800219a:	2205      	movs	r2, #5
 800219c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800219e:	f001 fdc0 	bl	8003d22 <fsm_handle_event+0x1e96>
 80021a2:	f001 fdbe 	bl	8003d22 <fsm_handle_event+0x1e96>
        
        case MENU_CLOCK_TIME:
            switch (event) {
 80021a6:	1dfb      	adds	r3, r7, #7
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d046      	beq.n	800223c <fsm_handle_event+0x3b0>
 80021ae:	2b05      	cmp	r3, #5
 80021b0:	d002      	beq.n	80021b8 <fsm_handle_event+0x32c>
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d030      	beq.n	8002218 <fsm_handle_event+0x38c>
 80021b6:	e053      	b.n	8002260 <fsm_handle_event+0x3d4>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 80021b8:	4b11      	ldr	r3, [pc, #68]	; (8002200 <fsm_handle_event+0x374>)
 80021ba:	0018      	movs	r0, r3
 80021bc:	f7fe fd68 	bl	8000c90 <st7565_clear_buffer>
                	st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80021c0:	4b10      	ldr	r3, [pc, #64]	; (8002204 <fsm_handle_event+0x378>)
 80021c2:	7819      	ldrb	r1, [r3, #0]
 80021c4:	4b10      	ldr	r3, [pc, #64]	; (8002208 <fsm_handle_event+0x37c>)
 80021c6:	781c      	ldrb	r4, [r3, #0]
 80021c8:	4b10      	ldr	r3, [pc, #64]	; (800220c <fsm_handle_event+0x380>)
 80021ca:	781d      	ldrb	r5, [r3, #0]
 80021cc:	4b10      	ldr	r3, [pc, #64]	; (8002210 <fsm_handle_event+0x384>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4a10      	ldr	r2, [pc, #64]	; (8002214 <fsm_handle_event+0x388>)
 80021d2:	7812      	ldrb	r2, [r2, #0]
 80021d4:	480a      	ldr	r0, [pc, #40]	; (8002200 <fsm_handle_event+0x374>)
 80021d6:	9201      	str	r2, [sp, #4]
 80021d8:	9300      	str	r3, [sp, #0]
 80021da:	002b      	movs	r3, r5
 80021dc:	0022      	movs	r2, r4
 80021de:	f7ff fbb3 	bl	8001948 <st7565_drawmenu_settime>
                    ah_draw_cursor(1);
 80021e2:	2001      	movs	r0, #1
 80021e4:	f7fe f8dc 	bl	80003a0 <ah_draw_cursor>
                	st7565_write_buffer(LCD_Buffer);
 80021e8:	4b05      	ldr	r3, [pc, #20]	; (8002200 <fsm_handle_event+0x374>)
 80021ea:	0018      	movs	r0, r3
 80021ec:	f7fe fbe8 	bl	80009c0 <st7565_write_buffer>
                	state = MENU_SETTIME_HOUR;
 80021f0:	4b01      	ldr	r3, [pc, #4]	; (80021f8 <fsm_handle_event+0x36c>)
 80021f2:	2217      	movs	r2, #23
 80021f4:	701a      	strb	r2, [r3, #0]
                    break;
 80021f6:	e038      	b.n	800226a <fsm_handle_event+0x3de>
 80021f8:	20000040 	.word	0x20000040
 80021fc:	0800d3c8 	.word	0x0800d3c8
 8002200:	200000d8 	.word	0x200000d8
 8002204:	2000003c 	.word	0x2000003c
 8002208:	2000003d 	.word	0x2000003d
 800220c:	20000010 	.word	0x20000010
 8002210:	20000011 	.word	0x20000011
 8002214:	20000012 	.word	0x20000012
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002218:	4bdb      	ldr	r3, [pc, #876]	; (8002588 <fsm_handle_event+0x6fc>)
 800221a:	0018      	movs	r0, r3
 800221c:	f7fe fd38 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(clock);
 8002220:	2001      	movs	r0, #1
 8002222:	f7fe f8d1 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8002226:	2003      	movs	r0, #3
 8002228:	f7fe f8ba 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800222c:	4bd6      	ldr	r3, [pc, #856]	; (8002588 <fsm_handle_event+0x6fc>)
 800222e:	0018      	movs	r0, r3
 8002230:	f7fe fbc6 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CLOCK_RETURN;
 8002234:	4bd5      	ldr	r3, [pc, #852]	; (800258c <fsm_handle_event+0x700>)
 8002236:	2208      	movs	r2, #8
 8002238:	701a      	strb	r2, [r3, #0]
                    break;
 800223a:	e016      	b.n	800226a <fsm_handle_event+0x3de>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 800223c:	4bd2      	ldr	r3, [pc, #840]	; (8002588 <fsm_handle_event+0x6fc>)
 800223e:	0018      	movs	r0, r3
 8002240:	f7fe fd26 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(clock);
 8002244:	2001      	movs	r0, #1
 8002246:	f7fe f8bf 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 800224a:	2002      	movs	r0, #2
 800224c:	f7fe f8a8 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002250:	4bcd      	ldr	r3, [pc, #820]	; (8002588 <fsm_handle_event+0x6fc>)
 8002252:	0018      	movs	r0, r3
 8002254:	f7fe fbb4 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CLOCK_ALARM;
 8002258:	4bcc      	ldr	r3, [pc, #816]	; (800258c <fsm_handle_event+0x700>)
 800225a:	2207      	movs	r2, #7
 800225c:	701a      	strb	r2, [r3, #0]
                    break;
 800225e:	e004      	b.n	800226a <fsm_handle_event+0x3de>
                
                default:
                    state = MENU_CLOCK_TIME;
 8002260:	4bca      	ldr	r3, [pc, #808]	; (800258c <fsm_handle_event+0x700>)
 8002262:	2206      	movs	r2, #6
 8002264:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002266:	f001 fd5c 	bl	8003d22 <fsm_handle_event+0x1e96>
 800226a:	f001 fd5a 	bl	8003d22 <fsm_handle_event+0x1e96>
        
        case MENU_CLOCK_ALARM:  
            switch (event) {
 800226e:	1dfb      	adds	r3, r7, #7
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b02      	cmp	r3, #2
 8002274:	d02d      	beq.n	80022d2 <fsm_handle_event+0x446>
 8002276:	2b05      	cmp	r3, #5
 8002278:	d002      	beq.n	8002280 <fsm_handle_event+0x3f4>
 800227a:	2b01      	cmp	r3, #1
 800227c:	d017      	beq.n	80022ae <fsm_handle_event+0x422>
 800227e:	e03a      	b.n	80022f6 <fsm_handle_event+0x46a>
                case EV_BUTTON_SL:              
                	st7565_clear_buffer(LCD_Buffer);
 8002280:	4bc1      	ldr	r3, [pc, #772]	; (8002588 <fsm_handle_event+0x6fc>)
 8002282:	0018      	movs	r0, r3
 8002284:	f7fe fd04 	bl	8000c90 <st7565_clear_buffer>
                	st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 8002288:	4bc1      	ldr	r3, [pc, #772]	; (8002590 <fsm_handle_event+0x704>)
 800228a:	7819      	ldrb	r1, [r3, #0]
 800228c:	4bc1      	ldr	r3, [pc, #772]	; (8002594 <fsm_handle_event+0x708>)
 800228e:	781a      	ldrb	r2, [r3, #0]
 8002290:	4bbd      	ldr	r3, [pc, #756]	; (8002588 <fsm_handle_event+0x6fc>)
 8002292:	0018      	movs	r0, r3
 8002294:	f7ff fbfc 	bl	8001a90 <st7565_drawmenu_setalarm>
                    ah_draw_cursor(1);
 8002298:	2001      	movs	r0, #1
 800229a:	f7fe f881 	bl	80003a0 <ah_draw_cursor>
                	st7565_write_buffer(LCD_Buffer);
 800229e:	4bba      	ldr	r3, [pc, #744]	; (8002588 <fsm_handle_event+0x6fc>)
 80022a0:	0018      	movs	r0, r3
 80022a2:	f7fe fb8d 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_ALARM_HOUR;
 80022a6:	4bb9      	ldr	r3, [pc, #740]	; (800258c <fsm_handle_event+0x700>)
 80022a8:	221d      	movs	r2, #29
 80022aa:	701a      	strb	r2, [r3, #0]
                    break;
 80022ac:	e028      	b.n	8002300 <fsm_handle_event+0x474>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80022ae:	4bb6      	ldr	r3, [pc, #728]	; (8002588 <fsm_handle_event+0x6fc>)
 80022b0:	0018      	movs	r0, r3
 80022b2:	f7fe fced 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(clock);
 80022b6:	2001      	movs	r0, #1
 80022b8:	f7fe f886 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 80022bc:	2001      	movs	r0, #1
 80022be:	f7fe f86f 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80022c2:	4bb1      	ldr	r3, [pc, #708]	; (8002588 <fsm_handle_event+0x6fc>)
 80022c4:	0018      	movs	r0, r3
 80022c6:	f7fe fb7b 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CLOCK_TIME;
 80022ca:	4bb0      	ldr	r3, [pc, #704]	; (800258c <fsm_handle_event+0x700>)
 80022cc:	2206      	movs	r2, #6
 80022ce:	701a      	strb	r2, [r3, #0]
                    break;
 80022d0:	e016      	b.n	8002300 <fsm_handle_event+0x474>
                 
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 80022d2:	4bad      	ldr	r3, [pc, #692]	; (8002588 <fsm_handle_event+0x6fc>)
 80022d4:	0018      	movs	r0, r3
 80022d6:	f7fe fcdb 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(clock);
 80022da:	2001      	movs	r0, #1
 80022dc:	f7fe f874 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 80022e0:	2003      	movs	r0, #3
 80022e2:	f7fe f85d 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80022e6:	4ba8      	ldr	r3, [pc, #672]	; (8002588 <fsm_handle_event+0x6fc>)
 80022e8:	0018      	movs	r0, r3
 80022ea:	f7fe fb69 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CLOCK_RETURN;
 80022ee:	4ba7      	ldr	r3, [pc, #668]	; (800258c <fsm_handle_event+0x700>)
 80022f0:	2208      	movs	r2, #8
 80022f2:	701a      	strb	r2, [r3, #0]
                    break;                    
 80022f4:	e004      	b.n	8002300 <fsm_handle_event+0x474>
                
                default: 
                    state = MENU_CLOCK_ALARM;
 80022f6:	4ba5      	ldr	r3, [pc, #660]	; (800258c <fsm_handle_event+0x700>)
 80022f8:	2207      	movs	r2, #7
 80022fa:	701a      	strb	r2, [r3, #0]
            }
            break;
 80022fc:	f001 fd11 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002300:	f001 fd0f 	bl	8003d22 <fsm_handle_event+0x1e96>
        
        case MENU_CLOCK_RETURN: 
            switch (event) {
 8002304:	1dfb      	adds	r3, r7, #7
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b02      	cmp	r3, #2
 800230a:	d028      	beq.n	800235e <fsm_handle_event+0x4d2>
 800230c:	2b05      	cmp	r3, #5
 800230e:	d002      	beq.n	8002316 <fsm_handle_event+0x48a>
 8002310:	2b01      	cmp	r3, #1
 8002312:	d012      	beq.n	800233a <fsm_handle_event+0x4ae>
 8002314:	e035      	b.n	8002382 <fsm_handle_event+0x4f6>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8002316:	4b9c      	ldr	r3, [pc, #624]	; (8002588 <fsm_handle_event+0x6fc>)
 8002318:	0018      	movs	r0, r3
 800231a:	f7fe fcb9 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 800231e:	2000      	movs	r0, #0
 8002320:	f7fe f852 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002324:	2001      	movs	r0, #1
 8002326:	f7fe f83b 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800232a:	4b97      	ldr	r3, [pc, #604]	; (8002588 <fsm_handle_event+0x6fc>)
 800232c:	0018      	movs	r0, r3
 800232e:	f7fe fb47 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8002332:	4b96      	ldr	r3, [pc, #600]	; (800258c <fsm_handle_event+0x700>)
 8002334:	2201      	movs	r2, #1
 8002336:	701a      	strb	r2, [r3, #0]
                    break;    
 8002338:	e028      	b.n	800238c <fsm_handle_event+0x500>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 800233a:	4b93      	ldr	r3, [pc, #588]	; (8002588 <fsm_handle_event+0x6fc>)
 800233c:	0018      	movs	r0, r3
 800233e:	f7fe fca7 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(clock);
 8002342:	2001      	movs	r0, #1
 8002344:	f7fe f840 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8002348:	2002      	movs	r0, #2
 800234a:	f7fe f829 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800234e:	4b8e      	ldr	r3, [pc, #568]	; (8002588 <fsm_handle_event+0x6fc>)
 8002350:	0018      	movs	r0, r3
 8002352:	f7fe fb35 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CLOCK_ALARM;
 8002356:	4b8d      	ldr	r3, [pc, #564]	; (800258c <fsm_handle_event+0x700>)
 8002358:	2207      	movs	r2, #7
 800235a:	701a      	strb	r2, [r3, #0]
                    break;
 800235c:	e016      	b.n	800238c <fsm_handle_event+0x500>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 800235e:	4b8a      	ldr	r3, [pc, #552]	; (8002588 <fsm_handle_event+0x6fc>)
 8002360:	0018      	movs	r0, r3
 8002362:	f7fe fc95 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(clock);
 8002366:	2001      	movs	r0, #1
 8002368:	f7fe f82e 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 800236c:	2001      	movs	r0, #1
 800236e:	f7fe f817 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002372:	4b85      	ldr	r3, [pc, #532]	; (8002588 <fsm_handle_event+0x6fc>)
 8002374:	0018      	movs	r0, r3
 8002376:	f7fe fb23 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CLOCK_TIME;
 800237a:	4b84      	ldr	r3, [pc, #528]	; (800258c <fsm_handle_event+0x700>)
 800237c:	2206      	movs	r2, #6
 800237e:	701a      	strb	r2, [r3, #0]
                    break;
 8002380:	e004      	b.n	800238c <fsm_handle_event+0x500>
                
                default:  
                    state = MENU_CLOCK_RETURN;
 8002382:	4b82      	ldr	r3, [pc, #520]	; (800258c <fsm_handle_event+0x700>)
 8002384:	2208      	movs	r2, #8
 8002386:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002388:	f001 fccb 	bl	8003d22 <fsm_handle_event+0x1e96>
 800238c:	f001 fcc9 	bl	8003d22 <fsm_handle_event+0x1e96>
        
        case MENU_MOODL_PRESETS:
            switch (event) {
 8002390:	1dfb      	adds	r3, r7, #7
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b02      	cmp	r3, #2
 8002396:	d028      	beq.n	80023ea <fsm_handle_event+0x55e>
 8002398:	2b05      	cmp	r3, #5
 800239a:	d002      	beq.n	80023a2 <fsm_handle_event+0x516>
 800239c:	2b01      	cmp	r3, #1
 800239e:	d012      	beq.n	80023c6 <fsm_handle_event+0x53a>
 80023a0:	e035      	b.n	800240e <fsm_handle_event+0x582>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 80023a2:	4b79      	ldr	r3, [pc, #484]	; (8002588 <fsm_handle_event+0x6fc>)
 80023a4:	0018      	movs	r0, r3
 80023a6:	f7fe fc73 	bl	8000c90 <st7565_clear_buffer>
                	ah_menu(colors);
 80023aa:	2005      	movs	r0, #5
 80023ac:	f7fe f80c 	bl	80003c8 <ah_menu>
                	ah_draw_cursor(1);
 80023b0:	2001      	movs	r0, #1
 80023b2:	f7fd fff5 	bl	80003a0 <ah_draw_cursor>
                	st7565_write_buffer(LCD_Buffer);
 80023b6:	4b74      	ldr	r3, [pc, #464]	; (8002588 <fsm_handle_event+0x6fc>)
 80023b8:	0018      	movs	r0, r3
 80023ba:	f7fe fb01 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_COLORS_WHITE;
 80023be:	4b73      	ldr	r3, [pc, #460]	; (800258c <fsm_handle_event+0x700>)
 80023c0:	2220      	movs	r2, #32
 80023c2:	701a      	strb	r2, [r3, #0]
                    break;
 80023c4:	e028      	b.n	8002418 <fsm_handle_event+0x58c>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80023c6:	4b70      	ldr	r3, [pc, #448]	; (8002588 <fsm_handle_event+0x6fc>)
 80023c8:	0018      	movs	r0, r3
 80023ca:	f7fe fc61 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(moodlight);
 80023ce:	2002      	movs	r0, #2
 80023d0:	f7fd fffa 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 80023d4:	2003      	movs	r0, #3
 80023d6:	f7fd ffe3 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80023da:	4b6b      	ldr	r3, [pc, #428]	; (8002588 <fsm_handle_event+0x6fc>)
 80023dc:	0018      	movs	r0, r3
 80023de:	f7fe faef 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MOODL_RETURN;  
 80023e2:	4b6a      	ldr	r3, [pc, #424]	; (800258c <fsm_handle_event+0x700>)
 80023e4:	220b      	movs	r2, #11
 80023e6:	701a      	strb	r2, [r3, #0]
                    break;
 80023e8:	e016      	b.n	8002418 <fsm_handle_event+0x58c>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 80023ea:	4b67      	ldr	r3, [pc, #412]	; (8002588 <fsm_handle_event+0x6fc>)
 80023ec:	0018      	movs	r0, r3
 80023ee:	f7fe fc4f 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(moodlight);
 80023f2:	2002      	movs	r0, #2
 80023f4:	f7fd ffe8 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 80023f8:	2002      	movs	r0, #2
 80023fa:	f7fd ffd1 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80023fe:	4b62      	ldr	r3, [pc, #392]	; (8002588 <fsm_handle_event+0x6fc>)
 8002400:	0018      	movs	r0, r3
 8002402:	f7fe fadd 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MOODL_CUSTOM;  
 8002406:	4b61      	ldr	r3, [pc, #388]	; (800258c <fsm_handle_event+0x700>)
 8002408:	2209      	movs	r2, #9
 800240a:	701a      	strb	r2, [r3, #0]
                    break;
 800240c:	e004      	b.n	8002418 <fsm_handle_event+0x58c>
                
                default:  
                    state = MENU_MOODL_PRESETS;
 800240e:	4b5f      	ldr	r3, [pc, #380]	; (800258c <fsm_handle_event+0x700>)
 8002410:	220a      	movs	r2, #10
 8002412:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002414:	f001 fc85 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002418:	f001 fc83 	bl	8003d22 <fsm_handle_event+0x1e96>
                
        case MENU_MOODL_CUSTOM:
            switch (event) {
 800241c:	1dfb      	adds	r3, r7, #7
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b02      	cmp	r3, #2
 8002422:	d032      	beq.n	800248a <fsm_handle_event+0x5fe>
 8002424:	2b05      	cmp	r3, #5
 8002426:	d002      	beq.n	800242e <fsm_handle_event+0x5a2>
 8002428:	2b01      	cmp	r3, #1
 800242a:	d01c      	beq.n	8002466 <fsm_handle_event+0x5da>
 800242c:	e03f      	b.n	80024ae <fsm_handle_event+0x622>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 800242e:	4b56      	ldr	r3, [pc, #344]	; (8002588 <fsm_handle_event+0x6fc>)
 8002430:	0018      	movs	r0, r3
 8002432:	f7fe fc2d 	bl	8000c90 <st7565_clear_buffer>
                	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002436:	4b58      	ldr	r3, [pc, #352]	; (8002598 <fsm_handle_event+0x70c>)
 8002438:	7819      	ldrb	r1, [r3, #0]
 800243a:	4b58      	ldr	r3, [pc, #352]	; (800259c <fsm_handle_event+0x710>)
 800243c:	781a      	ldrb	r2, [r3, #0]
 800243e:	4b58      	ldr	r3, [pc, #352]	; (80025a0 <fsm_handle_event+0x714>)
 8002440:	781c      	ldrb	r4, [r3, #0]
 8002442:	4b58      	ldr	r3, [pc, #352]	; (80025a4 <fsm_handle_event+0x718>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	4850      	ldr	r0, [pc, #320]	; (8002588 <fsm_handle_event+0x6fc>)
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	0023      	movs	r3, r4
 800244c:	f7ff f9e0 	bl	8001810 <st7565_drawmenu_custom>
                	ah_draw_cursor(1);
 8002450:	2001      	movs	r0, #1
 8002452:	f7fd ffa5 	bl	80003a0 <ah_draw_cursor>
                	st7565_write_buffer(LCD_Buffer);
 8002456:	4b4c      	ldr	r3, [pc, #304]	; (8002588 <fsm_handle_event+0x6fc>)
 8002458:	0018      	movs	r0, r3
 800245a:	f7fe fab1 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CUSTOM_WHITE;
 800245e:	4b4b      	ldr	r3, [pc, #300]	; (800258c <fsm_handle_event+0x700>)
 8002460:	2212      	movs	r2, #18
 8002462:	701a      	strb	r2, [r3, #0]
                    break;
 8002464:	e028      	b.n	80024b8 <fsm_handle_event+0x62c>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002466:	4b48      	ldr	r3, [pc, #288]	; (8002588 <fsm_handle_event+0x6fc>)
 8002468:	0018      	movs	r0, r3
 800246a:	f7fe fc11 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(moodlight);
 800246e:	2002      	movs	r0, #2
 8002470:	f7fd ffaa 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002474:	2001      	movs	r0, #1
 8002476:	f7fd ff93 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800247a:	4b43      	ldr	r3, [pc, #268]	; (8002588 <fsm_handle_event+0x6fc>)
 800247c:	0018      	movs	r0, r3
 800247e:	f7fe fa9f 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MOODL_PRESETS;  
 8002482:	4b42      	ldr	r3, [pc, #264]	; (800258c <fsm_handle_event+0x700>)
 8002484:	220a      	movs	r2, #10
 8002486:	701a      	strb	r2, [r3, #0]
                    break;
 8002488:	e016      	b.n	80024b8 <fsm_handle_event+0x62c>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 800248a:	4b3f      	ldr	r3, [pc, #252]	; (8002588 <fsm_handle_event+0x6fc>)
 800248c:	0018      	movs	r0, r3
 800248e:	f7fe fbff 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(moodlight);
 8002492:	2002      	movs	r0, #2
 8002494:	f7fd ff98 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8002498:	2003      	movs	r0, #3
 800249a:	f7fd ff81 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800249e:	4b3a      	ldr	r3, [pc, #232]	; (8002588 <fsm_handle_event+0x6fc>)
 80024a0:	0018      	movs	r0, r3
 80024a2:	f7fe fa8d 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MOODL_RETURN;  
 80024a6:	4b39      	ldr	r3, [pc, #228]	; (800258c <fsm_handle_event+0x700>)
 80024a8:	220b      	movs	r2, #11
 80024aa:	701a      	strb	r2, [r3, #0]
                    break;
 80024ac:	e004      	b.n	80024b8 <fsm_handle_event+0x62c>
                        
                default:
                    state = MENU_MOODL_CUSTOM;
 80024ae:	4b37      	ldr	r3, [pc, #220]	; (800258c <fsm_handle_event+0x700>)
 80024b0:	2209      	movs	r2, #9
 80024b2:	701a      	strb	r2, [r3, #0]
            }
            break;
 80024b4:	f001 fc35 	bl	8003d22 <fsm_handle_event+0x1e96>
 80024b8:	f001 fc33 	bl	8003d22 <fsm_handle_event+0x1e96>
        
        case MENU_MOODL_RETURN:
            switch (event) {
 80024bc:	1dfb      	adds	r3, r7, #7
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d028      	beq.n	8002516 <fsm_handle_event+0x68a>
 80024c4:	2b05      	cmp	r3, #5
 80024c6:	d002      	beq.n	80024ce <fsm_handle_event+0x642>
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d012      	beq.n	80024f2 <fsm_handle_event+0x666>
 80024cc:	e035      	b.n	800253a <fsm_handle_event+0x6ae>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 80024ce:	4b2e      	ldr	r3, [pc, #184]	; (8002588 <fsm_handle_event+0x6fc>)
 80024d0:	0018      	movs	r0, r3
 80024d2:	f7fe fbdd 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 80024d6:	2000      	movs	r0, #0
 80024d8:	f7fd ff76 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 80024dc:	2001      	movs	r0, #1
 80024de:	f7fd ff5f 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80024e2:	4b29      	ldr	r3, [pc, #164]	; (8002588 <fsm_handle_event+0x6fc>)
 80024e4:	0018      	movs	r0, r3
 80024e6:	f7fe fa6b 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 80024ea:	4b28      	ldr	r3, [pc, #160]	; (800258c <fsm_handle_event+0x700>)
 80024ec:	2201      	movs	r2, #1
 80024ee:	701a      	strb	r2, [r3, #0]
                    break;
 80024f0:	e028      	b.n	8002544 <fsm_handle_event+0x6b8>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80024f2:	4b25      	ldr	r3, [pc, #148]	; (8002588 <fsm_handle_event+0x6fc>)
 80024f4:	0018      	movs	r0, r3
 80024f6:	f7fe fbcb 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(moodlight);
 80024fa:	2002      	movs	r0, #2
 80024fc:	f7fd ff64 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8002500:	2002      	movs	r0, #2
 8002502:	f7fd ff4d 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002506:	4b20      	ldr	r3, [pc, #128]	; (8002588 <fsm_handle_event+0x6fc>)
 8002508:	0018      	movs	r0, r3
 800250a:	f7fe fa59 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MOODL_CUSTOM;  
 800250e:	4b1f      	ldr	r3, [pc, #124]	; (800258c <fsm_handle_event+0x700>)
 8002510:	2209      	movs	r2, #9
 8002512:	701a      	strb	r2, [r3, #0]
                    break;
 8002514:	e016      	b.n	8002544 <fsm_handle_event+0x6b8>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002516:	4b1c      	ldr	r3, [pc, #112]	; (8002588 <fsm_handle_event+0x6fc>)
 8002518:	0018      	movs	r0, r3
 800251a:	f7fe fbb9 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(moodlight);
 800251e:	2002      	movs	r0, #2
 8002520:	f7fd ff52 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002524:	2001      	movs	r0, #1
 8002526:	f7fd ff3b 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800252a:	4b17      	ldr	r3, [pc, #92]	; (8002588 <fsm_handle_event+0x6fc>)
 800252c:	0018      	movs	r0, r3
 800252e:	f7fe fa47 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MOODL_PRESETS;  
 8002532:	4b16      	ldr	r3, [pc, #88]	; (800258c <fsm_handle_event+0x700>)
 8002534:	220a      	movs	r2, #10
 8002536:	701a      	strb	r2, [r3, #0]
                    break;
 8002538:	e004      	b.n	8002544 <fsm_handle_event+0x6b8>
                        
                default:
                    state = MENU_MOODL_RETURN;
 800253a:	4b14      	ldr	r3, [pc, #80]	; (800258c <fsm_handle_event+0x700>)
 800253c:	220b      	movs	r2, #11
 800253e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002540:	f001 fbef 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002544:	f001 fbed 	bl	8003d22 <fsm_handle_event+0x1e96>
            
        
        case MENU_BT_PAIR:
            switch (event) {
 8002548:	1dfb      	adds	r3, r7, #7
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b02      	cmp	r3, #2
 800254e:	d02b      	beq.n	80025a8 <fsm_handle_event+0x71c>
 8002550:	2b05      	cmp	r3, #5
 8002552:	d002      	beq.n	800255a <fsm_handle_event+0x6ce>
 8002554:	2b01      	cmp	r3, #1
 8002556:	d004      	beq.n	8002562 <fsm_handle_event+0x6d6>
 8002558:	e038      	b.n	80025cc <fsm_handle_event+0x740>
                case EV_BUTTON_SL:        
                    state = MENU_BT_PAIR;               // To be continued ********************************************************
 800255a:	4b0c      	ldr	r3, [pc, #48]	; (800258c <fsm_handle_event+0x700>)
 800255c:	220c      	movs	r2, #12
 800255e:	701a      	strb	r2, [r3, #0]
                    break;
 8002560:	e039      	b.n	80025d6 <fsm_handle_event+0x74a>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002562:	4b09      	ldr	r3, [pc, #36]	; (8002588 <fsm_handle_event+0x6fc>)
 8002564:	0018      	movs	r0, r3
 8002566:	f7fe fb93 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(bluetooth);
 800256a:	2003      	movs	r0, #3
 800256c:	f7fd ff2c 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8002570:	2003      	movs	r0, #3
 8002572:	f7fd ff15 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002576:	4b04      	ldr	r3, [pc, #16]	; (8002588 <fsm_handle_event+0x6fc>)
 8002578:	0018      	movs	r0, r3
 800257a:	f7fe fa21 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_BT_RETURN;  
 800257e:	4b03      	ldr	r3, [pc, #12]	; (800258c <fsm_handle_event+0x700>)
 8002580:	220e      	movs	r2, #14
 8002582:	701a      	strb	r2, [r3, #0]
                    break;
 8002584:	e027      	b.n	80025d6 <fsm_handle_event+0x74a>
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	200000d8 	.word	0x200000d8
 800258c:	20000040 	.word	0x20000040
 8002590:	2000003e 	.word	0x2000003e
 8002594:	2000003f 	.word	0x2000003f
 8002598:	2000000c 	.word	0x2000000c
 800259c:	2000000d 	.word	0x2000000d
 80025a0:	2000000e 	.word	0x2000000e
 80025a4:	2000000f 	.word	0x2000000f
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 80025a8:	4bd3      	ldr	r3, [pc, #844]	; (80028f8 <fsm_handle_event+0xa6c>)
 80025aa:	0018      	movs	r0, r3
 80025ac:	f7fe fb70 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(bluetooth);
 80025b0:	2003      	movs	r0, #3
 80025b2:	f7fd ff09 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 80025b6:	2002      	movs	r0, #2
 80025b8:	f7fd fef2 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80025bc:	4bce      	ldr	r3, [pc, #824]	; (80028f8 <fsm_handle_event+0xa6c>)
 80025be:	0018      	movs	r0, r3
 80025c0:	f7fe f9fe 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_BT_SETTINGS;  
 80025c4:	4bcd      	ldr	r3, [pc, #820]	; (80028fc <fsm_handle_event+0xa70>)
 80025c6:	220d      	movs	r2, #13
 80025c8:	701a      	strb	r2, [r3, #0]
                    break;
 80025ca:	e004      	b.n	80025d6 <fsm_handle_event+0x74a>
                
                default:  
                    state = MENU_BT_PAIR;
 80025cc:	4bcb      	ldr	r3, [pc, #812]	; (80028fc <fsm_handle_event+0xa70>)
 80025ce:	220c      	movs	r2, #12
 80025d0:	701a      	strb	r2, [r3, #0]
            }
            break;
 80025d2:	f001 fba6 	bl	8003d22 <fsm_handle_event+0x1e96>
 80025d6:	f001 fba4 	bl	8003d22 <fsm_handle_event+0x1e96>
            
        case MENU_BT_SETTINGS:
            switch (event) {
 80025da:	1dfb      	adds	r3, r7, #7
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d01a      	beq.n	8002618 <fsm_handle_event+0x78c>
 80025e2:	2b05      	cmp	r3, #5
 80025e4:	d002      	beq.n	80025ec <fsm_handle_event+0x760>
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d004      	beq.n	80025f4 <fsm_handle_event+0x768>
 80025ea:	e027      	b.n	800263c <fsm_handle_event+0x7b0>
                case EV_BUTTON_SL:          
                    state = MENU_BT_SETTINGS;           // To be continued ********************************************************
 80025ec:	4bc3      	ldr	r3, [pc, #780]	; (80028fc <fsm_handle_event+0xa70>)
 80025ee:	220d      	movs	r2, #13
 80025f0:	701a      	strb	r2, [r3, #0]
                    break;
 80025f2:	e028      	b.n	8002646 <fsm_handle_event+0x7ba>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80025f4:	4bc0      	ldr	r3, [pc, #768]	; (80028f8 <fsm_handle_event+0xa6c>)
 80025f6:	0018      	movs	r0, r3
 80025f8:	f7fe fb4a 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(bluetooth);
 80025fc:	2003      	movs	r0, #3
 80025fe:	f7fd fee3 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002602:	2001      	movs	r0, #1
 8002604:	f7fd fecc 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002608:	4bbb      	ldr	r3, [pc, #748]	; (80028f8 <fsm_handle_event+0xa6c>)
 800260a:	0018      	movs	r0, r3
 800260c:	f7fe f9d8 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_BT_PAIR;  
 8002610:	4bba      	ldr	r3, [pc, #744]	; (80028fc <fsm_handle_event+0xa70>)
 8002612:	220c      	movs	r2, #12
 8002614:	701a      	strb	r2, [r3, #0]
                    break;
 8002616:	e016      	b.n	8002646 <fsm_handle_event+0x7ba>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002618:	4bb7      	ldr	r3, [pc, #732]	; (80028f8 <fsm_handle_event+0xa6c>)
 800261a:	0018      	movs	r0, r3
 800261c:	f7fe fb38 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(bluetooth);
 8002620:	2003      	movs	r0, #3
 8002622:	f7fd fed1 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8002626:	2003      	movs	r0, #3
 8002628:	f7fd feba 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800262c:	4bb2      	ldr	r3, [pc, #712]	; (80028f8 <fsm_handle_event+0xa6c>)
 800262e:	0018      	movs	r0, r3
 8002630:	f7fe f9c6 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_BT_RETURN;  
 8002634:	4bb1      	ldr	r3, [pc, #708]	; (80028fc <fsm_handle_event+0xa70>)
 8002636:	220e      	movs	r2, #14
 8002638:	701a      	strb	r2, [r3, #0]
                    break;
 800263a:	e004      	b.n	8002646 <fsm_handle_event+0x7ba>
                
                default:  
                    state = MENU_BT_SETTINGS;
 800263c:	4baf      	ldr	r3, [pc, #700]	; (80028fc <fsm_handle_event+0xa70>)
 800263e:	220d      	movs	r2, #13
 8002640:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002642:	f001 fb6e 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002646:	f001 fb6c 	bl	8003d22 <fsm_handle_event+0x1e96>
       
        case MENU_BT_RETURN:
            switch (event) {
 800264a:	1dfb      	adds	r3, r7, #7
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	2b02      	cmp	r3, #2
 8002650:	d028      	beq.n	80026a4 <fsm_handle_event+0x818>
 8002652:	2b05      	cmp	r3, #5
 8002654:	d002      	beq.n	800265c <fsm_handle_event+0x7d0>
 8002656:	2b01      	cmp	r3, #1
 8002658:	d012      	beq.n	8002680 <fsm_handle_event+0x7f4>
 800265a:	e035      	b.n	80026c8 <fsm_handle_event+0x83c>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 800265c:	4ba6      	ldr	r3, [pc, #664]	; (80028f8 <fsm_handle_event+0xa6c>)
 800265e:	0018      	movs	r0, r3
 8002660:	f7fe fb16 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 8002664:	2000      	movs	r0, #0
 8002666:	f7fd feaf 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 800266a:	2001      	movs	r0, #1
 800266c:	f7fd fe98 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002670:	4ba1      	ldr	r3, [pc, #644]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002672:	0018      	movs	r0, r3
 8002674:	f7fe f9a4 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8002678:	4ba0      	ldr	r3, [pc, #640]	; (80028fc <fsm_handle_event+0xa70>)
 800267a:	2201      	movs	r2, #1
 800267c:	701a      	strb	r2, [r3, #0]
                    break;
 800267e:	e028      	b.n	80026d2 <fsm_handle_event+0x846>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002680:	4b9d      	ldr	r3, [pc, #628]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002682:	0018      	movs	r0, r3
 8002684:	f7fe fb04 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(bluetooth);
 8002688:	2003      	movs	r0, #3
 800268a:	f7fd fe9d 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 800268e:	2002      	movs	r0, #2
 8002690:	f7fd fe86 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002694:	4b98      	ldr	r3, [pc, #608]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002696:	0018      	movs	r0, r3
 8002698:	f7fe f992 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_BT_SETTINGS;  
 800269c:	4b97      	ldr	r3, [pc, #604]	; (80028fc <fsm_handle_event+0xa70>)
 800269e:	220d      	movs	r2, #13
 80026a0:	701a      	strb	r2, [r3, #0]
                    break;
 80026a2:	e016      	b.n	80026d2 <fsm_handle_event+0x846>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 80026a4:	4b94      	ldr	r3, [pc, #592]	; (80028f8 <fsm_handle_event+0xa6c>)
 80026a6:	0018      	movs	r0, r3
 80026a8:	f7fe faf2 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(bluetooth);
 80026ac:	2003      	movs	r0, #3
 80026ae:	f7fd fe8b 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 80026b2:	2001      	movs	r0, #1
 80026b4:	f7fd fe74 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80026b8:	4b8f      	ldr	r3, [pc, #572]	; (80028f8 <fsm_handle_event+0xa6c>)
 80026ba:	0018      	movs	r0, r3
 80026bc:	f7fe f980 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_BT_PAIR;  
 80026c0:	4b8e      	ldr	r3, [pc, #568]	; (80028fc <fsm_handle_event+0xa70>)
 80026c2:	220c      	movs	r2, #12
 80026c4:	701a      	strb	r2, [r3, #0]
                    break;
 80026c6:	e004      	b.n	80026d2 <fsm_handle_event+0x846>
                
                default:  
                    state = MENU_BT_RETURN;
 80026c8:	4b8c      	ldr	r3, [pc, #560]	; (80028fc <fsm_handle_event+0xa70>)
 80026ca:	220e      	movs	r2, #14
 80026cc:	701a      	strb	r2, [r3, #0]
            }
            break;
 80026ce:	f001 fb28 	bl	8003d22 <fsm_handle_event+0x1e96>
 80026d2:	f001 fb26 	bl	8003d22 <fsm_handle_event+0x1e96>
        
        case MENU_MUSIC_PLAYER:
            switch (event) {
 80026d6:	1dfb      	adds	r3, r7, #7
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d01a      	beq.n	8002714 <fsm_handle_event+0x888>
 80026de:	2b05      	cmp	r3, #5
 80026e0:	d002      	beq.n	80026e8 <fsm_handle_event+0x85c>
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d004      	beq.n	80026f0 <fsm_handle_event+0x864>
 80026e6:	e027      	b.n	8002738 <fsm_handle_event+0x8ac>
                case EV_BUTTON_SL:         
                    state = MENU_MUSIC_PLAYER;          // To be continued ********************************************************
 80026e8:	4b84      	ldr	r3, [pc, #528]	; (80028fc <fsm_handle_event+0xa70>)
 80026ea:	2210      	movs	r2, #16
 80026ec:	701a      	strb	r2, [r3, #0]
                    break;
 80026ee:	e028      	b.n	8002742 <fsm_handle_event+0x8b6>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80026f0:	4b81      	ldr	r3, [pc, #516]	; (80028f8 <fsm_handle_event+0xa6c>)
 80026f2:	0018      	movs	r0, r3
 80026f4:	f7fe facc 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(music);
 80026f8:	2004      	movs	r0, #4
 80026fa:	f7fd fe65 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 80026fe:	2003      	movs	r0, #3
 8002700:	f7fd fe4e 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002704:	4b7c      	ldr	r3, [pc, #496]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002706:	0018      	movs	r0, r3
 8002708:	f7fe f95a 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MUSIC_RETURN;  
 800270c:	4b7b      	ldr	r3, [pc, #492]	; (80028fc <fsm_handle_event+0xa70>)
 800270e:	2211      	movs	r2, #17
 8002710:	701a      	strb	r2, [r3, #0]
                    break;
 8002712:	e016      	b.n	8002742 <fsm_handle_event+0x8b6>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002714:	4b78      	ldr	r3, [pc, #480]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002716:	0018      	movs	r0, r3
 8002718:	f7fe faba 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(music);
 800271c:	2004      	movs	r0, #4
 800271e:	f7fd fe53 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8002722:	2002      	movs	r0, #2
 8002724:	f7fd fe3c 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002728:	4b73      	ldr	r3, [pc, #460]	; (80028f8 <fsm_handle_event+0xa6c>)
 800272a:	0018      	movs	r0, r3
 800272c:	f7fe f948 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MUSIC_VOLUME;  
 8002730:	4b72      	ldr	r3, [pc, #456]	; (80028fc <fsm_handle_event+0xa70>)
 8002732:	220f      	movs	r2, #15
 8002734:	701a      	strb	r2, [r3, #0]
                    break;
 8002736:	e004      	b.n	8002742 <fsm_handle_event+0x8b6>
                
                default:  
                    state = MENU_MUSIC_PLAYER;
 8002738:	4b70      	ldr	r3, [pc, #448]	; (80028fc <fsm_handle_event+0xa70>)
 800273a:	2210      	movs	r2, #16
 800273c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800273e:	f001 faf0 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002742:	f001 faee 	bl	8003d22 <fsm_handle_event+0x1e96>
       
        case MENU_MUSIC_VOLUME:
            switch (event) {
 8002746:	1dfb      	adds	r3, r7, #7
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d01a      	beq.n	8002784 <fsm_handle_event+0x8f8>
 800274e:	2b05      	cmp	r3, #5
 8002750:	d002      	beq.n	8002758 <fsm_handle_event+0x8cc>
 8002752:	2b01      	cmp	r3, #1
 8002754:	d004      	beq.n	8002760 <fsm_handle_event+0x8d4>
 8002756:	e027      	b.n	80027a8 <fsm_handle_event+0x91c>
                case EV_BUTTON_SL:         
                    state = MENU_MUSIC_VOLUME;          // To be continued ********************************************************
 8002758:	4b68      	ldr	r3, [pc, #416]	; (80028fc <fsm_handle_event+0xa70>)
 800275a:	220f      	movs	r2, #15
 800275c:	701a      	strb	r2, [r3, #0]
                    break;
 800275e:	e028      	b.n	80027b2 <fsm_handle_event+0x926>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002760:	4b65      	ldr	r3, [pc, #404]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002762:	0018      	movs	r0, r3
 8002764:	f7fe fa94 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(music);
 8002768:	2004      	movs	r0, #4
 800276a:	f7fd fe2d 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 800276e:	2001      	movs	r0, #1
 8002770:	f7fd fe16 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002774:	4b60      	ldr	r3, [pc, #384]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002776:	0018      	movs	r0, r3
 8002778:	f7fe f922 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MUSIC_PLAYER;  
 800277c:	4b5f      	ldr	r3, [pc, #380]	; (80028fc <fsm_handle_event+0xa70>)
 800277e:	2210      	movs	r2, #16
 8002780:	701a      	strb	r2, [r3, #0]
                    break;
 8002782:	e016      	b.n	80027b2 <fsm_handle_event+0x926>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002784:	4b5c      	ldr	r3, [pc, #368]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002786:	0018      	movs	r0, r3
 8002788:	f7fe fa82 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(music);
 800278c:	2004      	movs	r0, #4
 800278e:	f7fd fe1b 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8002792:	2003      	movs	r0, #3
 8002794:	f7fd fe04 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002798:	4b57      	ldr	r3, [pc, #348]	; (80028f8 <fsm_handle_event+0xa6c>)
 800279a:	0018      	movs	r0, r3
 800279c:	f7fe f910 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MUSIC_RETURN;  
 80027a0:	4b56      	ldr	r3, [pc, #344]	; (80028fc <fsm_handle_event+0xa70>)
 80027a2:	2211      	movs	r2, #17
 80027a4:	701a      	strb	r2, [r3, #0]
                    break;
 80027a6:	e004      	b.n	80027b2 <fsm_handle_event+0x926>
                
                default:  
                    state = MENU_MUSIC_PLAYER;
 80027a8:	4b54      	ldr	r3, [pc, #336]	; (80028fc <fsm_handle_event+0xa70>)
 80027aa:	2210      	movs	r2, #16
 80027ac:	701a      	strb	r2, [r3, #0]
            }
            break;
 80027ae:	f001 fab8 	bl	8003d22 <fsm_handle_event+0x1e96>
 80027b2:	f001 fab6 	bl	8003d22 <fsm_handle_event+0x1e96>
        
        case MENU_MUSIC_RETURN:
            switch (event) {
 80027b6:	1dfb      	adds	r3, r7, #7
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d028      	beq.n	8002810 <fsm_handle_event+0x984>
 80027be:	2b05      	cmp	r3, #5
 80027c0:	d002      	beq.n	80027c8 <fsm_handle_event+0x93c>
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d012      	beq.n	80027ec <fsm_handle_event+0x960>
 80027c6:	e035      	b.n	8002834 <fsm_handle_event+0x9a8>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 80027c8:	4b4b      	ldr	r3, [pc, #300]	; (80028f8 <fsm_handle_event+0xa6c>)
 80027ca:	0018      	movs	r0, r3
 80027cc:	f7fe fa60 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(main_m);
 80027d0:	2000      	movs	r0, #0
 80027d2:	f7fd fdf9 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 80027d6:	2001      	movs	r0, #1
 80027d8:	f7fd fde2 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80027dc:	4b46      	ldr	r3, [pc, #280]	; (80028f8 <fsm_handle_event+0xa6c>)
 80027de:	0018      	movs	r0, r3
 80027e0:	f7fe f8ee 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 80027e4:	4b45      	ldr	r3, [pc, #276]	; (80028fc <fsm_handle_event+0xa70>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	701a      	strb	r2, [r3, #0]
                    break;
 80027ea:	e028      	b.n	800283e <fsm_handle_event+0x9b2>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80027ec:	4b42      	ldr	r3, [pc, #264]	; (80028f8 <fsm_handle_event+0xa6c>)
 80027ee:	0018      	movs	r0, r3
 80027f0:	f7fe fa4e 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(music);
 80027f4:	2004      	movs	r0, #4
 80027f6:	f7fd fde7 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 80027fa:	2002      	movs	r0, #2
 80027fc:	f7fd fdd0 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002800:	4b3d      	ldr	r3, [pc, #244]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002802:	0018      	movs	r0, r3
 8002804:	f7fe f8dc 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MUSIC_VOLUME;  
 8002808:	4b3c      	ldr	r3, [pc, #240]	; (80028fc <fsm_handle_event+0xa70>)
 800280a:	220f      	movs	r2, #15
 800280c:	701a      	strb	r2, [r3, #0]
                    break;
 800280e:	e016      	b.n	800283e <fsm_handle_event+0x9b2>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002810:	4b39      	ldr	r3, [pc, #228]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002812:	0018      	movs	r0, r3
 8002814:	f7fe fa3c 	bl	8000c90 <st7565_clear_buffer>
                    ah_menu(music);
 8002818:	2004      	movs	r0, #4
 800281a:	f7fd fdd5 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 800281e:	2001      	movs	r0, #1
 8002820:	f7fd fdbe 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002824:	4b34      	ldr	r3, [pc, #208]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002826:	0018      	movs	r0, r3
 8002828:	f7fe f8ca 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_MUSIC_PLAYER;  
 800282c:	4b33      	ldr	r3, [pc, #204]	; (80028fc <fsm_handle_event+0xa70>)
 800282e:	2210      	movs	r2, #16
 8002830:	701a      	strb	r2, [r3, #0]
                    break;
 8002832:	e004      	b.n	800283e <fsm_handle_event+0x9b2>
                
                default:  
                    state = MENU_MUSIC_PLAYER;
 8002834:	4b31      	ldr	r3, [pc, #196]	; (80028fc <fsm_handle_event+0xa70>)
 8002836:	2210      	movs	r2, #16
 8002838:	701a      	strb	r2, [r3, #0]
            }
            break;
 800283a:	f001 fa72 	bl	8003d22 <fsm_handle_event+0x1e96>
 800283e:	f001 fa70 	bl	8003d22 <fsm_handle_event+0x1e96>
//=======================================================================================================================
// Menu - Moodlight - Custom Colors (Set individual values for RGBW)
//=======================================================================================================================

        case MENU_CUSTOM_WHITE:
            switch (event) {
 8002842:	1dfb      	adds	r3, r7, #7
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	2b02      	cmp	r3, #2
 8002848:	d100      	bne.n	800284c <fsm_handle_event+0x9c0>
 800284a:	e07d      	b.n	8002948 <fsm_handle_event+0xabc>
 800284c:	dc02      	bgt.n	8002854 <fsm_handle_event+0x9c8>
 800284e:	2b01      	cmp	r3, #1
 8002850:	d05e      	beq.n	8002910 <fsm_handle_event+0xa84>
 8002852:	e095      	b.n	8002980 <fsm_handle_event+0xaf4>
 8002854:	2b03      	cmp	r3, #3
 8002856:	d002      	beq.n	800285e <fsm_handle_event+0x9d2>
 8002858:	2b04      	cmp	r3, #4
 800285a:	d026      	beq.n	80028aa <fsm_handle_event+0xa1e>
 800285c:	e090      	b.n	8002980 <fsm_handle_event+0xaf4>
                case EV_BUTTON_LT:
                	st7565_clear_buffer(LCD_Buffer);
 800285e:	4b26      	ldr	r3, [pc, #152]	; (80028f8 <fsm_handle_event+0xa6c>)
 8002860:	0018      	movs	r0, r3
 8002862:	f7fe fa15 	bl	8000c90 <st7565_clear_buffer>
                	if (led_intens_w > 0) {
 8002866:	4b26      	ldr	r3, [pc, #152]	; (8002900 <fsm_handle_event+0xa74>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d005      	beq.n	800287a <fsm_handle_event+0x9ee>
                		led_intens_w -= 5;
 800286e:	4b24      	ldr	r3, [pc, #144]	; (8002900 <fsm_handle_event+0xa74>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	3b05      	subs	r3, #5
 8002874:	b2da      	uxtb	r2, r3
 8002876:	4b22      	ldr	r3, [pc, #136]	; (8002900 <fsm_handle_event+0xa74>)
 8002878:	701a      	strb	r2, [r3, #0]
                	}
                	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 800287a:	4b21      	ldr	r3, [pc, #132]	; (8002900 <fsm_handle_event+0xa74>)
 800287c:	7819      	ldrb	r1, [r3, #0]
 800287e:	4b21      	ldr	r3, [pc, #132]	; (8002904 <fsm_handle_event+0xa78>)
 8002880:	781a      	ldrb	r2, [r3, #0]
 8002882:	4b21      	ldr	r3, [pc, #132]	; (8002908 <fsm_handle_event+0xa7c>)
 8002884:	781c      	ldrb	r4, [r3, #0]
 8002886:	4b21      	ldr	r3, [pc, #132]	; (800290c <fsm_handle_event+0xa80>)
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	481b      	ldr	r0, [pc, #108]	; (80028f8 <fsm_handle_event+0xa6c>)
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	0023      	movs	r3, r4
 8002890:	f7fe ffbe 	bl	8001810 <st7565_drawmenu_custom>
                    ah_draw_cursor(1);
 8002894:	2001      	movs	r0, #1
 8002896:	f7fd fd83 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800289a:	4b17      	ldr	r3, [pc, #92]	; (80028f8 <fsm_handle_event+0xa6c>)
 800289c:	0018      	movs	r0, r3
 800289e:	f7fe f88f 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CUSTOM_WHITE ;
 80028a2:	4b16      	ldr	r3, [pc, #88]	; (80028fc <fsm_handle_event+0xa70>)
 80028a4:	2212      	movs	r2, #18
 80028a6:	701a      	strb	r2, [r3, #0]
                    break;
 80028a8:	e06f      	b.n	800298a <fsm_handle_event+0xafe>

                case EV_BUTTON_RT:
                	st7565_clear_buffer(LCD_Buffer);
 80028aa:	4b13      	ldr	r3, [pc, #76]	; (80028f8 <fsm_handle_event+0xa6c>)
 80028ac:	0018      	movs	r0, r3
 80028ae:	f7fe f9ef 	bl	8000c90 <st7565_clear_buffer>
                	if (led_intens_w < 100) {
 80028b2:	4b13      	ldr	r3, [pc, #76]	; (8002900 <fsm_handle_event+0xa74>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2b63      	cmp	r3, #99	; 0x63
 80028b8:	d805      	bhi.n	80028c6 <fsm_handle_event+0xa3a>
                		led_intens_w += 5;
 80028ba:	4b11      	ldr	r3, [pc, #68]	; (8002900 <fsm_handle_event+0xa74>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	3305      	adds	r3, #5
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <fsm_handle_event+0xa74>)
 80028c4:	701a      	strb	r2, [r3, #0]
                	}
                	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 80028c6:	4b0e      	ldr	r3, [pc, #56]	; (8002900 <fsm_handle_event+0xa74>)
 80028c8:	7819      	ldrb	r1, [r3, #0]
 80028ca:	4b0e      	ldr	r3, [pc, #56]	; (8002904 <fsm_handle_event+0xa78>)
 80028cc:	781a      	ldrb	r2, [r3, #0]
 80028ce:	4b0e      	ldr	r3, [pc, #56]	; (8002908 <fsm_handle_event+0xa7c>)
 80028d0:	781c      	ldrb	r4, [r3, #0]
 80028d2:	4b0e      	ldr	r3, [pc, #56]	; (800290c <fsm_handle_event+0xa80>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	4808      	ldr	r0, [pc, #32]	; (80028f8 <fsm_handle_event+0xa6c>)
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	0023      	movs	r3, r4
 80028dc:	f7fe ff98 	bl	8001810 <st7565_drawmenu_custom>
                    ah_draw_cursor(1);
 80028e0:	2001      	movs	r0, #1
 80028e2:	f7fd fd5d 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80028e6:	4b04      	ldr	r3, [pc, #16]	; (80028f8 <fsm_handle_event+0xa6c>)
 80028e8:	0018      	movs	r0, r3
 80028ea:	f7fe f869 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CUSTOM_WHITE;
 80028ee:	4b03      	ldr	r3, [pc, #12]	; (80028fc <fsm_handle_event+0xa70>)
 80028f0:	2212      	movs	r2, #18
 80028f2:	701a      	strb	r2, [r3, #0]
                    break;
 80028f4:	e049      	b.n	800298a <fsm_handle_event+0xafe>
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	200000d8 	.word	0x200000d8
 80028fc:	20000040 	.word	0x20000040
 8002900:	2000000c 	.word	0x2000000c
 8002904:	2000000d 	.word	0x2000000d
 8002908:	2000000e 	.word	0x2000000e
 800290c:	2000000f 	.word	0x2000000f

                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002910:	4bd2      	ldr	r3, [pc, #840]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002912:	0018      	movs	r0, r3
 8002914:	f7fe f9bc 	bl	8000c90 <st7565_clear_buffer>
                	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002918:	4bd1      	ldr	r3, [pc, #836]	; (8002c60 <fsm_handle_event+0xdd4>)
 800291a:	7819      	ldrb	r1, [r3, #0]
 800291c:	4bd1      	ldr	r3, [pc, #836]	; (8002c64 <fsm_handle_event+0xdd8>)
 800291e:	781a      	ldrb	r2, [r3, #0]
 8002920:	4bd1      	ldr	r3, [pc, #836]	; (8002c68 <fsm_handle_event+0xddc>)
 8002922:	781c      	ldrb	r4, [r3, #0]
 8002924:	4bd1      	ldr	r3, [pc, #836]	; (8002c6c <fsm_handle_event+0xde0>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	48cc      	ldr	r0, [pc, #816]	; (8002c5c <fsm_handle_event+0xdd0>)
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	0023      	movs	r3, r4
 800292e:	f7fe ff6f 	bl	8001810 <st7565_drawmenu_custom>
                    ah_draw_cursor(5);
 8002932:	2005      	movs	r0, #5
 8002934:	f7fd fd34 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002938:	4bc8      	ldr	r3, [pc, #800]	; (8002c5c <fsm_handle_event+0xdd0>)
 800293a:	0018      	movs	r0, r3
 800293c:	f7fe f840 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CUSTOM_RETURN;
 8002940:	4bcb      	ldr	r3, [pc, #812]	; (8002c70 <fsm_handle_event+0xde4>)
 8002942:	2216      	movs	r2, #22
 8002944:	701a      	strb	r2, [r3, #0]
                    break;
 8002946:	e020      	b.n	800298a <fsm_handle_event+0xafe>

                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002948:	4bc4      	ldr	r3, [pc, #784]	; (8002c5c <fsm_handle_event+0xdd0>)
 800294a:	0018      	movs	r0, r3
 800294c:	f7fe f9a0 	bl	8000c90 <st7565_clear_buffer>
                	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002950:	4bc3      	ldr	r3, [pc, #780]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002952:	7819      	ldrb	r1, [r3, #0]
 8002954:	4bc3      	ldr	r3, [pc, #780]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002956:	781a      	ldrb	r2, [r3, #0]
 8002958:	4bc3      	ldr	r3, [pc, #780]	; (8002c68 <fsm_handle_event+0xddc>)
 800295a:	781c      	ldrb	r4, [r3, #0]
 800295c:	4bc3      	ldr	r3, [pc, #780]	; (8002c6c <fsm_handle_event+0xde0>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	48be      	ldr	r0, [pc, #760]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	0023      	movs	r3, r4
 8002966:	f7fe ff53 	bl	8001810 <st7565_drawmenu_custom>
                    ah_draw_cursor(2);
 800296a:	2002      	movs	r0, #2
 800296c:	f7fd fd18 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002970:	4bba      	ldr	r3, [pc, #744]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002972:	0018      	movs	r0, r3
 8002974:	f7fe f824 	bl	80009c0 <st7565_write_buffer>
                    state = MENU_CUSTOM_RED;
 8002978:	4bbd      	ldr	r3, [pc, #756]	; (8002c70 <fsm_handle_event+0xde4>)
 800297a:	2213      	movs	r2, #19
 800297c:	701a      	strb	r2, [r3, #0]
                    break;
 800297e:	e004      	b.n	800298a <fsm_handle_event+0xafe>

                default:
                	state = MENU_CUSTOM_WHITE ;
 8002980:	4bbb      	ldr	r3, [pc, #748]	; (8002c70 <fsm_handle_event+0xde4>)
 8002982:	2212      	movs	r2, #18
 8002984:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8002986:	f001 f9cc 	bl	8003d22 <fsm_handle_event+0x1e96>
 800298a:	f001 f9ca 	bl	8003d22 <fsm_handle_event+0x1e96>

            case MENU_CUSTOM_RED:
                switch (event) {
 800298e:	1dfb      	adds	r3, r7, #7
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b02      	cmp	r3, #2
 8002994:	d100      	bne.n	8002998 <fsm_handle_event+0xb0c>
 8002996:	e070      	b.n	8002a7a <fsm_handle_event+0xbee>
 8002998:	dc02      	bgt.n	80029a0 <fsm_handle_event+0xb14>
 800299a:	2b01      	cmp	r3, #1
 800299c:	d051      	beq.n	8002a42 <fsm_handle_event+0xbb6>
 800299e:	e088      	b.n	8002ab2 <fsm_handle_event+0xc26>
 80029a0:	2b03      	cmp	r3, #3
 80029a2:	d002      	beq.n	80029aa <fsm_handle_event+0xb1e>
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d026      	beq.n	80029f6 <fsm_handle_event+0xb6a>
 80029a8:	e083      	b.n	8002ab2 <fsm_handle_event+0xc26>
                    case EV_BUTTON_LT:
                    	st7565_clear_buffer(LCD_Buffer);
 80029aa:	4bac      	ldr	r3, [pc, #688]	; (8002c5c <fsm_handle_event+0xdd0>)
 80029ac:	0018      	movs	r0, r3
 80029ae:	f7fe f96f 	bl	8000c90 <st7565_clear_buffer>
                    	if (led_intens_r > 0) {
 80029b2:	4bac      	ldr	r3, [pc, #688]	; (8002c64 <fsm_handle_event+0xdd8>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d005      	beq.n	80029c6 <fsm_handle_event+0xb3a>
                    		led_intens_r -= 5;
 80029ba:	4baa      	ldr	r3, [pc, #680]	; (8002c64 <fsm_handle_event+0xdd8>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	3b05      	subs	r3, #5
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	4ba8      	ldr	r3, [pc, #672]	; (8002c64 <fsm_handle_event+0xdd8>)
 80029c4:	701a      	strb	r2, [r3, #0]
                    	}
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 80029c6:	4ba6      	ldr	r3, [pc, #664]	; (8002c60 <fsm_handle_event+0xdd4>)
 80029c8:	7819      	ldrb	r1, [r3, #0]
 80029ca:	4ba6      	ldr	r3, [pc, #664]	; (8002c64 <fsm_handle_event+0xdd8>)
 80029cc:	781a      	ldrb	r2, [r3, #0]
 80029ce:	4ba6      	ldr	r3, [pc, #664]	; (8002c68 <fsm_handle_event+0xddc>)
 80029d0:	781c      	ldrb	r4, [r3, #0]
 80029d2:	4ba6      	ldr	r3, [pc, #664]	; (8002c6c <fsm_handle_event+0xde0>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	48a1      	ldr	r0, [pc, #644]	; (8002c5c <fsm_handle_event+0xdd0>)
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	0023      	movs	r3, r4
 80029dc:	f7fe ff18 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(2);
 80029e0:	2002      	movs	r0, #2
 80029e2:	f7fd fcdd 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 80029e6:	4b9d      	ldr	r3, [pc, #628]	; (8002c5c <fsm_handle_event+0xdd0>)
 80029e8:	0018      	movs	r0, r3
 80029ea:	f7fd ffe9 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_RED ;
 80029ee:	4ba0      	ldr	r3, [pc, #640]	; (8002c70 <fsm_handle_event+0xde4>)
 80029f0:	2213      	movs	r2, #19
 80029f2:	701a      	strb	r2, [r3, #0]
                        break;
 80029f4:	e062      	b.n	8002abc <fsm_handle_event+0xc30>

                    case EV_BUTTON_RT:
                    	st7565_clear_buffer(LCD_Buffer);
 80029f6:	4b99      	ldr	r3, [pc, #612]	; (8002c5c <fsm_handle_event+0xdd0>)
 80029f8:	0018      	movs	r0, r3
 80029fa:	f7fe f949 	bl	8000c90 <st7565_clear_buffer>
                    	if (led_intens_r < 100) {
 80029fe:	4b99      	ldr	r3, [pc, #612]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b63      	cmp	r3, #99	; 0x63
 8002a04:	d805      	bhi.n	8002a12 <fsm_handle_event+0xb86>
                    		led_intens_r += 5;
 8002a06:	4b97      	ldr	r3, [pc, #604]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	3305      	adds	r3, #5
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	4b95      	ldr	r3, [pc, #596]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002a10:	701a      	strb	r2, [r3, #0]
                    	}
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002a12:	4b93      	ldr	r3, [pc, #588]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002a14:	7819      	ldrb	r1, [r3, #0]
 8002a16:	4b93      	ldr	r3, [pc, #588]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002a18:	781a      	ldrb	r2, [r3, #0]
 8002a1a:	4b93      	ldr	r3, [pc, #588]	; (8002c68 <fsm_handle_event+0xddc>)
 8002a1c:	781c      	ldrb	r4, [r3, #0]
 8002a1e:	4b93      	ldr	r3, [pc, #588]	; (8002c6c <fsm_handle_event+0xde0>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	488e      	ldr	r0, [pc, #568]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	0023      	movs	r3, r4
 8002a28:	f7fe fef2 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(2);
 8002a2c:	2002      	movs	r0, #2
 8002a2e:	f7fd fcb7 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002a32:	4b8a      	ldr	r3, [pc, #552]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002a34:	0018      	movs	r0, r3
 8002a36:	f7fd ffc3 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_RED;
 8002a3a:	4b8d      	ldr	r3, [pc, #564]	; (8002c70 <fsm_handle_event+0xde4>)
 8002a3c:	2213      	movs	r2, #19
 8002a3e:	701a      	strb	r2, [r3, #0]
                        break;
 8002a40:	e03c      	b.n	8002abc <fsm_handle_event+0xc30>

                    case EV_BUTTON_UP:
                    	st7565_clear_buffer(LCD_Buffer);
 8002a42:	4b86      	ldr	r3, [pc, #536]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002a44:	0018      	movs	r0, r3
 8002a46:	f7fe f923 	bl	8000c90 <st7565_clear_buffer>
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002a4a:	4b85      	ldr	r3, [pc, #532]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002a4c:	7819      	ldrb	r1, [r3, #0]
 8002a4e:	4b85      	ldr	r3, [pc, #532]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002a50:	781a      	ldrb	r2, [r3, #0]
 8002a52:	4b85      	ldr	r3, [pc, #532]	; (8002c68 <fsm_handle_event+0xddc>)
 8002a54:	781c      	ldrb	r4, [r3, #0]
 8002a56:	4b85      	ldr	r3, [pc, #532]	; (8002c6c <fsm_handle_event+0xde0>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	4880      	ldr	r0, [pc, #512]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002a5c:	9300      	str	r3, [sp, #0]
 8002a5e:	0023      	movs	r3, r4
 8002a60:	f7fe fed6 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(1);
 8002a64:	2001      	movs	r0, #1
 8002a66:	f7fd fc9b 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002a6a:	4b7c      	ldr	r3, [pc, #496]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	f7fd ffa7 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_WHITE;
 8002a72:	4b7f      	ldr	r3, [pc, #508]	; (8002c70 <fsm_handle_event+0xde4>)
 8002a74:	2212      	movs	r2, #18
 8002a76:	701a      	strb	r2, [r3, #0]
                        break;
 8002a78:	e020      	b.n	8002abc <fsm_handle_event+0xc30>

                    case EV_BUTTON_DN:
                    	st7565_clear_buffer(LCD_Buffer);
 8002a7a:	4b78      	ldr	r3, [pc, #480]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f7fe f907 	bl	8000c90 <st7565_clear_buffer>
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002a82:	4b77      	ldr	r3, [pc, #476]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002a84:	7819      	ldrb	r1, [r3, #0]
 8002a86:	4b77      	ldr	r3, [pc, #476]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002a88:	781a      	ldrb	r2, [r3, #0]
 8002a8a:	4b77      	ldr	r3, [pc, #476]	; (8002c68 <fsm_handle_event+0xddc>)
 8002a8c:	781c      	ldrb	r4, [r3, #0]
 8002a8e:	4b77      	ldr	r3, [pc, #476]	; (8002c6c <fsm_handle_event+0xde0>)
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	4872      	ldr	r0, [pc, #456]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002a94:	9300      	str	r3, [sp, #0]
 8002a96:	0023      	movs	r3, r4
 8002a98:	f7fe feba 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(3);
 8002a9c:	2003      	movs	r0, #3
 8002a9e:	f7fd fc7f 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002aa2:	4b6e      	ldr	r3, [pc, #440]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f7fd ff8b 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_GREEN;
 8002aaa:	4b71      	ldr	r3, [pc, #452]	; (8002c70 <fsm_handle_event+0xde4>)
 8002aac:	2214      	movs	r2, #20
 8002aae:	701a      	strb	r2, [r3, #0]
                        break;
 8002ab0:	e004      	b.n	8002abc <fsm_handle_event+0xc30>

                    default:
                    	state = MENU_CUSTOM_RED;
 8002ab2:	4b6f      	ldr	r3, [pc, #444]	; (8002c70 <fsm_handle_event+0xde4>)
 8002ab4:	2213      	movs	r2, #19
 8002ab6:	701a      	strb	r2, [r3, #0]
                    }
                	break;
 8002ab8:	f001 f933 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002abc:	f001 f931 	bl	8003d22 <fsm_handle_event+0x1e96>

            case MENU_CUSTOM_GREEN:
                switch (event) {
 8002ac0:	1dfb      	adds	r3, r7, #7
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d100      	bne.n	8002aca <fsm_handle_event+0xc3e>
 8002ac8:	e070      	b.n	8002bac <fsm_handle_event+0xd20>
 8002aca:	dc02      	bgt.n	8002ad2 <fsm_handle_event+0xc46>
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d051      	beq.n	8002b74 <fsm_handle_event+0xce8>
 8002ad0:	e088      	b.n	8002be4 <fsm_handle_event+0xd58>
 8002ad2:	2b03      	cmp	r3, #3
 8002ad4:	d002      	beq.n	8002adc <fsm_handle_event+0xc50>
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	d026      	beq.n	8002b28 <fsm_handle_event+0xc9c>
 8002ada:	e083      	b.n	8002be4 <fsm_handle_event+0xd58>
                    case EV_BUTTON_LT:
                    	st7565_clear_buffer(LCD_Buffer);
 8002adc:	4b5f      	ldr	r3, [pc, #380]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002ade:	0018      	movs	r0, r3
 8002ae0:	f7fe f8d6 	bl	8000c90 <st7565_clear_buffer>
                    	if (led_intens_g > 0) {
 8002ae4:	4b60      	ldr	r3, [pc, #384]	; (8002c68 <fsm_handle_event+0xddc>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d005      	beq.n	8002af8 <fsm_handle_event+0xc6c>
                    		led_intens_g -= 5;
 8002aec:	4b5e      	ldr	r3, [pc, #376]	; (8002c68 <fsm_handle_event+0xddc>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	3b05      	subs	r3, #5
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	4b5c      	ldr	r3, [pc, #368]	; (8002c68 <fsm_handle_event+0xddc>)
 8002af6:	701a      	strb	r2, [r3, #0]
                    	}
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002af8:	4b59      	ldr	r3, [pc, #356]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002afa:	7819      	ldrb	r1, [r3, #0]
 8002afc:	4b59      	ldr	r3, [pc, #356]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002afe:	781a      	ldrb	r2, [r3, #0]
 8002b00:	4b59      	ldr	r3, [pc, #356]	; (8002c68 <fsm_handle_event+0xddc>)
 8002b02:	781c      	ldrb	r4, [r3, #0]
 8002b04:	4b59      	ldr	r3, [pc, #356]	; (8002c6c <fsm_handle_event+0xde0>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	4854      	ldr	r0, [pc, #336]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002b0a:	9300      	str	r3, [sp, #0]
 8002b0c:	0023      	movs	r3, r4
 8002b0e:	f7fe fe7f 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(3);
 8002b12:	2003      	movs	r0, #3
 8002b14:	f7fd fc44 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002b18:	4b50      	ldr	r3, [pc, #320]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f7fd ff50 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_GREEN;
 8002b20:	4b53      	ldr	r3, [pc, #332]	; (8002c70 <fsm_handle_event+0xde4>)
 8002b22:	2214      	movs	r2, #20
 8002b24:	701a      	strb	r2, [r3, #0]
                        break;
 8002b26:	e062      	b.n	8002bee <fsm_handle_event+0xd62>

                    case EV_BUTTON_RT:
                    	st7565_clear_buffer(LCD_Buffer);
 8002b28:	4b4c      	ldr	r3, [pc, #304]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	f7fe f8b0 	bl	8000c90 <st7565_clear_buffer>
                    	if (led_intens_g < 100) {
 8002b30:	4b4d      	ldr	r3, [pc, #308]	; (8002c68 <fsm_handle_event+0xddc>)
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	2b63      	cmp	r3, #99	; 0x63
 8002b36:	d805      	bhi.n	8002b44 <fsm_handle_event+0xcb8>
                    		led_intens_g += 5;
 8002b38:	4b4b      	ldr	r3, [pc, #300]	; (8002c68 <fsm_handle_event+0xddc>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	3305      	adds	r3, #5
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	4b49      	ldr	r3, [pc, #292]	; (8002c68 <fsm_handle_event+0xddc>)
 8002b42:	701a      	strb	r2, [r3, #0]
                    	}
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002b44:	4b46      	ldr	r3, [pc, #280]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002b46:	7819      	ldrb	r1, [r3, #0]
 8002b48:	4b46      	ldr	r3, [pc, #280]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002b4a:	781a      	ldrb	r2, [r3, #0]
 8002b4c:	4b46      	ldr	r3, [pc, #280]	; (8002c68 <fsm_handle_event+0xddc>)
 8002b4e:	781c      	ldrb	r4, [r3, #0]
 8002b50:	4b46      	ldr	r3, [pc, #280]	; (8002c6c <fsm_handle_event+0xde0>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	4841      	ldr	r0, [pc, #260]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	0023      	movs	r3, r4
 8002b5a:	f7fe fe59 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(3);
 8002b5e:	2003      	movs	r0, #3
 8002b60:	f7fd fc1e 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002b64:	4b3d      	ldr	r3, [pc, #244]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002b66:	0018      	movs	r0, r3
 8002b68:	f7fd ff2a 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_GREEN;
 8002b6c:	4b40      	ldr	r3, [pc, #256]	; (8002c70 <fsm_handle_event+0xde4>)
 8002b6e:	2214      	movs	r2, #20
 8002b70:	701a      	strb	r2, [r3, #0]
                        break;
 8002b72:	e03c      	b.n	8002bee <fsm_handle_event+0xd62>

                    case EV_BUTTON_UP:
                    	st7565_clear_buffer(LCD_Buffer);
 8002b74:	4b39      	ldr	r3, [pc, #228]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002b76:	0018      	movs	r0, r3
 8002b78:	f7fe f88a 	bl	8000c90 <st7565_clear_buffer>
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002b7c:	4b38      	ldr	r3, [pc, #224]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002b7e:	7819      	ldrb	r1, [r3, #0]
 8002b80:	4b38      	ldr	r3, [pc, #224]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002b82:	781a      	ldrb	r2, [r3, #0]
 8002b84:	4b38      	ldr	r3, [pc, #224]	; (8002c68 <fsm_handle_event+0xddc>)
 8002b86:	781c      	ldrb	r4, [r3, #0]
 8002b88:	4b38      	ldr	r3, [pc, #224]	; (8002c6c <fsm_handle_event+0xde0>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	4833      	ldr	r0, [pc, #204]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	0023      	movs	r3, r4
 8002b92:	f7fe fe3d 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(2);
 8002b96:	2002      	movs	r0, #2
 8002b98:	f7fd fc02 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002b9c:	4b2f      	ldr	r3, [pc, #188]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f7fd ff0e 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_RED;
 8002ba4:	4b32      	ldr	r3, [pc, #200]	; (8002c70 <fsm_handle_event+0xde4>)
 8002ba6:	2213      	movs	r2, #19
 8002ba8:	701a      	strb	r2, [r3, #0]
                        break;
 8002baa:	e020      	b.n	8002bee <fsm_handle_event+0xd62>

                    case EV_BUTTON_DN:
                    	st7565_clear_buffer(LCD_Buffer);
 8002bac:	4b2b      	ldr	r3, [pc, #172]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f7fe f86e 	bl	8000c90 <st7565_clear_buffer>
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002bb4:	4b2a      	ldr	r3, [pc, #168]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002bb6:	7819      	ldrb	r1, [r3, #0]
 8002bb8:	4b2a      	ldr	r3, [pc, #168]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002bba:	781a      	ldrb	r2, [r3, #0]
 8002bbc:	4b2a      	ldr	r3, [pc, #168]	; (8002c68 <fsm_handle_event+0xddc>)
 8002bbe:	781c      	ldrb	r4, [r3, #0]
 8002bc0:	4b2a      	ldr	r3, [pc, #168]	; (8002c6c <fsm_handle_event+0xde0>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	4825      	ldr	r0, [pc, #148]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	0023      	movs	r3, r4
 8002bca:	f7fe fe21 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(4);
 8002bce:	2004      	movs	r0, #4
 8002bd0:	f7fd fbe6 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002bd4:	4b21      	ldr	r3, [pc, #132]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f7fd fef2 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_BLUE;
 8002bdc:	4b24      	ldr	r3, [pc, #144]	; (8002c70 <fsm_handle_event+0xde4>)
 8002bde:	2215      	movs	r2, #21
 8002be0:	701a      	strb	r2, [r3, #0]
                        break;
 8002be2:	e004      	b.n	8002bee <fsm_handle_event+0xd62>

                    default:
                    	state = MENU_CUSTOM_GREEN;
 8002be4:	4b22      	ldr	r3, [pc, #136]	; (8002c70 <fsm_handle_event+0xde4>)
 8002be6:	2214      	movs	r2, #20
 8002be8:	701a      	strb	r2, [r3, #0]
                    }
                	break;
 8002bea:	f001 f89a 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002bee:	f001 f898 	bl	8003d22 <fsm_handle_event+0x1e96>

            case MENU_CUSTOM_BLUE:
                switch (event) {
 8002bf2:	1dfb      	adds	r3, r7, #7
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d100      	bne.n	8002bfc <fsm_handle_event+0xd70>
 8002bfa:	e07d      	b.n	8002cf8 <fsm_handle_event+0xe6c>
 8002bfc:	dc02      	bgt.n	8002c04 <fsm_handle_event+0xd78>
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d05e      	beq.n	8002cc0 <fsm_handle_event+0xe34>
 8002c02:	e095      	b.n	8002d30 <fsm_handle_event+0xea4>
 8002c04:	2b03      	cmp	r3, #3
 8002c06:	d002      	beq.n	8002c0e <fsm_handle_event+0xd82>
 8002c08:	2b04      	cmp	r3, #4
 8002c0a:	d033      	beq.n	8002c74 <fsm_handle_event+0xde8>
 8002c0c:	e090      	b.n	8002d30 <fsm_handle_event+0xea4>
                    case EV_BUTTON_LT:
                    	st7565_clear_buffer(LCD_Buffer);
 8002c0e:	4b13      	ldr	r3, [pc, #76]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002c10:	0018      	movs	r0, r3
 8002c12:	f7fe f83d 	bl	8000c90 <st7565_clear_buffer>
                    	if (led_intens_b > 0) {
 8002c16:	4b15      	ldr	r3, [pc, #84]	; (8002c6c <fsm_handle_event+0xde0>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d005      	beq.n	8002c2a <fsm_handle_event+0xd9e>
                    		led_intens_b -= 5;
 8002c1e:	4b13      	ldr	r3, [pc, #76]	; (8002c6c <fsm_handle_event+0xde0>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	3b05      	subs	r3, #5
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	4b11      	ldr	r3, [pc, #68]	; (8002c6c <fsm_handle_event+0xde0>)
 8002c28:	701a      	strb	r2, [r3, #0]
                    	}
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002c2a:	4b0d      	ldr	r3, [pc, #52]	; (8002c60 <fsm_handle_event+0xdd4>)
 8002c2c:	7819      	ldrb	r1, [r3, #0]
 8002c2e:	4b0d      	ldr	r3, [pc, #52]	; (8002c64 <fsm_handle_event+0xdd8>)
 8002c30:	781a      	ldrb	r2, [r3, #0]
 8002c32:	4b0d      	ldr	r3, [pc, #52]	; (8002c68 <fsm_handle_event+0xddc>)
 8002c34:	781c      	ldrb	r4, [r3, #0]
 8002c36:	4b0d      	ldr	r3, [pc, #52]	; (8002c6c <fsm_handle_event+0xde0>)
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	4808      	ldr	r0, [pc, #32]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	0023      	movs	r3, r4
 8002c40:	f7fe fde6 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(4);
 8002c44:	2004      	movs	r0, #4
 8002c46:	f7fd fbab 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002c4a:	4b04      	ldr	r3, [pc, #16]	; (8002c5c <fsm_handle_event+0xdd0>)
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f7fd feb7 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_BLUE;
 8002c52:	4b07      	ldr	r3, [pc, #28]	; (8002c70 <fsm_handle_event+0xde4>)
 8002c54:	2215      	movs	r2, #21
 8002c56:	701a      	strb	r2, [r3, #0]
                        break;
 8002c58:	e06f      	b.n	8002d3a <fsm_handle_event+0xeae>
 8002c5a:	46c0      	nop			; (mov r8, r8)
 8002c5c:	200000d8 	.word	0x200000d8
 8002c60:	2000000c 	.word	0x2000000c
 8002c64:	2000000d 	.word	0x2000000d
 8002c68:	2000000e 	.word	0x2000000e
 8002c6c:	2000000f 	.word	0x2000000f
 8002c70:	20000040 	.word	0x20000040

                    case EV_BUTTON_RT:
                    	st7565_clear_buffer(LCD_Buffer);
 8002c74:	4bdc      	ldr	r3, [pc, #880]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002c76:	0018      	movs	r0, r3
 8002c78:	f7fe f80a 	bl	8000c90 <st7565_clear_buffer>
                    	if (led_intens_b < 100) {
 8002c7c:	4bdb      	ldr	r3, [pc, #876]	; (8002fec <fsm_handle_event+0x1160>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b63      	cmp	r3, #99	; 0x63
 8002c82:	d805      	bhi.n	8002c90 <fsm_handle_event+0xe04>
                    		led_intens_b += 5;
 8002c84:	4bd9      	ldr	r3, [pc, #868]	; (8002fec <fsm_handle_event+0x1160>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	3305      	adds	r3, #5
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	4bd7      	ldr	r3, [pc, #860]	; (8002fec <fsm_handle_event+0x1160>)
 8002c8e:	701a      	strb	r2, [r3, #0]
                    	}
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002c90:	4bd7      	ldr	r3, [pc, #860]	; (8002ff0 <fsm_handle_event+0x1164>)
 8002c92:	7819      	ldrb	r1, [r3, #0]
 8002c94:	4bd7      	ldr	r3, [pc, #860]	; (8002ff4 <fsm_handle_event+0x1168>)
 8002c96:	781a      	ldrb	r2, [r3, #0]
 8002c98:	4bd7      	ldr	r3, [pc, #860]	; (8002ff8 <fsm_handle_event+0x116c>)
 8002c9a:	781c      	ldrb	r4, [r3, #0]
 8002c9c:	4bd3      	ldr	r3, [pc, #844]	; (8002fec <fsm_handle_event+0x1160>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	48d1      	ldr	r0, [pc, #836]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	0023      	movs	r3, r4
 8002ca6:	f7fe fdb3 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(4);
 8002caa:	2004      	movs	r0, #4
 8002cac:	f7fd fb78 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002cb0:	4bcd      	ldr	r3, [pc, #820]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	f7fd fe84 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_BLUE;
 8002cb8:	4bd0      	ldr	r3, [pc, #832]	; (8002ffc <fsm_handle_event+0x1170>)
 8002cba:	2215      	movs	r2, #21
 8002cbc:	701a      	strb	r2, [r3, #0]
                        break;
 8002cbe:	e03c      	b.n	8002d3a <fsm_handle_event+0xeae>

                    case EV_BUTTON_UP:
                    	st7565_clear_buffer(LCD_Buffer);
 8002cc0:	4bc9      	ldr	r3, [pc, #804]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f7fd ffe4 	bl	8000c90 <st7565_clear_buffer>
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002cc8:	4bc9      	ldr	r3, [pc, #804]	; (8002ff0 <fsm_handle_event+0x1164>)
 8002cca:	7819      	ldrb	r1, [r3, #0]
 8002ccc:	4bc9      	ldr	r3, [pc, #804]	; (8002ff4 <fsm_handle_event+0x1168>)
 8002cce:	781a      	ldrb	r2, [r3, #0]
 8002cd0:	4bc9      	ldr	r3, [pc, #804]	; (8002ff8 <fsm_handle_event+0x116c>)
 8002cd2:	781c      	ldrb	r4, [r3, #0]
 8002cd4:	4bc5      	ldr	r3, [pc, #788]	; (8002fec <fsm_handle_event+0x1160>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	48c3      	ldr	r0, [pc, #780]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	0023      	movs	r3, r4
 8002cde:	f7fe fd97 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(3);
 8002ce2:	2003      	movs	r0, #3
 8002ce4:	f7fd fb5c 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002ce8:	4bbf      	ldr	r3, [pc, #764]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002cea:	0018      	movs	r0, r3
 8002cec:	f7fd fe68 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_GREEN;
 8002cf0:	4bc2      	ldr	r3, [pc, #776]	; (8002ffc <fsm_handle_event+0x1170>)
 8002cf2:	2214      	movs	r2, #20
 8002cf4:	701a      	strb	r2, [r3, #0]
                        break;
 8002cf6:	e020      	b.n	8002d3a <fsm_handle_event+0xeae>

                    case EV_BUTTON_DN:
                    	st7565_clear_buffer(LCD_Buffer);
 8002cf8:	4bbb      	ldr	r3, [pc, #748]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f7fd ffc8 	bl	8000c90 <st7565_clear_buffer>
                    	st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002d00:	4bbb      	ldr	r3, [pc, #748]	; (8002ff0 <fsm_handle_event+0x1164>)
 8002d02:	7819      	ldrb	r1, [r3, #0]
 8002d04:	4bbb      	ldr	r3, [pc, #748]	; (8002ff4 <fsm_handle_event+0x1168>)
 8002d06:	781a      	ldrb	r2, [r3, #0]
 8002d08:	4bbb      	ldr	r3, [pc, #748]	; (8002ff8 <fsm_handle_event+0x116c>)
 8002d0a:	781c      	ldrb	r4, [r3, #0]
 8002d0c:	4bb7      	ldr	r3, [pc, #732]	; (8002fec <fsm_handle_event+0x1160>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	48b5      	ldr	r0, [pc, #724]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	0023      	movs	r3, r4
 8002d16:	f7fe fd7b 	bl	8001810 <st7565_drawmenu_custom>
                        ah_draw_cursor(5);
 8002d1a:	2005      	movs	r0, #5
 8002d1c:	f7fd fb40 	bl	80003a0 <ah_draw_cursor>
                        st7565_write_buffer(LCD_Buffer);
 8002d20:	4bb1      	ldr	r3, [pc, #708]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002d22:	0018      	movs	r0, r3
 8002d24:	f7fd fe4c 	bl	80009c0 <st7565_write_buffer>
                        state = MENU_CUSTOM_RETURN;
 8002d28:	4bb4      	ldr	r3, [pc, #720]	; (8002ffc <fsm_handle_event+0x1170>)
 8002d2a:	2216      	movs	r2, #22
 8002d2c:	701a      	strb	r2, [r3, #0]
                        break;
 8002d2e:	e004      	b.n	8002d3a <fsm_handle_event+0xeae>

                    default:
                    	state = MENU_CUSTOM_BLUE;
 8002d30:	4bb2      	ldr	r3, [pc, #712]	; (8002ffc <fsm_handle_event+0x1170>)
 8002d32:	2215      	movs	r2, #21
 8002d34:	701a      	strb	r2, [r3, #0]
                    }
                	break;
 8002d36:	f000 fff4 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002d3a:	f000 fff2 	bl	8003d22 <fsm_handle_event+0x1e96>

            case MENU_CUSTOM_RETURN:
            	switch (event) {
 8002d3e:	1dfb      	adds	r3, r7, #7
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d032      	beq.n	8002dac <fsm_handle_event+0xf20>
 8002d46:	2b05      	cmp	r3, #5
 8002d48:	d002      	beq.n	8002d50 <fsm_handle_event+0xec4>
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d012      	beq.n	8002d74 <fsm_handle_event+0xee8>
 8002d4e:	e049      	b.n	8002de4 <fsm_handle_event+0xf58>
        			case EV_BUTTON_SL:
        				st7565_clear_buffer(LCD_Buffer);
 8002d50:	4ba5      	ldr	r3, [pc, #660]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002d52:	0018      	movs	r0, r3
 8002d54:	f7fd ff9c 	bl	8000c90 <st7565_clear_buffer>
        				ah_menu(moodlight);
 8002d58:	2002      	movs	r0, #2
 8002d5a:	f7fd fb35 	bl	80003c8 <ah_menu>
        				ah_draw_cursor(1);
 8002d5e:	2001      	movs	r0, #1
 8002d60:	f7fd fb1e 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8002d64:	4ba0      	ldr	r3, [pc, #640]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002d66:	0018      	movs	r0, r3
 8002d68:	f7fd fe2a 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_MOODL_PRESETS;
 8002d6c:	4ba3      	ldr	r3, [pc, #652]	; (8002ffc <fsm_handle_event+0x1170>)
 8002d6e:	220a      	movs	r2, #10
 8002d70:	701a      	strb	r2, [r3, #0]
        				break;
 8002d72:	e03c      	b.n	8002dee <fsm_handle_event+0xf62>
        			case EV_BUTTON_UP:
        				st7565_clear_buffer(LCD_Buffer);
 8002d74:	4b9c      	ldr	r3, [pc, #624]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002d76:	0018      	movs	r0, r3
 8002d78:	f7fd ff8a 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002d7c:	4b9c      	ldr	r3, [pc, #624]	; (8002ff0 <fsm_handle_event+0x1164>)
 8002d7e:	7819      	ldrb	r1, [r3, #0]
 8002d80:	4b9c      	ldr	r3, [pc, #624]	; (8002ff4 <fsm_handle_event+0x1168>)
 8002d82:	781a      	ldrb	r2, [r3, #0]
 8002d84:	4b9c      	ldr	r3, [pc, #624]	; (8002ff8 <fsm_handle_event+0x116c>)
 8002d86:	781c      	ldrb	r4, [r3, #0]
 8002d88:	4b98      	ldr	r3, [pc, #608]	; (8002fec <fsm_handle_event+0x1160>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	4896      	ldr	r0, [pc, #600]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	0023      	movs	r3, r4
 8002d92:	f7fe fd3d 	bl	8001810 <st7565_drawmenu_custom>
        				ah_draw_cursor(4);
 8002d96:	2004      	movs	r0, #4
 8002d98:	f7fd fb02 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8002d9c:	4b92      	ldr	r3, [pc, #584]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f7fd fe0e 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_CUSTOM_BLUE;
 8002da4:	4b95      	ldr	r3, [pc, #596]	; (8002ffc <fsm_handle_event+0x1170>)
 8002da6:	2215      	movs	r2, #21
 8002da8:	701a      	strb	r2, [r3, #0]
        				break;
 8002daa:	e020      	b.n	8002dee <fsm_handle_event+0xf62>
        			case EV_BUTTON_DN:
        				st7565_clear_buffer(LCD_Buffer);
 8002dac:	4b8e      	ldr	r3, [pc, #568]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002dae:	0018      	movs	r0, r3
 8002db0:	f7fd ff6e 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_custom(LCD_Buffer, led_intens_w, led_intens_r, led_intens_g, led_intens_b);
 8002db4:	4b8e      	ldr	r3, [pc, #568]	; (8002ff0 <fsm_handle_event+0x1164>)
 8002db6:	7819      	ldrb	r1, [r3, #0]
 8002db8:	4b8e      	ldr	r3, [pc, #568]	; (8002ff4 <fsm_handle_event+0x1168>)
 8002dba:	781a      	ldrb	r2, [r3, #0]
 8002dbc:	4b8e      	ldr	r3, [pc, #568]	; (8002ff8 <fsm_handle_event+0x116c>)
 8002dbe:	781c      	ldrb	r4, [r3, #0]
 8002dc0:	4b8a      	ldr	r3, [pc, #552]	; (8002fec <fsm_handle_event+0x1160>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	4888      	ldr	r0, [pc, #544]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	0023      	movs	r3, r4
 8002dca:	f7fe fd21 	bl	8001810 <st7565_drawmenu_custom>
        				ah_draw_cursor(1);
 8002dce:	2001      	movs	r0, #1
 8002dd0:	f7fd fae6 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8002dd4:	4b84      	ldr	r3, [pc, #528]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	f7fd fdf2 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_CUSTOM_WHITE;
 8002ddc:	4b87      	ldr	r3, [pc, #540]	; (8002ffc <fsm_handle_event+0x1170>)
 8002dde:	2212      	movs	r2, #18
 8002de0:	701a      	strb	r2, [r3, #0]
        				break;
 8002de2:	e004      	b.n	8002dee <fsm_handle_event+0xf62>
        			default:
        				state = MENU_CUSTOM_RETURN ;
 8002de4:	4b85      	ldr	r3, [pc, #532]	; (8002ffc <fsm_handle_event+0x1170>)
 8002de6:	2216      	movs	r2, #22
 8002de8:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8002dea:	f000 ff9a 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002dee:	f000 ff98 	bl	8003d22 <fsm_handle_event+0x1e96>
//=======================================================================================================================
// Menu - Clock - Set Time & Date (Set Date and Time values/ variables for RTC)
//=======================================================================================================================

            case MENU_SETTIME_HOUR:
            	switch (event) {
 8002df2:	1dfb      	adds	r3, r7, #7
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d100      	bne.n	8002dfc <fsm_handle_event+0xf70>
 8002dfa:	e08c      	b.n	8002f16 <fsm_handle_event+0x108a>
 8002dfc:	dc02      	bgt.n	8002e04 <fsm_handle_event+0xf78>
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d069      	beq.n	8002ed6 <fsm_handle_event+0x104a>
 8002e02:	e0a8      	b.n	8002f56 <fsm_handle_event+0x10ca>
 8002e04:	2b03      	cmp	r3, #3
 8002e06:	d002      	beq.n	8002e0e <fsm_handle_event+0xf82>
 8002e08:	2b04      	cmp	r3, #4
 8002e0a:	d032      	beq.n	8002e72 <fsm_handle_event+0xfe6>
 8002e0c:	e0a3      	b.n	8002f56 <fsm_handle_event+0x10ca>
        			case EV_BUTTON_LT:
        				st7565_clear_buffer(LCD_Buffer);
 8002e0e:	4b76      	ldr	r3, [pc, #472]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002e10:	0018      	movs	r0, r3
 8002e12:	f7fd ff3d 	bl	8000c90 <st7565_clear_buffer>
        				if (set_hour > 0) {
 8002e16:	4b7a      	ldr	r3, [pc, #488]	; (8003000 <fsm_handle_event+0x1174>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d006      	beq.n	8002e2c <fsm_handle_event+0xfa0>
        					set_hour -= 1;
 8002e1e:	4b78      	ldr	r3, [pc, #480]	; (8003000 <fsm_handle_event+0x1174>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	3b01      	subs	r3, #1
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	4b76      	ldr	r3, [pc, #472]	; (8003000 <fsm_handle_event+0x1174>)
 8002e28:	701a      	strb	r2, [r3, #0]
 8002e2a:	e006      	b.n	8002e3a <fsm_handle_event+0xfae>
        				} else if (set_hour == 0) {
 8002e2c:	4b74      	ldr	r3, [pc, #464]	; (8003000 <fsm_handle_event+0x1174>)
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d102      	bne.n	8002e3a <fsm_handle_event+0xfae>
        					set_hour = 23;
 8002e34:	4b72      	ldr	r3, [pc, #456]	; (8003000 <fsm_handle_event+0x1174>)
 8002e36:	2217      	movs	r2, #23
 8002e38:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(1);
 8002e3a:	2001      	movs	r0, #1
 8002e3c:	f7fd fab0 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8002e40:	4b6f      	ldr	r3, [pc, #444]	; (8003000 <fsm_handle_event+0x1174>)
 8002e42:	7819      	ldrb	r1, [r3, #0]
 8002e44:	4b6f      	ldr	r3, [pc, #444]	; (8003004 <fsm_handle_event+0x1178>)
 8002e46:	781c      	ldrb	r4, [r3, #0]
 8002e48:	4b6f      	ldr	r3, [pc, #444]	; (8003008 <fsm_handle_event+0x117c>)
 8002e4a:	781d      	ldrb	r5, [r3, #0]
 8002e4c:	4b6f      	ldr	r3, [pc, #444]	; (800300c <fsm_handle_event+0x1180>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	4a6f      	ldr	r2, [pc, #444]	; (8003010 <fsm_handle_event+0x1184>)
 8002e52:	7812      	ldrb	r2, [r2, #0]
 8002e54:	4864      	ldr	r0, [pc, #400]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002e56:	9201      	str	r2, [sp, #4]
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	002b      	movs	r3, r5
 8002e5c:	0022      	movs	r2, r4
 8002e5e:	f7fe fd73 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 8002e62:	4b61      	ldr	r3, [pc, #388]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002e64:	0018      	movs	r0, r3
 8002e66:	f7fd fdab 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_HOUR;
 8002e6a:	4b64      	ldr	r3, [pc, #400]	; (8002ffc <fsm_handle_event+0x1170>)
 8002e6c:	2217      	movs	r2, #23
 8002e6e:	701a      	strb	r2, [r3, #0]
        				break;
 8002e70:	e076      	b.n	8002f60 <fsm_handle_event+0x10d4>

        			case EV_BUTTON_RT:
        				st7565_clear_buffer(LCD_Buffer);
 8002e72:	4b5d      	ldr	r3, [pc, #372]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002e74:	0018      	movs	r0, r3
 8002e76:	f7fd ff0b 	bl	8000c90 <st7565_clear_buffer>
        				if (set_hour < 23) {
 8002e7a:	4b61      	ldr	r3, [pc, #388]	; (8003000 <fsm_handle_event+0x1174>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b16      	cmp	r3, #22
 8002e80:	d806      	bhi.n	8002e90 <fsm_handle_event+0x1004>
        					set_hour += 1;
 8002e82:	4b5f      	ldr	r3, [pc, #380]	; (8003000 <fsm_handle_event+0x1174>)
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	3301      	adds	r3, #1
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	4b5d      	ldr	r3, [pc, #372]	; (8003000 <fsm_handle_event+0x1174>)
 8002e8c:	701a      	strb	r2, [r3, #0]
 8002e8e:	e006      	b.n	8002e9e <fsm_handle_event+0x1012>
        				} else if (set_hour == 23) {
 8002e90:	4b5b      	ldr	r3, [pc, #364]	; (8003000 <fsm_handle_event+0x1174>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	2b17      	cmp	r3, #23
 8002e96:	d102      	bne.n	8002e9e <fsm_handle_event+0x1012>
        					set_hour = 0;
 8002e98:	4b59      	ldr	r3, [pc, #356]	; (8003000 <fsm_handle_event+0x1174>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(1);
 8002e9e:	2001      	movs	r0, #1
 8002ea0:	f7fd fa7e 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8002ea4:	4b56      	ldr	r3, [pc, #344]	; (8003000 <fsm_handle_event+0x1174>)
 8002ea6:	7819      	ldrb	r1, [r3, #0]
 8002ea8:	4b56      	ldr	r3, [pc, #344]	; (8003004 <fsm_handle_event+0x1178>)
 8002eaa:	781c      	ldrb	r4, [r3, #0]
 8002eac:	4b56      	ldr	r3, [pc, #344]	; (8003008 <fsm_handle_event+0x117c>)
 8002eae:	781d      	ldrb	r5, [r3, #0]
 8002eb0:	4b56      	ldr	r3, [pc, #344]	; (800300c <fsm_handle_event+0x1180>)
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	4a56      	ldr	r2, [pc, #344]	; (8003010 <fsm_handle_event+0x1184>)
 8002eb6:	7812      	ldrb	r2, [r2, #0]
 8002eb8:	484b      	ldr	r0, [pc, #300]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002eba:	9201      	str	r2, [sp, #4]
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	002b      	movs	r3, r5
 8002ec0:	0022      	movs	r2, r4
 8002ec2:	f7fe fd41 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 8002ec6:	4b48      	ldr	r3, [pc, #288]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f7fd fd79 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_HOUR;
 8002ece:	4b4b      	ldr	r3, [pc, #300]	; (8002ffc <fsm_handle_event+0x1170>)
 8002ed0:	2217      	movs	r2, #23
 8002ed2:	701a      	strb	r2, [r3, #0]
        				break;
 8002ed4:	e044      	b.n	8002f60 <fsm_handle_event+0x10d4>

        			case EV_BUTTON_UP:
        				st7565_clear_buffer(LCD_Buffer);
 8002ed6:	4b44      	ldr	r3, [pc, #272]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f7fd fed9 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8002ede:	4b48      	ldr	r3, [pc, #288]	; (8003000 <fsm_handle_event+0x1174>)
 8002ee0:	7819      	ldrb	r1, [r3, #0]
 8002ee2:	4b48      	ldr	r3, [pc, #288]	; (8003004 <fsm_handle_event+0x1178>)
 8002ee4:	781c      	ldrb	r4, [r3, #0]
 8002ee6:	4b48      	ldr	r3, [pc, #288]	; (8003008 <fsm_handle_event+0x117c>)
 8002ee8:	781d      	ldrb	r5, [r3, #0]
 8002eea:	4b48      	ldr	r3, [pc, #288]	; (800300c <fsm_handle_event+0x1180>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	4a48      	ldr	r2, [pc, #288]	; (8003010 <fsm_handle_event+0x1184>)
 8002ef0:	7812      	ldrb	r2, [r2, #0]
 8002ef2:	483d      	ldr	r0, [pc, #244]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002ef4:	9201      	str	r2, [sp, #4]
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	002b      	movs	r3, r5
 8002efa:	0022      	movs	r2, r4
 8002efc:	f7fe fd24 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(6);
 8002f00:	2006      	movs	r0, #6
 8002f02:	f7fd fa4d 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8002f06:	4b38      	ldr	r3, [pc, #224]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f7fd fd59 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_RETURN;
 8002f0e:	4b3b      	ldr	r3, [pc, #236]	; (8002ffc <fsm_handle_event+0x1170>)
 8002f10:	221c      	movs	r2, #28
 8002f12:	701a      	strb	r2, [r3, #0]
        				break;
 8002f14:	e024      	b.n	8002f60 <fsm_handle_event+0x10d4>

        			case EV_BUTTON_DN:
        				st7565_clear_buffer(LCD_Buffer);
 8002f16:	4b34      	ldr	r3, [pc, #208]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7fd feb9 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8002f1e:	4b38      	ldr	r3, [pc, #224]	; (8003000 <fsm_handle_event+0x1174>)
 8002f20:	7819      	ldrb	r1, [r3, #0]
 8002f22:	4b38      	ldr	r3, [pc, #224]	; (8003004 <fsm_handle_event+0x1178>)
 8002f24:	781c      	ldrb	r4, [r3, #0]
 8002f26:	4b38      	ldr	r3, [pc, #224]	; (8003008 <fsm_handle_event+0x117c>)
 8002f28:	781d      	ldrb	r5, [r3, #0]
 8002f2a:	4b38      	ldr	r3, [pc, #224]	; (800300c <fsm_handle_event+0x1180>)
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	4a38      	ldr	r2, [pc, #224]	; (8003010 <fsm_handle_event+0x1184>)
 8002f30:	7812      	ldrb	r2, [r2, #0]
 8002f32:	482d      	ldr	r0, [pc, #180]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002f34:	9201      	str	r2, [sp, #4]
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	002b      	movs	r3, r5
 8002f3a:	0022      	movs	r2, r4
 8002f3c:	f7fe fd04 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(2);
 8002f40:	2002      	movs	r0, #2
 8002f42:	f7fd fa2d 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8002f46:	4b28      	ldr	r3, [pc, #160]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f7fd fd39 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_MINUTE;
 8002f4e:	4b2b      	ldr	r3, [pc, #172]	; (8002ffc <fsm_handle_event+0x1170>)
 8002f50:	2218      	movs	r2, #24
 8002f52:	701a      	strb	r2, [r3, #0]
        				break;
 8002f54:	e004      	b.n	8002f60 <fsm_handle_event+0x10d4>

        			default:
        				state = MENU_SETTIME_HOUR;
 8002f56:	4b29      	ldr	r3, [pc, #164]	; (8002ffc <fsm_handle_event+0x1170>)
 8002f58:	2217      	movs	r2, #23
 8002f5a:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8002f5c:	f000 fee1 	bl	8003d22 <fsm_handle_event+0x1e96>
 8002f60:	f000 fedf 	bl	8003d22 <fsm_handle_event+0x1e96>

            case MENU_SETTIME_MINUTE:
            	switch (event) {
 8002f64:	1dfb      	adds	r3, r7, #7
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d100      	bne.n	8002f6e <fsm_handle_event+0x10e2>
 8002f6c:	e0a4      	b.n	80030b8 <fsm_handle_event+0x122c>
 8002f6e:	dc03      	bgt.n	8002f78 <fsm_handle_event+0x10ec>
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d100      	bne.n	8002f76 <fsm_handle_event+0x10ea>
 8002f74:	e080      	b.n	8003078 <fsm_handle_event+0x11ec>
 8002f76:	e0bf      	b.n	80030f8 <fsm_handle_event+0x126c>
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d002      	beq.n	8002f82 <fsm_handle_event+0x10f6>
 8002f7c:	2b04      	cmp	r3, #4
 8002f7e:	d049      	beq.n	8003014 <fsm_handle_event+0x1188>
 8002f80:	e0ba      	b.n	80030f8 <fsm_handle_event+0x126c>
        			case EV_BUTTON_LT:
        				st7565_clear_buffer(LCD_Buffer);
 8002f82:	4b19      	ldr	r3, [pc, #100]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002f84:	0018      	movs	r0, r3
 8002f86:	f7fd fe83 	bl	8000c90 <st7565_clear_buffer>
        				if (set_min > 0) {
 8002f8a:	4b1e      	ldr	r3, [pc, #120]	; (8003004 <fsm_handle_event+0x1178>)
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d006      	beq.n	8002fa0 <fsm_handle_event+0x1114>
        					set_min -= 1;
 8002f92:	4b1c      	ldr	r3, [pc, #112]	; (8003004 <fsm_handle_event+0x1178>)
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	3b01      	subs	r3, #1
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	4b1a      	ldr	r3, [pc, #104]	; (8003004 <fsm_handle_event+0x1178>)
 8002f9c:	701a      	strb	r2, [r3, #0]
 8002f9e:	e006      	b.n	8002fae <fsm_handle_event+0x1122>
        				} else if (set_min == 0) {
 8002fa0:	4b18      	ldr	r3, [pc, #96]	; (8003004 <fsm_handle_event+0x1178>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d102      	bne.n	8002fae <fsm_handle_event+0x1122>
        					set_min = 59;
 8002fa8:	4b16      	ldr	r3, [pc, #88]	; (8003004 <fsm_handle_event+0x1178>)
 8002faa:	223b      	movs	r2, #59	; 0x3b
 8002fac:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(2);
 8002fae:	2002      	movs	r0, #2
 8002fb0:	f7fd f9f6 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8002fb4:	4b12      	ldr	r3, [pc, #72]	; (8003000 <fsm_handle_event+0x1174>)
 8002fb6:	7819      	ldrb	r1, [r3, #0]
 8002fb8:	4b12      	ldr	r3, [pc, #72]	; (8003004 <fsm_handle_event+0x1178>)
 8002fba:	781c      	ldrb	r4, [r3, #0]
 8002fbc:	4b12      	ldr	r3, [pc, #72]	; (8003008 <fsm_handle_event+0x117c>)
 8002fbe:	781d      	ldrb	r5, [r3, #0]
 8002fc0:	4b12      	ldr	r3, [pc, #72]	; (800300c <fsm_handle_event+0x1180>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	4a12      	ldr	r2, [pc, #72]	; (8003010 <fsm_handle_event+0x1184>)
 8002fc6:	7812      	ldrb	r2, [r2, #0]
 8002fc8:	4807      	ldr	r0, [pc, #28]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002fca:	9201      	str	r2, [sp, #4]
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	002b      	movs	r3, r5
 8002fd0:	0022      	movs	r2, r4
 8002fd2:	f7fe fcb9 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 8002fd6:	4b04      	ldr	r3, [pc, #16]	; (8002fe8 <fsm_handle_event+0x115c>)
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f7fd fcf1 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_MINUTE;
 8002fde:	4b07      	ldr	r3, [pc, #28]	; (8002ffc <fsm_handle_event+0x1170>)
 8002fe0:	2218      	movs	r2, #24
 8002fe2:	701a      	strb	r2, [r3, #0]
        				break;
 8002fe4:	e08d      	b.n	8003102 <fsm_handle_event+0x1276>
 8002fe6:	46c0      	nop			; (mov r8, r8)
 8002fe8:	200000d8 	.word	0x200000d8
 8002fec:	2000000f 	.word	0x2000000f
 8002ff0:	2000000c 	.word	0x2000000c
 8002ff4:	2000000d 	.word	0x2000000d
 8002ff8:	2000000e 	.word	0x2000000e
 8002ffc:	20000040 	.word	0x20000040
 8003000:	2000003c 	.word	0x2000003c
 8003004:	2000003d 	.word	0x2000003d
 8003008:	20000010 	.word	0x20000010
 800300c:	20000011 	.word	0x20000011
 8003010:	20000012 	.word	0x20000012

        			case EV_BUTTON_RT:
        				st7565_clear_buffer(LCD_Buffer);
 8003014:	4bd2      	ldr	r3, [pc, #840]	; (8003360 <fsm_handle_event+0x14d4>)
 8003016:	0018      	movs	r0, r3
 8003018:	f7fd fe3a 	bl	8000c90 <st7565_clear_buffer>
        				if (set_min < 59) {
 800301c:	4bd1      	ldr	r3, [pc, #836]	; (8003364 <fsm_handle_event+0x14d8>)
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	2b3a      	cmp	r3, #58	; 0x3a
 8003022:	d806      	bhi.n	8003032 <fsm_handle_event+0x11a6>
        					set_min += 1;
 8003024:	4bcf      	ldr	r3, [pc, #828]	; (8003364 <fsm_handle_event+0x14d8>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	3301      	adds	r3, #1
 800302a:	b2da      	uxtb	r2, r3
 800302c:	4bcd      	ldr	r3, [pc, #820]	; (8003364 <fsm_handle_event+0x14d8>)
 800302e:	701a      	strb	r2, [r3, #0]
 8003030:	e006      	b.n	8003040 <fsm_handle_event+0x11b4>
        				} else if (set_min == 59) {
 8003032:	4bcc      	ldr	r3, [pc, #816]	; (8003364 <fsm_handle_event+0x14d8>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b3b      	cmp	r3, #59	; 0x3b
 8003038:	d102      	bne.n	8003040 <fsm_handle_event+0x11b4>
        					set_min = 0;
 800303a:	4bca      	ldr	r3, [pc, #808]	; (8003364 <fsm_handle_event+0x14d8>)
 800303c:	2200      	movs	r2, #0
 800303e:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(2);
 8003040:	2002      	movs	r0, #2
 8003042:	f7fd f9ad 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8003046:	4bc8      	ldr	r3, [pc, #800]	; (8003368 <fsm_handle_event+0x14dc>)
 8003048:	7819      	ldrb	r1, [r3, #0]
 800304a:	4bc6      	ldr	r3, [pc, #792]	; (8003364 <fsm_handle_event+0x14d8>)
 800304c:	781c      	ldrb	r4, [r3, #0]
 800304e:	4bc7      	ldr	r3, [pc, #796]	; (800336c <fsm_handle_event+0x14e0>)
 8003050:	781d      	ldrb	r5, [r3, #0]
 8003052:	4bc7      	ldr	r3, [pc, #796]	; (8003370 <fsm_handle_event+0x14e4>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	4ac7      	ldr	r2, [pc, #796]	; (8003374 <fsm_handle_event+0x14e8>)
 8003058:	7812      	ldrb	r2, [r2, #0]
 800305a:	48c1      	ldr	r0, [pc, #772]	; (8003360 <fsm_handle_event+0x14d4>)
 800305c:	9201      	str	r2, [sp, #4]
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	002b      	movs	r3, r5
 8003062:	0022      	movs	r2, r4
 8003064:	f7fe fc70 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 8003068:	4bbd      	ldr	r3, [pc, #756]	; (8003360 <fsm_handle_event+0x14d4>)
 800306a:	0018      	movs	r0, r3
 800306c:	f7fd fca8 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_MINUTE;
 8003070:	4bc1      	ldr	r3, [pc, #772]	; (8003378 <fsm_handle_event+0x14ec>)
 8003072:	2218      	movs	r2, #24
 8003074:	701a      	strb	r2, [r3, #0]
        				break;
 8003076:	e044      	b.n	8003102 <fsm_handle_event+0x1276>

        			case EV_BUTTON_UP:
        				st7565_clear_buffer(LCD_Buffer);
 8003078:	4bb9      	ldr	r3, [pc, #740]	; (8003360 <fsm_handle_event+0x14d4>)
 800307a:	0018      	movs	r0, r3
 800307c:	f7fd fe08 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8003080:	4bb9      	ldr	r3, [pc, #740]	; (8003368 <fsm_handle_event+0x14dc>)
 8003082:	7819      	ldrb	r1, [r3, #0]
 8003084:	4bb7      	ldr	r3, [pc, #732]	; (8003364 <fsm_handle_event+0x14d8>)
 8003086:	781c      	ldrb	r4, [r3, #0]
 8003088:	4bb8      	ldr	r3, [pc, #736]	; (800336c <fsm_handle_event+0x14e0>)
 800308a:	781d      	ldrb	r5, [r3, #0]
 800308c:	4bb8      	ldr	r3, [pc, #736]	; (8003370 <fsm_handle_event+0x14e4>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	4ab8      	ldr	r2, [pc, #736]	; (8003374 <fsm_handle_event+0x14e8>)
 8003092:	7812      	ldrb	r2, [r2, #0]
 8003094:	48b2      	ldr	r0, [pc, #712]	; (8003360 <fsm_handle_event+0x14d4>)
 8003096:	9201      	str	r2, [sp, #4]
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	002b      	movs	r3, r5
 800309c:	0022      	movs	r2, r4
 800309e:	f7fe fc53 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(1);
 80030a2:	2001      	movs	r0, #1
 80030a4:	f7fd f97c 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 80030a8:	4bad      	ldr	r3, [pc, #692]	; (8003360 <fsm_handle_event+0x14d4>)
 80030aa:	0018      	movs	r0, r3
 80030ac:	f7fd fc88 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_HOUR;
 80030b0:	4bb1      	ldr	r3, [pc, #708]	; (8003378 <fsm_handle_event+0x14ec>)
 80030b2:	2217      	movs	r2, #23
 80030b4:	701a      	strb	r2, [r3, #0]
        				break;
 80030b6:	e024      	b.n	8003102 <fsm_handle_event+0x1276>

        			case EV_BUTTON_DN:
        				st7565_clear_buffer(LCD_Buffer);
 80030b8:	4ba9      	ldr	r3, [pc, #676]	; (8003360 <fsm_handle_event+0x14d4>)
 80030ba:	0018      	movs	r0, r3
 80030bc:	f7fd fde8 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80030c0:	4ba9      	ldr	r3, [pc, #676]	; (8003368 <fsm_handle_event+0x14dc>)
 80030c2:	7819      	ldrb	r1, [r3, #0]
 80030c4:	4ba7      	ldr	r3, [pc, #668]	; (8003364 <fsm_handle_event+0x14d8>)
 80030c6:	781c      	ldrb	r4, [r3, #0]
 80030c8:	4ba8      	ldr	r3, [pc, #672]	; (800336c <fsm_handle_event+0x14e0>)
 80030ca:	781d      	ldrb	r5, [r3, #0]
 80030cc:	4ba8      	ldr	r3, [pc, #672]	; (8003370 <fsm_handle_event+0x14e4>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	4aa8      	ldr	r2, [pc, #672]	; (8003374 <fsm_handle_event+0x14e8>)
 80030d2:	7812      	ldrb	r2, [r2, #0]
 80030d4:	48a2      	ldr	r0, [pc, #648]	; (8003360 <fsm_handle_event+0x14d4>)
 80030d6:	9201      	str	r2, [sp, #4]
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	002b      	movs	r3, r5
 80030dc:	0022      	movs	r2, r4
 80030de:	f7fe fc33 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(3);
 80030e2:	2003      	movs	r0, #3
 80030e4:	f7fd f95c 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 80030e8:	4b9d      	ldr	r3, [pc, #628]	; (8003360 <fsm_handle_event+0x14d4>)
 80030ea:	0018      	movs	r0, r3
 80030ec:	f7fd fc68 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_DAY;
 80030f0:	4ba1      	ldr	r3, [pc, #644]	; (8003378 <fsm_handle_event+0x14ec>)
 80030f2:	2219      	movs	r2, #25
 80030f4:	701a      	strb	r2, [r3, #0]
        				break;
 80030f6:	e004      	b.n	8003102 <fsm_handle_event+0x1276>

        			default:
        				state = MENU_SETTIME_MINUTE;
 80030f8:	4b9f      	ldr	r3, [pc, #636]	; (8003378 <fsm_handle_event+0x14ec>)
 80030fa:	2218      	movs	r2, #24
 80030fc:	701a      	strb	r2, [r3, #0]
                }
            	break;
 80030fe:	f000 fe10 	bl	8003d22 <fsm_handle_event+0x1e96>
 8003102:	f000 fe0e 	bl	8003d22 <fsm_handle_event+0x1e96>

            case MENU_SETTIME_DAY:
            	switch (event) {
 8003106:	1dfb      	adds	r3, r7, #7
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	2b02      	cmp	r3, #2
 800310c:	d100      	bne.n	8003110 <fsm_handle_event+0x1284>
 800310e:	e08c      	b.n	800322a <fsm_handle_event+0x139e>
 8003110:	dc02      	bgt.n	8003118 <fsm_handle_event+0x128c>
 8003112:	2b01      	cmp	r3, #1
 8003114:	d069      	beq.n	80031ea <fsm_handle_event+0x135e>
 8003116:	e0a8      	b.n	800326a <fsm_handle_event+0x13de>
 8003118:	2b03      	cmp	r3, #3
 800311a:	d002      	beq.n	8003122 <fsm_handle_event+0x1296>
 800311c:	2b04      	cmp	r3, #4
 800311e:	d032      	beq.n	8003186 <fsm_handle_event+0x12fa>
 8003120:	e0a3      	b.n	800326a <fsm_handle_event+0x13de>
        			case EV_BUTTON_LT:
        				st7565_clear_buffer(LCD_Buffer);
 8003122:	4b8f      	ldr	r3, [pc, #572]	; (8003360 <fsm_handle_event+0x14d4>)
 8003124:	0018      	movs	r0, r3
 8003126:	f7fd fdb3 	bl	8000c90 <st7565_clear_buffer>
        				if (set_day > 1) {
 800312a:	4b90      	ldr	r3, [pc, #576]	; (800336c <fsm_handle_event+0x14e0>)
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	2b01      	cmp	r3, #1
 8003130:	d906      	bls.n	8003140 <fsm_handle_event+0x12b4>
        					set_day -= 1;
 8003132:	4b8e      	ldr	r3, [pc, #568]	; (800336c <fsm_handle_event+0x14e0>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	3b01      	subs	r3, #1
 8003138:	b2da      	uxtb	r2, r3
 800313a:	4b8c      	ldr	r3, [pc, #560]	; (800336c <fsm_handle_event+0x14e0>)
 800313c:	701a      	strb	r2, [r3, #0]
 800313e:	e006      	b.n	800314e <fsm_handle_event+0x12c2>
        				} else if (set_day == 1) {
 8003140:	4b8a      	ldr	r3, [pc, #552]	; (800336c <fsm_handle_event+0x14e0>)
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d102      	bne.n	800314e <fsm_handle_event+0x12c2>
        					set_day = 31;
 8003148:	4b88      	ldr	r3, [pc, #544]	; (800336c <fsm_handle_event+0x14e0>)
 800314a:	221f      	movs	r2, #31
 800314c:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(3);
 800314e:	2003      	movs	r0, #3
 8003150:	f7fd f926 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8003154:	4b84      	ldr	r3, [pc, #528]	; (8003368 <fsm_handle_event+0x14dc>)
 8003156:	7819      	ldrb	r1, [r3, #0]
 8003158:	4b82      	ldr	r3, [pc, #520]	; (8003364 <fsm_handle_event+0x14d8>)
 800315a:	781c      	ldrb	r4, [r3, #0]
 800315c:	4b83      	ldr	r3, [pc, #524]	; (800336c <fsm_handle_event+0x14e0>)
 800315e:	781d      	ldrb	r5, [r3, #0]
 8003160:	4b83      	ldr	r3, [pc, #524]	; (8003370 <fsm_handle_event+0x14e4>)
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	4a83      	ldr	r2, [pc, #524]	; (8003374 <fsm_handle_event+0x14e8>)
 8003166:	7812      	ldrb	r2, [r2, #0]
 8003168:	487d      	ldr	r0, [pc, #500]	; (8003360 <fsm_handle_event+0x14d4>)
 800316a:	9201      	str	r2, [sp, #4]
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	002b      	movs	r3, r5
 8003170:	0022      	movs	r2, r4
 8003172:	f7fe fbe9 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 8003176:	4b7a      	ldr	r3, [pc, #488]	; (8003360 <fsm_handle_event+0x14d4>)
 8003178:	0018      	movs	r0, r3
 800317a:	f7fd fc21 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_DAY;
 800317e:	4b7e      	ldr	r3, [pc, #504]	; (8003378 <fsm_handle_event+0x14ec>)
 8003180:	2219      	movs	r2, #25
 8003182:	701a      	strb	r2, [r3, #0]
        				break;
 8003184:	e076      	b.n	8003274 <fsm_handle_event+0x13e8>

        			case EV_BUTTON_RT:
        				st7565_clear_buffer(LCD_Buffer);
 8003186:	4b76      	ldr	r3, [pc, #472]	; (8003360 <fsm_handle_event+0x14d4>)
 8003188:	0018      	movs	r0, r3
 800318a:	f7fd fd81 	bl	8000c90 <st7565_clear_buffer>
        				if (set_day < 31) {
 800318e:	4b77      	ldr	r3, [pc, #476]	; (800336c <fsm_handle_event+0x14e0>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b1e      	cmp	r3, #30
 8003194:	d806      	bhi.n	80031a4 <fsm_handle_event+0x1318>
        					set_day += 1;
 8003196:	4b75      	ldr	r3, [pc, #468]	; (800336c <fsm_handle_event+0x14e0>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	3301      	adds	r3, #1
 800319c:	b2da      	uxtb	r2, r3
 800319e:	4b73      	ldr	r3, [pc, #460]	; (800336c <fsm_handle_event+0x14e0>)
 80031a0:	701a      	strb	r2, [r3, #0]
 80031a2:	e006      	b.n	80031b2 <fsm_handle_event+0x1326>
        				} else if (set_min == 31) {
 80031a4:	4b6f      	ldr	r3, [pc, #444]	; (8003364 <fsm_handle_event+0x14d8>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b1f      	cmp	r3, #31
 80031aa:	d102      	bne.n	80031b2 <fsm_handle_event+0x1326>
        					set_day = 1;
 80031ac:	4b6f      	ldr	r3, [pc, #444]	; (800336c <fsm_handle_event+0x14e0>)
 80031ae:	2201      	movs	r2, #1
 80031b0:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(3);
 80031b2:	2003      	movs	r0, #3
 80031b4:	f7fd f8f4 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80031b8:	4b6b      	ldr	r3, [pc, #428]	; (8003368 <fsm_handle_event+0x14dc>)
 80031ba:	7819      	ldrb	r1, [r3, #0]
 80031bc:	4b69      	ldr	r3, [pc, #420]	; (8003364 <fsm_handle_event+0x14d8>)
 80031be:	781c      	ldrb	r4, [r3, #0]
 80031c0:	4b6a      	ldr	r3, [pc, #424]	; (800336c <fsm_handle_event+0x14e0>)
 80031c2:	781d      	ldrb	r5, [r3, #0]
 80031c4:	4b6a      	ldr	r3, [pc, #424]	; (8003370 <fsm_handle_event+0x14e4>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	4a6a      	ldr	r2, [pc, #424]	; (8003374 <fsm_handle_event+0x14e8>)
 80031ca:	7812      	ldrb	r2, [r2, #0]
 80031cc:	4864      	ldr	r0, [pc, #400]	; (8003360 <fsm_handle_event+0x14d4>)
 80031ce:	9201      	str	r2, [sp, #4]
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	002b      	movs	r3, r5
 80031d4:	0022      	movs	r2, r4
 80031d6:	f7fe fbb7 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 80031da:	4b61      	ldr	r3, [pc, #388]	; (8003360 <fsm_handle_event+0x14d4>)
 80031dc:	0018      	movs	r0, r3
 80031de:	f7fd fbef 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_DAY;
 80031e2:	4b65      	ldr	r3, [pc, #404]	; (8003378 <fsm_handle_event+0x14ec>)
 80031e4:	2219      	movs	r2, #25
 80031e6:	701a      	strb	r2, [r3, #0]
        				break;
 80031e8:	e044      	b.n	8003274 <fsm_handle_event+0x13e8>

        			case EV_BUTTON_UP:
        				st7565_clear_buffer(LCD_Buffer);
 80031ea:	4b5d      	ldr	r3, [pc, #372]	; (8003360 <fsm_handle_event+0x14d4>)
 80031ec:	0018      	movs	r0, r3
 80031ee:	f7fd fd4f 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80031f2:	4b5d      	ldr	r3, [pc, #372]	; (8003368 <fsm_handle_event+0x14dc>)
 80031f4:	7819      	ldrb	r1, [r3, #0]
 80031f6:	4b5b      	ldr	r3, [pc, #364]	; (8003364 <fsm_handle_event+0x14d8>)
 80031f8:	781c      	ldrb	r4, [r3, #0]
 80031fa:	4b5c      	ldr	r3, [pc, #368]	; (800336c <fsm_handle_event+0x14e0>)
 80031fc:	781d      	ldrb	r5, [r3, #0]
 80031fe:	4b5c      	ldr	r3, [pc, #368]	; (8003370 <fsm_handle_event+0x14e4>)
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	4a5c      	ldr	r2, [pc, #368]	; (8003374 <fsm_handle_event+0x14e8>)
 8003204:	7812      	ldrb	r2, [r2, #0]
 8003206:	4856      	ldr	r0, [pc, #344]	; (8003360 <fsm_handle_event+0x14d4>)
 8003208:	9201      	str	r2, [sp, #4]
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	002b      	movs	r3, r5
 800320e:	0022      	movs	r2, r4
 8003210:	f7fe fb9a 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(2);
 8003214:	2002      	movs	r0, #2
 8003216:	f7fd f8c3 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 800321a:	4b51      	ldr	r3, [pc, #324]	; (8003360 <fsm_handle_event+0x14d4>)
 800321c:	0018      	movs	r0, r3
 800321e:	f7fd fbcf 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_MINUTE;
 8003222:	4b55      	ldr	r3, [pc, #340]	; (8003378 <fsm_handle_event+0x14ec>)
 8003224:	2218      	movs	r2, #24
 8003226:	701a      	strb	r2, [r3, #0]
        				break;
 8003228:	e024      	b.n	8003274 <fsm_handle_event+0x13e8>

        			case EV_BUTTON_DN:
        				st7565_clear_buffer(LCD_Buffer);
 800322a:	4b4d      	ldr	r3, [pc, #308]	; (8003360 <fsm_handle_event+0x14d4>)
 800322c:	0018      	movs	r0, r3
 800322e:	f7fd fd2f 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8003232:	4b4d      	ldr	r3, [pc, #308]	; (8003368 <fsm_handle_event+0x14dc>)
 8003234:	7819      	ldrb	r1, [r3, #0]
 8003236:	4b4b      	ldr	r3, [pc, #300]	; (8003364 <fsm_handle_event+0x14d8>)
 8003238:	781c      	ldrb	r4, [r3, #0]
 800323a:	4b4c      	ldr	r3, [pc, #304]	; (800336c <fsm_handle_event+0x14e0>)
 800323c:	781d      	ldrb	r5, [r3, #0]
 800323e:	4b4c      	ldr	r3, [pc, #304]	; (8003370 <fsm_handle_event+0x14e4>)
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	4a4c      	ldr	r2, [pc, #304]	; (8003374 <fsm_handle_event+0x14e8>)
 8003244:	7812      	ldrb	r2, [r2, #0]
 8003246:	4846      	ldr	r0, [pc, #280]	; (8003360 <fsm_handle_event+0x14d4>)
 8003248:	9201      	str	r2, [sp, #4]
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	002b      	movs	r3, r5
 800324e:	0022      	movs	r2, r4
 8003250:	f7fe fb7a 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(4);
 8003254:	2004      	movs	r0, #4
 8003256:	f7fd f8a3 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 800325a:	4b41      	ldr	r3, [pc, #260]	; (8003360 <fsm_handle_event+0x14d4>)
 800325c:	0018      	movs	r0, r3
 800325e:	f7fd fbaf 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_MONTH;
 8003262:	4b45      	ldr	r3, [pc, #276]	; (8003378 <fsm_handle_event+0x14ec>)
 8003264:	221a      	movs	r2, #26
 8003266:	701a      	strb	r2, [r3, #0]
        				break;
 8003268:	e004      	b.n	8003274 <fsm_handle_event+0x13e8>

        			default:
        				state = MENU_SETTIME_DAY;
 800326a:	4b43      	ldr	r3, [pc, #268]	; (8003378 <fsm_handle_event+0x14ec>)
 800326c:	2219      	movs	r2, #25
 800326e:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003270:	f000 fd57 	bl	8003d22 <fsm_handle_event+0x1e96>
 8003274:	f000 fd55 	bl	8003d22 <fsm_handle_event+0x1e96>

            case MENU_SETTIME_MONTH:
            	switch (event) {
 8003278:	1dfb      	adds	r3, r7, #7
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b02      	cmp	r3, #2
 800327e:	d100      	bne.n	8003282 <fsm_handle_event+0x13f6>
 8003280:	e09c      	b.n	80033bc <fsm_handle_event+0x1530>
 8003282:	dc03      	bgt.n	800328c <fsm_handle_event+0x1400>
 8003284:	2b01      	cmp	r3, #1
 8003286:	d100      	bne.n	800328a <fsm_handle_event+0x13fe>
 8003288:	e078      	b.n	800337c <fsm_handle_event+0x14f0>
 800328a:	e0b7      	b.n	80033fc <fsm_handle_event+0x1570>
 800328c:	2b03      	cmp	r3, #3
 800328e:	d002      	beq.n	8003296 <fsm_handle_event+0x140a>
 8003290:	2b04      	cmp	r3, #4
 8003292:	d032      	beq.n	80032fa <fsm_handle_event+0x146e>
 8003294:	e0b2      	b.n	80033fc <fsm_handle_event+0x1570>
        			case EV_BUTTON_LT:
        				st7565_clear_buffer(LCD_Buffer);
 8003296:	4b32      	ldr	r3, [pc, #200]	; (8003360 <fsm_handle_event+0x14d4>)
 8003298:	0018      	movs	r0, r3
 800329a:	f7fd fcf9 	bl	8000c90 <st7565_clear_buffer>
        				if (set_mon > 1) {
 800329e:	4b34      	ldr	r3, [pc, #208]	; (8003370 <fsm_handle_event+0x14e4>)
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d906      	bls.n	80032b4 <fsm_handle_event+0x1428>
        					set_mon -= 1;
 80032a6:	4b32      	ldr	r3, [pc, #200]	; (8003370 <fsm_handle_event+0x14e4>)
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	b2da      	uxtb	r2, r3
 80032ae:	4b30      	ldr	r3, [pc, #192]	; (8003370 <fsm_handle_event+0x14e4>)
 80032b0:	701a      	strb	r2, [r3, #0]
 80032b2:	e006      	b.n	80032c2 <fsm_handle_event+0x1436>
        				} else if (set_mon == 1) {
 80032b4:	4b2e      	ldr	r3, [pc, #184]	; (8003370 <fsm_handle_event+0x14e4>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d102      	bne.n	80032c2 <fsm_handle_event+0x1436>
        					set_mon = 12;
 80032bc:	4b2c      	ldr	r3, [pc, #176]	; (8003370 <fsm_handle_event+0x14e4>)
 80032be:	220c      	movs	r2, #12
 80032c0:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(4);
 80032c2:	2004      	movs	r0, #4
 80032c4:	f7fd f86c 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80032c8:	4b27      	ldr	r3, [pc, #156]	; (8003368 <fsm_handle_event+0x14dc>)
 80032ca:	7819      	ldrb	r1, [r3, #0]
 80032cc:	4b25      	ldr	r3, [pc, #148]	; (8003364 <fsm_handle_event+0x14d8>)
 80032ce:	781c      	ldrb	r4, [r3, #0]
 80032d0:	4b26      	ldr	r3, [pc, #152]	; (800336c <fsm_handle_event+0x14e0>)
 80032d2:	781d      	ldrb	r5, [r3, #0]
 80032d4:	4b26      	ldr	r3, [pc, #152]	; (8003370 <fsm_handle_event+0x14e4>)
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	4a26      	ldr	r2, [pc, #152]	; (8003374 <fsm_handle_event+0x14e8>)
 80032da:	7812      	ldrb	r2, [r2, #0]
 80032dc:	4820      	ldr	r0, [pc, #128]	; (8003360 <fsm_handle_event+0x14d4>)
 80032de:	9201      	str	r2, [sp, #4]
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	002b      	movs	r3, r5
 80032e4:	0022      	movs	r2, r4
 80032e6:	f7fe fb2f 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 80032ea:	4b1d      	ldr	r3, [pc, #116]	; (8003360 <fsm_handle_event+0x14d4>)
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7fd fb67 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_MONTH;
 80032f2:	4b21      	ldr	r3, [pc, #132]	; (8003378 <fsm_handle_event+0x14ec>)
 80032f4:	221a      	movs	r2, #26
 80032f6:	701a      	strb	r2, [r3, #0]
        				break;
 80032f8:	e085      	b.n	8003406 <fsm_handle_event+0x157a>

        			case EV_BUTTON_RT:
        				st7565_clear_buffer(LCD_Buffer);
 80032fa:	4b19      	ldr	r3, [pc, #100]	; (8003360 <fsm_handle_event+0x14d4>)
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7fd fcc7 	bl	8000c90 <st7565_clear_buffer>
        				if (set_mon < 12) {
 8003302:	4b1b      	ldr	r3, [pc, #108]	; (8003370 <fsm_handle_event+0x14e4>)
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2b0b      	cmp	r3, #11
 8003308:	d806      	bhi.n	8003318 <fsm_handle_event+0x148c>
        					set_mon += 1;
 800330a:	4b19      	ldr	r3, [pc, #100]	; (8003370 <fsm_handle_event+0x14e4>)
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	3301      	adds	r3, #1
 8003310:	b2da      	uxtb	r2, r3
 8003312:	4b17      	ldr	r3, [pc, #92]	; (8003370 <fsm_handle_event+0x14e4>)
 8003314:	701a      	strb	r2, [r3, #0]
 8003316:	e006      	b.n	8003326 <fsm_handle_event+0x149a>
        				} else if (set_min == 12) {
 8003318:	4b12      	ldr	r3, [pc, #72]	; (8003364 <fsm_handle_event+0x14d8>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	2b0c      	cmp	r3, #12
 800331e:	d102      	bne.n	8003326 <fsm_handle_event+0x149a>
        					set_mon = 1;
 8003320:	4b13      	ldr	r3, [pc, #76]	; (8003370 <fsm_handle_event+0x14e4>)
 8003322:	2201      	movs	r2, #1
 8003324:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(4);
 8003326:	2004      	movs	r0, #4
 8003328:	f7fd f83a 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 800332c:	4b0e      	ldr	r3, [pc, #56]	; (8003368 <fsm_handle_event+0x14dc>)
 800332e:	7819      	ldrb	r1, [r3, #0]
 8003330:	4b0c      	ldr	r3, [pc, #48]	; (8003364 <fsm_handle_event+0x14d8>)
 8003332:	781c      	ldrb	r4, [r3, #0]
 8003334:	4b0d      	ldr	r3, [pc, #52]	; (800336c <fsm_handle_event+0x14e0>)
 8003336:	781d      	ldrb	r5, [r3, #0]
 8003338:	4b0d      	ldr	r3, [pc, #52]	; (8003370 <fsm_handle_event+0x14e4>)
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	4a0d      	ldr	r2, [pc, #52]	; (8003374 <fsm_handle_event+0x14e8>)
 800333e:	7812      	ldrb	r2, [r2, #0]
 8003340:	4807      	ldr	r0, [pc, #28]	; (8003360 <fsm_handle_event+0x14d4>)
 8003342:	9201      	str	r2, [sp, #4]
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	002b      	movs	r3, r5
 8003348:	0022      	movs	r2, r4
 800334a:	f7fe fafd 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 800334e:	4b04      	ldr	r3, [pc, #16]	; (8003360 <fsm_handle_event+0x14d4>)
 8003350:	0018      	movs	r0, r3
 8003352:	f7fd fb35 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_MONTH;
 8003356:	4b08      	ldr	r3, [pc, #32]	; (8003378 <fsm_handle_event+0x14ec>)
 8003358:	221a      	movs	r2, #26
 800335a:	701a      	strb	r2, [r3, #0]
        				break;
 800335c:	e053      	b.n	8003406 <fsm_handle_event+0x157a>
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	200000d8 	.word	0x200000d8
 8003364:	2000003d 	.word	0x2000003d
 8003368:	2000003c 	.word	0x2000003c
 800336c:	20000010 	.word	0x20000010
 8003370:	20000011 	.word	0x20000011
 8003374:	20000012 	.word	0x20000012
 8003378:	20000040 	.word	0x20000040

        			case EV_BUTTON_UP:
        				st7565_clear_buffer(LCD_Buffer);
 800337c:	4bda      	ldr	r3, [pc, #872]	; (80036e8 <fsm_handle_event+0x185c>)
 800337e:	0018      	movs	r0, r3
 8003380:	f7fd fc86 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8003384:	4bd9      	ldr	r3, [pc, #868]	; (80036ec <fsm_handle_event+0x1860>)
 8003386:	7819      	ldrb	r1, [r3, #0]
 8003388:	4bd9      	ldr	r3, [pc, #868]	; (80036f0 <fsm_handle_event+0x1864>)
 800338a:	781c      	ldrb	r4, [r3, #0]
 800338c:	4bd9      	ldr	r3, [pc, #868]	; (80036f4 <fsm_handle_event+0x1868>)
 800338e:	781d      	ldrb	r5, [r3, #0]
 8003390:	4bd9      	ldr	r3, [pc, #868]	; (80036f8 <fsm_handle_event+0x186c>)
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	4ad9      	ldr	r2, [pc, #868]	; (80036fc <fsm_handle_event+0x1870>)
 8003396:	7812      	ldrb	r2, [r2, #0]
 8003398:	48d3      	ldr	r0, [pc, #844]	; (80036e8 <fsm_handle_event+0x185c>)
 800339a:	9201      	str	r2, [sp, #4]
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	002b      	movs	r3, r5
 80033a0:	0022      	movs	r2, r4
 80033a2:	f7fe fad1 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(3);
 80033a6:	2003      	movs	r0, #3
 80033a8:	f7fc fffa 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 80033ac:	4bce      	ldr	r3, [pc, #824]	; (80036e8 <fsm_handle_event+0x185c>)
 80033ae:	0018      	movs	r0, r3
 80033b0:	f7fd fb06 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_DAY;
 80033b4:	4bd2      	ldr	r3, [pc, #840]	; (8003700 <fsm_handle_event+0x1874>)
 80033b6:	2219      	movs	r2, #25
 80033b8:	701a      	strb	r2, [r3, #0]
        				break;
 80033ba:	e024      	b.n	8003406 <fsm_handle_event+0x157a>

        			case EV_BUTTON_DN:
        				st7565_clear_buffer(LCD_Buffer);
 80033bc:	4bca      	ldr	r3, [pc, #808]	; (80036e8 <fsm_handle_event+0x185c>)
 80033be:	0018      	movs	r0, r3
 80033c0:	f7fd fc66 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80033c4:	4bc9      	ldr	r3, [pc, #804]	; (80036ec <fsm_handle_event+0x1860>)
 80033c6:	7819      	ldrb	r1, [r3, #0]
 80033c8:	4bc9      	ldr	r3, [pc, #804]	; (80036f0 <fsm_handle_event+0x1864>)
 80033ca:	781c      	ldrb	r4, [r3, #0]
 80033cc:	4bc9      	ldr	r3, [pc, #804]	; (80036f4 <fsm_handle_event+0x1868>)
 80033ce:	781d      	ldrb	r5, [r3, #0]
 80033d0:	4bc9      	ldr	r3, [pc, #804]	; (80036f8 <fsm_handle_event+0x186c>)
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	4ac9      	ldr	r2, [pc, #804]	; (80036fc <fsm_handle_event+0x1870>)
 80033d6:	7812      	ldrb	r2, [r2, #0]
 80033d8:	48c3      	ldr	r0, [pc, #780]	; (80036e8 <fsm_handle_event+0x185c>)
 80033da:	9201      	str	r2, [sp, #4]
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	002b      	movs	r3, r5
 80033e0:	0022      	movs	r2, r4
 80033e2:	f7fe fab1 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(5);
 80033e6:	2005      	movs	r0, #5
 80033e8:	f7fc ffda 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 80033ec:	4bbe      	ldr	r3, [pc, #760]	; (80036e8 <fsm_handle_event+0x185c>)
 80033ee:	0018      	movs	r0, r3
 80033f0:	f7fd fae6 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_YEAR;
 80033f4:	4bc2      	ldr	r3, [pc, #776]	; (8003700 <fsm_handle_event+0x1874>)
 80033f6:	221b      	movs	r2, #27
 80033f8:	701a      	strb	r2, [r3, #0]
        				break;
 80033fa:	e004      	b.n	8003406 <fsm_handle_event+0x157a>

        			default:
        				state = MENU_SETTIME_MONTH;
 80033fc:	4bc0      	ldr	r3, [pc, #768]	; (8003700 <fsm_handle_event+0x1874>)
 80033fe:	221a      	movs	r2, #26
 8003400:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003402:	f000 fc8e 	bl	8003d22 <fsm_handle_event+0x1e96>
 8003406:	f000 fc8c 	bl	8003d22 <fsm_handle_event+0x1e96>


            case MENU_SETTIME_YEAR:
            	switch (event) {
 800340a:	1dfb      	adds	r3, r7, #7
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b02      	cmp	r3, #2
 8003410:	d100      	bne.n	8003414 <fsm_handle_event+0x1588>
 8003412:	e080      	b.n	8003516 <fsm_handle_event+0x168a>
 8003414:	dc02      	bgt.n	800341c <fsm_handle_event+0x1590>
 8003416:	2b01      	cmp	r3, #1
 8003418:	d05d      	beq.n	80034d6 <fsm_handle_event+0x164a>
 800341a:	e09c      	b.n	8003556 <fsm_handle_event+0x16ca>
 800341c:	2b03      	cmp	r3, #3
 800341e:	d002      	beq.n	8003426 <fsm_handle_event+0x159a>
 8003420:	2b04      	cmp	r3, #4
 8003422:	d032      	beq.n	800348a <fsm_handle_event+0x15fe>
 8003424:	e097      	b.n	8003556 <fsm_handle_event+0x16ca>
        			case EV_BUTTON_LT:
        				st7565_clear_buffer(LCD_Buffer);
 8003426:	4bb0      	ldr	r3, [pc, #704]	; (80036e8 <fsm_handle_event+0x185c>)
 8003428:	0018      	movs	r0, r3
 800342a:	f7fd fc31 	bl	8000c90 <st7565_clear_buffer>
        				if (set_year > 10) {
 800342e:	4bb3      	ldr	r3, [pc, #716]	; (80036fc <fsm_handle_event+0x1870>)
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b0a      	cmp	r3, #10
 8003434:	d906      	bls.n	8003444 <fsm_handle_event+0x15b8>
        					set_year -= 1;
 8003436:	4bb1      	ldr	r3, [pc, #708]	; (80036fc <fsm_handle_event+0x1870>)
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	3b01      	subs	r3, #1
 800343c:	b2da      	uxtb	r2, r3
 800343e:	4baf      	ldr	r3, [pc, #700]	; (80036fc <fsm_handle_event+0x1870>)
 8003440:	701a      	strb	r2, [r3, #0]
 8003442:	e006      	b.n	8003452 <fsm_handle_event+0x15c6>
        				} else if (set_year == 10) {
 8003444:	4bad      	ldr	r3, [pc, #692]	; (80036fc <fsm_handle_event+0x1870>)
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	2b0a      	cmp	r3, #10
 800344a:	d102      	bne.n	8003452 <fsm_handle_event+0x15c6>
        					set_year = 99;
 800344c:	4bab      	ldr	r3, [pc, #684]	; (80036fc <fsm_handle_event+0x1870>)
 800344e:	2263      	movs	r2, #99	; 0x63
 8003450:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(5);
 8003452:	2005      	movs	r0, #5
 8003454:	f7fc ffa4 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 8003458:	4ba4      	ldr	r3, [pc, #656]	; (80036ec <fsm_handle_event+0x1860>)
 800345a:	7819      	ldrb	r1, [r3, #0]
 800345c:	4ba4      	ldr	r3, [pc, #656]	; (80036f0 <fsm_handle_event+0x1864>)
 800345e:	781c      	ldrb	r4, [r3, #0]
 8003460:	4ba4      	ldr	r3, [pc, #656]	; (80036f4 <fsm_handle_event+0x1868>)
 8003462:	781d      	ldrb	r5, [r3, #0]
 8003464:	4ba4      	ldr	r3, [pc, #656]	; (80036f8 <fsm_handle_event+0x186c>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	4aa4      	ldr	r2, [pc, #656]	; (80036fc <fsm_handle_event+0x1870>)
 800346a:	7812      	ldrb	r2, [r2, #0]
 800346c:	489e      	ldr	r0, [pc, #632]	; (80036e8 <fsm_handle_event+0x185c>)
 800346e:	9201      	str	r2, [sp, #4]
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	002b      	movs	r3, r5
 8003474:	0022      	movs	r2, r4
 8003476:	f7fe fa67 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 800347a:	4b9b      	ldr	r3, [pc, #620]	; (80036e8 <fsm_handle_event+0x185c>)
 800347c:	0018      	movs	r0, r3
 800347e:	f7fd fa9f 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_YEAR;
 8003482:	4b9f      	ldr	r3, [pc, #636]	; (8003700 <fsm_handle_event+0x1874>)
 8003484:	221b      	movs	r2, #27
 8003486:	701a      	strb	r2, [r3, #0]
        				break;
 8003488:	e06a      	b.n	8003560 <fsm_handle_event+0x16d4>

        			case EV_BUTTON_RT:
        				st7565_clear_buffer(LCD_Buffer);
 800348a:	4b97      	ldr	r3, [pc, #604]	; (80036e8 <fsm_handle_event+0x185c>)
 800348c:	0018      	movs	r0, r3
 800348e:	f7fd fbff 	bl	8000c90 <st7565_clear_buffer>
        				if (set_year < 2100) {
        					set_year += 1;
 8003492:	4b9a      	ldr	r3, [pc, #616]	; (80036fc <fsm_handle_event+0x1870>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	3301      	adds	r3, #1
 8003498:	b2da      	uxtb	r2, r3
 800349a:	4b98      	ldr	r3, [pc, #608]	; (80036fc <fsm_handle_event+0x1870>)
 800349c:	701a      	strb	r2, [r3, #0]
        				} else if (set_year == 2100) {
        					set_year = 2010;
        				}
        				ah_draw_cursor(5);
 800349e:	2005      	movs	r0, #5
 80034a0:	f7fc ff7e 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80034a4:	4b91      	ldr	r3, [pc, #580]	; (80036ec <fsm_handle_event+0x1860>)
 80034a6:	7819      	ldrb	r1, [r3, #0]
 80034a8:	4b91      	ldr	r3, [pc, #580]	; (80036f0 <fsm_handle_event+0x1864>)
 80034aa:	781c      	ldrb	r4, [r3, #0]
 80034ac:	4b91      	ldr	r3, [pc, #580]	; (80036f4 <fsm_handle_event+0x1868>)
 80034ae:	781d      	ldrb	r5, [r3, #0]
 80034b0:	4b91      	ldr	r3, [pc, #580]	; (80036f8 <fsm_handle_event+0x186c>)
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	4a91      	ldr	r2, [pc, #580]	; (80036fc <fsm_handle_event+0x1870>)
 80034b6:	7812      	ldrb	r2, [r2, #0]
 80034b8:	488b      	ldr	r0, [pc, #556]	; (80036e8 <fsm_handle_event+0x185c>)
 80034ba:	9201      	str	r2, [sp, #4]
 80034bc:	9300      	str	r3, [sp, #0]
 80034be:	002b      	movs	r3, r5
 80034c0:	0022      	movs	r2, r4
 80034c2:	f7fe fa41 	bl	8001948 <st7565_drawmenu_settime>
        				st7565_write_buffer(LCD_Buffer);
 80034c6:	4b88      	ldr	r3, [pc, #544]	; (80036e8 <fsm_handle_event+0x185c>)
 80034c8:	0018      	movs	r0, r3
 80034ca:	f7fd fa79 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_YEAR;
 80034ce:	4b8c      	ldr	r3, [pc, #560]	; (8003700 <fsm_handle_event+0x1874>)
 80034d0:	221b      	movs	r2, #27
 80034d2:	701a      	strb	r2, [r3, #0]
        				break;
 80034d4:	e044      	b.n	8003560 <fsm_handle_event+0x16d4>

        			case EV_BUTTON_UP:
        				st7565_clear_buffer(LCD_Buffer);
 80034d6:	4b84      	ldr	r3, [pc, #528]	; (80036e8 <fsm_handle_event+0x185c>)
 80034d8:	0018      	movs	r0, r3
 80034da:	f7fd fbd9 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80034de:	4b83      	ldr	r3, [pc, #524]	; (80036ec <fsm_handle_event+0x1860>)
 80034e0:	7819      	ldrb	r1, [r3, #0]
 80034e2:	4b83      	ldr	r3, [pc, #524]	; (80036f0 <fsm_handle_event+0x1864>)
 80034e4:	781c      	ldrb	r4, [r3, #0]
 80034e6:	4b83      	ldr	r3, [pc, #524]	; (80036f4 <fsm_handle_event+0x1868>)
 80034e8:	781d      	ldrb	r5, [r3, #0]
 80034ea:	4b83      	ldr	r3, [pc, #524]	; (80036f8 <fsm_handle_event+0x186c>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	4a83      	ldr	r2, [pc, #524]	; (80036fc <fsm_handle_event+0x1870>)
 80034f0:	7812      	ldrb	r2, [r2, #0]
 80034f2:	487d      	ldr	r0, [pc, #500]	; (80036e8 <fsm_handle_event+0x185c>)
 80034f4:	9201      	str	r2, [sp, #4]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	002b      	movs	r3, r5
 80034fa:	0022      	movs	r2, r4
 80034fc:	f7fe fa24 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(4);
 8003500:	2004      	movs	r0, #4
 8003502:	f7fc ff4d 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8003506:	4b78      	ldr	r3, [pc, #480]	; (80036e8 <fsm_handle_event+0x185c>)
 8003508:	0018      	movs	r0, r3
 800350a:	f7fd fa59 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_MONTH;
 800350e:	4b7c      	ldr	r3, [pc, #496]	; (8003700 <fsm_handle_event+0x1874>)
 8003510:	221a      	movs	r2, #26
 8003512:	701a      	strb	r2, [r3, #0]
        				break;
 8003514:	e024      	b.n	8003560 <fsm_handle_event+0x16d4>

        			case EV_BUTTON_DN:
        				st7565_clear_buffer(LCD_Buffer);
 8003516:	4b74      	ldr	r3, [pc, #464]	; (80036e8 <fsm_handle_event+0x185c>)
 8003518:	0018      	movs	r0, r3
 800351a:	f7fd fbb9 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 800351e:	4b73      	ldr	r3, [pc, #460]	; (80036ec <fsm_handle_event+0x1860>)
 8003520:	7819      	ldrb	r1, [r3, #0]
 8003522:	4b73      	ldr	r3, [pc, #460]	; (80036f0 <fsm_handle_event+0x1864>)
 8003524:	781c      	ldrb	r4, [r3, #0]
 8003526:	4b73      	ldr	r3, [pc, #460]	; (80036f4 <fsm_handle_event+0x1868>)
 8003528:	781d      	ldrb	r5, [r3, #0]
 800352a:	4b73      	ldr	r3, [pc, #460]	; (80036f8 <fsm_handle_event+0x186c>)
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	4a73      	ldr	r2, [pc, #460]	; (80036fc <fsm_handle_event+0x1870>)
 8003530:	7812      	ldrb	r2, [r2, #0]
 8003532:	486d      	ldr	r0, [pc, #436]	; (80036e8 <fsm_handle_event+0x185c>)
 8003534:	9201      	str	r2, [sp, #4]
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	002b      	movs	r3, r5
 800353a:	0022      	movs	r2, r4
 800353c:	f7fe fa04 	bl	8001948 <st7565_drawmenu_settime>
        				ah_draw_cursor(6);
 8003540:	2006      	movs	r0, #6
 8003542:	f7fc ff2d 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8003546:	4b68      	ldr	r3, [pc, #416]	; (80036e8 <fsm_handle_event+0x185c>)
 8003548:	0018      	movs	r0, r3
 800354a:	f7fd fa39 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_SETTIME_RETURN;
 800354e:	4b6c      	ldr	r3, [pc, #432]	; (8003700 <fsm_handle_event+0x1874>)
 8003550:	221c      	movs	r2, #28
 8003552:	701a      	strb	r2, [r3, #0]
        				break;
 8003554:	e004      	b.n	8003560 <fsm_handle_event+0x16d4>

        			default:
        				state = MENU_SETTIME_YEAR;
 8003556:	4b6a      	ldr	r3, [pc, #424]	; (8003700 <fsm_handle_event+0x1874>)
 8003558:	221b      	movs	r2, #27
 800355a:	701a      	strb	r2, [r3, #0]
                }
            	break;
 800355c:	f000 fbe1 	bl	8003d22 <fsm_handle_event+0x1e96>
 8003560:	f000 fbdf 	bl	8003d22 <fsm_handle_event+0x1e96>


            case MENU_SETTIME_RETURN:
            	switch (event) {
 8003564:	1dfb      	adds	r3, r7, #7
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	2b02      	cmp	r3, #2
 800356a:	d036      	beq.n	80035da <fsm_handle_event+0x174e>
 800356c:	2b05      	cmp	r3, #5
 800356e:	d002      	beq.n	8003576 <fsm_handle_event+0x16ea>
 8003570:	2b01      	cmp	r3, #1
 8003572:	d012      	beq.n	800359a <fsm_handle_event+0x170e>
 8003574:	e051      	b.n	800361a <fsm_handle_event+0x178e>
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 8003576:	4b5c      	ldr	r3, [pc, #368]	; (80036e8 <fsm_handle_event+0x185c>)
 8003578:	0018      	movs	r0, r3
 800357a:	f7fd fb89 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(clock);
 800357e:	2001      	movs	r0, #1
 8003580:	f7fc ff22 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(1);
 8003584:	2001      	movs	r0, #1
 8003586:	f7fc ff0b 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 800358a:	4b57      	ldr	r3, [pc, #348]	; (80036e8 <fsm_handle_event+0x185c>)
 800358c:	0018      	movs	r0, r3
 800358e:	f7fd fa17 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_CLOCK_TIME;
 8003592:	4b5b      	ldr	r3, [pc, #364]	; (8003700 <fsm_handle_event+0x1874>)
 8003594:	2206      	movs	r2, #6
 8003596:	701a      	strb	r2, [r3, #0]
        			break;
 8003598:	e044      	b.n	8003624 <fsm_handle_event+0x1798>
        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 800359a:	4b53      	ldr	r3, [pc, #332]	; (80036e8 <fsm_handle_event+0x185c>)
 800359c:	0018      	movs	r0, r3
 800359e:	f7fd fb77 	bl	8000c90 <st7565_clear_buffer>
    				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80035a2:	4b52      	ldr	r3, [pc, #328]	; (80036ec <fsm_handle_event+0x1860>)
 80035a4:	7819      	ldrb	r1, [r3, #0]
 80035a6:	4b52      	ldr	r3, [pc, #328]	; (80036f0 <fsm_handle_event+0x1864>)
 80035a8:	781c      	ldrb	r4, [r3, #0]
 80035aa:	4b52      	ldr	r3, [pc, #328]	; (80036f4 <fsm_handle_event+0x1868>)
 80035ac:	781d      	ldrb	r5, [r3, #0]
 80035ae:	4b52      	ldr	r3, [pc, #328]	; (80036f8 <fsm_handle_event+0x186c>)
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	4a52      	ldr	r2, [pc, #328]	; (80036fc <fsm_handle_event+0x1870>)
 80035b4:	7812      	ldrb	r2, [r2, #0]
 80035b6:	484c      	ldr	r0, [pc, #304]	; (80036e8 <fsm_handle_event+0x185c>)
 80035b8:	9201      	str	r2, [sp, #4]
 80035ba:	9300      	str	r3, [sp, #0]
 80035bc:	002b      	movs	r3, r5
 80035be:	0022      	movs	r2, r4
 80035c0:	f7fe f9c2 	bl	8001948 <st7565_drawmenu_settime>
    				ah_draw_cursor(5);
 80035c4:	2005      	movs	r0, #5
 80035c6:	f7fc feeb 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 80035ca:	4b47      	ldr	r3, [pc, #284]	; (80036e8 <fsm_handle_event+0x185c>)
 80035cc:	0018      	movs	r0, r3
 80035ce:	f7fd f9f7 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_SETTIME_YEAR;
 80035d2:	4b4b      	ldr	r3, [pc, #300]	; (8003700 <fsm_handle_event+0x1874>)
 80035d4:	221b      	movs	r2, #27
 80035d6:	701a      	strb	r2, [r3, #0]
        			break;
 80035d8:	e024      	b.n	8003624 <fsm_handle_event+0x1798>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 80035da:	4b43      	ldr	r3, [pc, #268]	; (80036e8 <fsm_handle_event+0x185c>)
 80035dc:	0018      	movs	r0, r3
 80035de:	f7fd fb57 	bl	8000c90 <st7565_clear_buffer>
    				st7565_drawmenu_settime(LCD_Buffer, set_hour, set_min, set_day, set_mon, set_year);
 80035e2:	4b42      	ldr	r3, [pc, #264]	; (80036ec <fsm_handle_event+0x1860>)
 80035e4:	7819      	ldrb	r1, [r3, #0]
 80035e6:	4b42      	ldr	r3, [pc, #264]	; (80036f0 <fsm_handle_event+0x1864>)
 80035e8:	781c      	ldrb	r4, [r3, #0]
 80035ea:	4b42      	ldr	r3, [pc, #264]	; (80036f4 <fsm_handle_event+0x1868>)
 80035ec:	781d      	ldrb	r5, [r3, #0]
 80035ee:	4b42      	ldr	r3, [pc, #264]	; (80036f8 <fsm_handle_event+0x186c>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	4a42      	ldr	r2, [pc, #264]	; (80036fc <fsm_handle_event+0x1870>)
 80035f4:	7812      	ldrb	r2, [r2, #0]
 80035f6:	483c      	ldr	r0, [pc, #240]	; (80036e8 <fsm_handle_event+0x185c>)
 80035f8:	9201      	str	r2, [sp, #4]
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	002b      	movs	r3, r5
 80035fe:	0022      	movs	r2, r4
 8003600:	f7fe f9a2 	bl	8001948 <st7565_drawmenu_settime>
    				ah_draw_cursor(1);
 8003604:	2001      	movs	r0, #1
 8003606:	f7fc fecb 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 800360a:	4b37      	ldr	r3, [pc, #220]	; (80036e8 <fsm_handle_event+0x185c>)
 800360c:	0018      	movs	r0, r3
 800360e:	f7fd f9d7 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_SETTIME_HOUR;
 8003612:	4b3b      	ldr	r3, [pc, #236]	; (8003700 <fsm_handle_event+0x1874>)
 8003614:	2217      	movs	r2, #23
 8003616:	701a      	strb	r2, [r3, #0]
        			break;
 8003618:	e004      	b.n	8003624 <fsm_handle_event+0x1798>

                default:
                	state = MENU_SETTIME_RETURN;
 800361a:	4b39      	ldr	r3, [pc, #228]	; (8003700 <fsm_handle_event+0x1874>)
 800361c:	221c      	movs	r2, #28
 800361e:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003620:	f000 fb7f 	bl	8003d22 <fsm_handle_event+0x1e96>
 8003624:	f000 fb7d 	bl	8003d22 <fsm_handle_event+0x1e96>
//=======================================================================================================================
// Menu - Clock - Alarm   (Set Alarm Time)
//=======================================================================================================================

            case MENU_ALARM_HOUR:
            	switch (event) {
 8003628:	1dfb      	adds	r3, r7, #7
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b02      	cmp	r3, #2
 800362e:	d100      	bne.n	8003632 <fsm_handle_event+0x17a6>
 8003630:	e083      	b.n	800373a <fsm_handle_event+0x18ae>
 8003632:	dc02      	bgt.n	800363a <fsm_handle_event+0x17ae>
 8003634:	2b01      	cmp	r3, #1
 8003636:	d069      	beq.n	800370c <fsm_handle_event+0x1880>
 8003638:	e096      	b.n	8003768 <fsm_handle_event+0x18dc>
 800363a:	2b03      	cmp	r3, #3
 800363c:	d002      	beq.n	8003644 <fsm_handle_event+0x17b8>
 800363e:	2b04      	cmp	r3, #4
 8003640:	d029      	beq.n	8003696 <fsm_handle_event+0x180a>
 8003642:	e091      	b.n	8003768 <fsm_handle_event+0x18dc>
        			case EV_BUTTON_LT:
        				st7565_clear_buffer(LCD_Buffer);
 8003644:	4b28      	ldr	r3, [pc, #160]	; (80036e8 <fsm_handle_event+0x185c>)
 8003646:	0018      	movs	r0, r3
 8003648:	f7fd fb22 	bl	8000c90 <st7565_clear_buffer>
        				if (set_al_hr > 0) {
 800364c:	4b2d      	ldr	r3, [pc, #180]	; (8003704 <fsm_handle_event+0x1878>)
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d006      	beq.n	8003662 <fsm_handle_event+0x17d6>
        					set_al_hr -= 1;
 8003654:	4b2b      	ldr	r3, [pc, #172]	; (8003704 <fsm_handle_event+0x1878>)
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	3b01      	subs	r3, #1
 800365a:	b2da      	uxtb	r2, r3
 800365c:	4b29      	ldr	r3, [pc, #164]	; (8003704 <fsm_handle_event+0x1878>)
 800365e:	701a      	strb	r2, [r3, #0]
 8003660:	e006      	b.n	8003670 <fsm_handle_event+0x17e4>
        				} else if (set_al_hr == 0) {
 8003662:	4b28      	ldr	r3, [pc, #160]	; (8003704 <fsm_handle_event+0x1878>)
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d102      	bne.n	8003670 <fsm_handle_event+0x17e4>
        					set_al_hr = 23;
 800366a:	4b26      	ldr	r3, [pc, #152]	; (8003704 <fsm_handle_event+0x1878>)
 800366c:	2217      	movs	r2, #23
 800366e:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(1);
 8003670:	2001      	movs	r0, #1
 8003672:	f7fc fe95 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 8003676:	4b23      	ldr	r3, [pc, #140]	; (8003704 <fsm_handle_event+0x1878>)
 8003678:	7819      	ldrb	r1, [r3, #0]
 800367a:	4b23      	ldr	r3, [pc, #140]	; (8003708 <fsm_handle_event+0x187c>)
 800367c:	781a      	ldrb	r2, [r3, #0]
 800367e:	4b1a      	ldr	r3, [pc, #104]	; (80036e8 <fsm_handle_event+0x185c>)
 8003680:	0018      	movs	r0, r3
 8003682:	f7fe fa05 	bl	8001a90 <st7565_drawmenu_setalarm>
        				st7565_write_buffer(LCD_Buffer);
 8003686:	4b18      	ldr	r3, [pc, #96]	; (80036e8 <fsm_handle_event+0x185c>)
 8003688:	0018      	movs	r0, r3
 800368a:	f7fd f999 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_ALARM_HOUR;
 800368e:	4b1c      	ldr	r3, [pc, #112]	; (8003700 <fsm_handle_event+0x1874>)
 8003690:	221d      	movs	r2, #29
 8003692:	701a      	strb	r2, [r3, #0]
        				break;
 8003694:	e06c      	b.n	8003770 <fsm_handle_event+0x18e4>

        			case EV_BUTTON_RT:
        				st7565_clear_buffer(LCD_Buffer);
 8003696:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <fsm_handle_event+0x185c>)
 8003698:	0018      	movs	r0, r3
 800369a:	f7fd faf9 	bl	8000c90 <st7565_clear_buffer>
        				if (set_al_hr < 23) {
 800369e:	4b19      	ldr	r3, [pc, #100]	; (8003704 <fsm_handle_event+0x1878>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b16      	cmp	r3, #22
 80036a4:	d806      	bhi.n	80036b4 <fsm_handle_event+0x1828>
        					set_al_hr += 1;
 80036a6:	4b17      	ldr	r3, [pc, #92]	; (8003704 <fsm_handle_event+0x1878>)
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	3301      	adds	r3, #1
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	4b15      	ldr	r3, [pc, #84]	; (8003704 <fsm_handle_event+0x1878>)
 80036b0:	701a      	strb	r2, [r3, #0]
 80036b2:	e006      	b.n	80036c2 <fsm_handle_event+0x1836>
        				} else if (set_al_hr == 23) {
 80036b4:	4b13      	ldr	r3, [pc, #76]	; (8003704 <fsm_handle_event+0x1878>)
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b17      	cmp	r3, #23
 80036ba:	d102      	bne.n	80036c2 <fsm_handle_event+0x1836>
        					set_al_hr = 0;
 80036bc:	4b11      	ldr	r3, [pc, #68]	; (8003704 <fsm_handle_event+0x1878>)
 80036be:	2200      	movs	r2, #0
 80036c0:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(1);
 80036c2:	2001      	movs	r0, #1
 80036c4:	f7fc fe6c 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 80036c8:	4b0e      	ldr	r3, [pc, #56]	; (8003704 <fsm_handle_event+0x1878>)
 80036ca:	7819      	ldrb	r1, [r3, #0]
 80036cc:	4b0e      	ldr	r3, [pc, #56]	; (8003708 <fsm_handle_event+0x187c>)
 80036ce:	781a      	ldrb	r2, [r3, #0]
 80036d0:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <fsm_handle_event+0x185c>)
 80036d2:	0018      	movs	r0, r3
 80036d4:	f7fe f9dc 	bl	8001a90 <st7565_drawmenu_setalarm>
        				st7565_write_buffer(LCD_Buffer);
 80036d8:	4b03      	ldr	r3, [pc, #12]	; (80036e8 <fsm_handle_event+0x185c>)
 80036da:	0018      	movs	r0, r3
 80036dc:	f7fd f970 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_ALARM_HOUR;
 80036e0:	4b07      	ldr	r3, [pc, #28]	; (8003700 <fsm_handle_event+0x1874>)
 80036e2:	221d      	movs	r2, #29
 80036e4:	701a      	strb	r2, [r3, #0]
        				break;
 80036e6:	e043      	b.n	8003770 <fsm_handle_event+0x18e4>
 80036e8:	200000d8 	.word	0x200000d8
 80036ec:	2000003c 	.word	0x2000003c
 80036f0:	2000003d 	.word	0x2000003d
 80036f4:	20000010 	.word	0x20000010
 80036f8:	20000011 	.word	0x20000011
 80036fc:	20000012 	.word	0x20000012
 8003700:	20000040 	.word	0x20000040
 8003704:	2000003e 	.word	0x2000003e
 8003708:	2000003f 	.word	0x2000003f

        			case EV_BUTTON_UP:
        				st7565_clear_buffer(LCD_Buffer);
 800370c:	4bd5      	ldr	r3, [pc, #852]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800370e:	0018      	movs	r0, r3
 8003710:	f7fd fabe 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 8003714:	4bd4      	ldr	r3, [pc, #848]	; (8003a68 <fsm_handle_event+0x1bdc>)
 8003716:	7819      	ldrb	r1, [r3, #0]
 8003718:	4bd4      	ldr	r3, [pc, #848]	; (8003a6c <fsm_handle_event+0x1be0>)
 800371a:	781a      	ldrb	r2, [r3, #0]
 800371c:	4bd1      	ldr	r3, [pc, #836]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800371e:	0018      	movs	r0, r3
 8003720:	f7fe f9b6 	bl	8001a90 <st7565_drawmenu_setalarm>
        				ah_draw_cursor(3);
 8003724:	2003      	movs	r0, #3
 8003726:	f7fc fe3b 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 800372a:	4bce      	ldr	r3, [pc, #824]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800372c:	0018      	movs	r0, r3
 800372e:	f7fd f947 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_ALARM_RETURN;
 8003732:	4bcf      	ldr	r3, [pc, #828]	; (8003a70 <fsm_handle_event+0x1be4>)
 8003734:	221f      	movs	r2, #31
 8003736:	701a      	strb	r2, [r3, #0]
        				break;
 8003738:	e01a      	b.n	8003770 <fsm_handle_event+0x18e4>

        			case EV_BUTTON_DN:
        				st7565_clear_buffer(LCD_Buffer);
 800373a:	4bca      	ldr	r3, [pc, #808]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800373c:	0018      	movs	r0, r3
 800373e:	f7fd faa7 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 8003742:	4bc9      	ldr	r3, [pc, #804]	; (8003a68 <fsm_handle_event+0x1bdc>)
 8003744:	7819      	ldrb	r1, [r3, #0]
 8003746:	4bc9      	ldr	r3, [pc, #804]	; (8003a6c <fsm_handle_event+0x1be0>)
 8003748:	781a      	ldrb	r2, [r3, #0]
 800374a:	4bc6      	ldr	r3, [pc, #792]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800374c:	0018      	movs	r0, r3
 800374e:	f7fe f99f 	bl	8001a90 <st7565_drawmenu_setalarm>
        				ah_draw_cursor(2);
 8003752:	2002      	movs	r0, #2
 8003754:	f7fc fe24 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8003758:	4bc2      	ldr	r3, [pc, #776]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800375a:	0018      	movs	r0, r3
 800375c:	f7fd f930 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_ALARM_MINUTE;
 8003760:	4bc3      	ldr	r3, [pc, #780]	; (8003a70 <fsm_handle_event+0x1be4>)
 8003762:	221e      	movs	r2, #30
 8003764:	701a      	strb	r2, [r3, #0]
        				break;
 8003766:	e003      	b.n	8003770 <fsm_handle_event+0x18e4>

        			default:
        				state = MENU_ALARM_HOUR;
 8003768:	4bc1      	ldr	r3, [pc, #772]	; (8003a70 <fsm_handle_event+0x1be4>)
 800376a:	221d      	movs	r2, #29
 800376c:	701a      	strb	r2, [r3, #0]
                }
            	break;
 800376e:	e2d8      	b.n	8003d22 <fsm_handle_event+0x1e96>
 8003770:	e2d7      	b.n	8003d22 <fsm_handle_event+0x1e96>

            case MENU_ALARM_MINUTE:
            	switch (event) {
 8003772:	1dfb      	adds	r3, r7, #7
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b02      	cmp	r3, #2
 8003778:	d100      	bne.n	800377c <fsm_handle_event+0x18f0>
 800377a:	e071      	b.n	8003860 <fsm_handle_event+0x19d4>
 800377c:	dc02      	bgt.n	8003784 <fsm_handle_event+0x18f8>
 800377e:	2b01      	cmp	r3, #1
 8003780:	d057      	beq.n	8003832 <fsm_handle_event+0x19a6>
 8003782:	e084      	b.n	800388e <fsm_handle_event+0x1a02>
 8003784:	2b03      	cmp	r3, #3
 8003786:	d002      	beq.n	800378e <fsm_handle_event+0x1902>
 8003788:	2b04      	cmp	r3, #4
 800378a:	d029      	beq.n	80037e0 <fsm_handle_event+0x1954>
 800378c:	e07f      	b.n	800388e <fsm_handle_event+0x1a02>
        			case EV_BUTTON_LT:
        				st7565_clear_buffer(LCD_Buffer);
 800378e:	4bb5      	ldr	r3, [pc, #724]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003790:	0018      	movs	r0, r3
 8003792:	f7fd fa7d 	bl	8000c90 <st7565_clear_buffer>
        				if (set_al_min > 0) {
 8003796:	4bb5      	ldr	r3, [pc, #724]	; (8003a6c <fsm_handle_event+0x1be0>)
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d006      	beq.n	80037ac <fsm_handle_event+0x1920>
        					set_al_min -= 1;
 800379e:	4bb3      	ldr	r3, [pc, #716]	; (8003a6c <fsm_handle_event+0x1be0>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	4bb1      	ldr	r3, [pc, #708]	; (8003a6c <fsm_handle_event+0x1be0>)
 80037a8:	701a      	strb	r2, [r3, #0]
 80037aa:	e006      	b.n	80037ba <fsm_handle_event+0x192e>
        				} else if (set_al_min == 0) {
 80037ac:	4baf      	ldr	r3, [pc, #700]	; (8003a6c <fsm_handle_event+0x1be0>)
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d102      	bne.n	80037ba <fsm_handle_event+0x192e>
        					set_al_min = 59;
 80037b4:	4bad      	ldr	r3, [pc, #692]	; (8003a6c <fsm_handle_event+0x1be0>)
 80037b6:	223b      	movs	r2, #59	; 0x3b
 80037b8:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(2);
 80037ba:	2002      	movs	r0, #2
 80037bc:	f7fc fdf0 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 80037c0:	4ba9      	ldr	r3, [pc, #676]	; (8003a68 <fsm_handle_event+0x1bdc>)
 80037c2:	7819      	ldrb	r1, [r3, #0]
 80037c4:	4ba9      	ldr	r3, [pc, #676]	; (8003a6c <fsm_handle_event+0x1be0>)
 80037c6:	781a      	ldrb	r2, [r3, #0]
 80037c8:	4ba6      	ldr	r3, [pc, #664]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80037ca:	0018      	movs	r0, r3
 80037cc:	f7fe f960 	bl	8001a90 <st7565_drawmenu_setalarm>
        				st7565_write_buffer(LCD_Buffer);
 80037d0:	4ba4      	ldr	r3, [pc, #656]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80037d2:	0018      	movs	r0, r3
 80037d4:	f7fd f8f4 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_ALARM_MINUTE;
 80037d8:	4ba5      	ldr	r3, [pc, #660]	; (8003a70 <fsm_handle_event+0x1be4>)
 80037da:	221e      	movs	r2, #30
 80037dc:	701a      	strb	r2, [r3, #0]
        				break;
 80037de:	e05a      	b.n	8003896 <fsm_handle_event+0x1a0a>

        			case EV_BUTTON_RT:
        				st7565_clear_buffer(LCD_Buffer);
 80037e0:	4ba0      	ldr	r3, [pc, #640]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80037e2:	0018      	movs	r0, r3
 80037e4:	f7fd fa54 	bl	8000c90 <st7565_clear_buffer>
        				if (set_al_min < 59) {
 80037e8:	4ba0      	ldr	r3, [pc, #640]	; (8003a6c <fsm_handle_event+0x1be0>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b3a      	cmp	r3, #58	; 0x3a
 80037ee:	d806      	bhi.n	80037fe <fsm_handle_event+0x1972>
        					set_al_min += 1;
 80037f0:	4b9e      	ldr	r3, [pc, #632]	; (8003a6c <fsm_handle_event+0x1be0>)
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	3301      	adds	r3, #1
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	4b9c      	ldr	r3, [pc, #624]	; (8003a6c <fsm_handle_event+0x1be0>)
 80037fa:	701a      	strb	r2, [r3, #0]
 80037fc:	e006      	b.n	800380c <fsm_handle_event+0x1980>
        				} else if (set_al_min == 59) {
 80037fe:	4b9b      	ldr	r3, [pc, #620]	; (8003a6c <fsm_handle_event+0x1be0>)
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	2b3b      	cmp	r3, #59	; 0x3b
 8003804:	d102      	bne.n	800380c <fsm_handle_event+0x1980>
        					set_al_min = 0;
 8003806:	4b99      	ldr	r3, [pc, #612]	; (8003a6c <fsm_handle_event+0x1be0>)
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]
        				}
        				ah_draw_cursor(2);
 800380c:	2002      	movs	r0, #2
 800380e:	f7fc fdc7 	bl	80003a0 <ah_draw_cursor>
        				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 8003812:	4b95      	ldr	r3, [pc, #596]	; (8003a68 <fsm_handle_event+0x1bdc>)
 8003814:	7819      	ldrb	r1, [r3, #0]
 8003816:	4b95      	ldr	r3, [pc, #596]	; (8003a6c <fsm_handle_event+0x1be0>)
 8003818:	781a      	ldrb	r2, [r3, #0]
 800381a:	4b92      	ldr	r3, [pc, #584]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800381c:	0018      	movs	r0, r3
 800381e:	f7fe f937 	bl	8001a90 <st7565_drawmenu_setalarm>
        				st7565_write_buffer(LCD_Buffer);
 8003822:	4b90      	ldr	r3, [pc, #576]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003824:	0018      	movs	r0, r3
 8003826:	f7fd f8cb 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_ALARM_MINUTE;
 800382a:	4b91      	ldr	r3, [pc, #580]	; (8003a70 <fsm_handle_event+0x1be4>)
 800382c:	221e      	movs	r2, #30
 800382e:	701a      	strb	r2, [r3, #0]
        				break;
 8003830:	e031      	b.n	8003896 <fsm_handle_event+0x1a0a>

        			case EV_BUTTON_UP:
        				st7565_clear_buffer(LCD_Buffer);
 8003832:	4b8c      	ldr	r3, [pc, #560]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003834:	0018      	movs	r0, r3
 8003836:	f7fd fa2b 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 800383a:	4b8b      	ldr	r3, [pc, #556]	; (8003a68 <fsm_handle_event+0x1bdc>)
 800383c:	7819      	ldrb	r1, [r3, #0]
 800383e:	4b8b      	ldr	r3, [pc, #556]	; (8003a6c <fsm_handle_event+0x1be0>)
 8003840:	781a      	ldrb	r2, [r3, #0]
 8003842:	4b88      	ldr	r3, [pc, #544]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003844:	0018      	movs	r0, r3
 8003846:	f7fe f923 	bl	8001a90 <st7565_drawmenu_setalarm>
        				ah_draw_cursor(1);
 800384a:	2001      	movs	r0, #1
 800384c:	f7fc fda8 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 8003850:	4b84      	ldr	r3, [pc, #528]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003852:	0018      	movs	r0, r3
 8003854:	f7fd f8b4 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_ALARM_HOUR;
 8003858:	4b85      	ldr	r3, [pc, #532]	; (8003a70 <fsm_handle_event+0x1be4>)
 800385a:	221d      	movs	r2, #29
 800385c:	701a      	strb	r2, [r3, #0]
        				break;
 800385e:	e01a      	b.n	8003896 <fsm_handle_event+0x1a0a>

        			case EV_BUTTON_DN:
        				st7565_clear_buffer(LCD_Buffer);
 8003860:	4b80      	ldr	r3, [pc, #512]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003862:	0018      	movs	r0, r3
 8003864:	f7fd fa14 	bl	8000c90 <st7565_clear_buffer>
        				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 8003868:	4b7f      	ldr	r3, [pc, #508]	; (8003a68 <fsm_handle_event+0x1bdc>)
 800386a:	7819      	ldrb	r1, [r3, #0]
 800386c:	4b7f      	ldr	r3, [pc, #508]	; (8003a6c <fsm_handle_event+0x1be0>)
 800386e:	781a      	ldrb	r2, [r3, #0]
 8003870:	4b7c      	ldr	r3, [pc, #496]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003872:	0018      	movs	r0, r3
 8003874:	f7fe f90c 	bl	8001a90 <st7565_drawmenu_setalarm>
        				ah_draw_cursor(3);
 8003878:	2003      	movs	r0, #3
 800387a:	f7fc fd91 	bl	80003a0 <ah_draw_cursor>
        				st7565_write_buffer(LCD_Buffer);
 800387e:	4b79      	ldr	r3, [pc, #484]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003880:	0018      	movs	r0, r3
 8003882:	f7fd f89d 	bl	80009c0 <st7565_write_buffer>
        				state = MENU_ALARM_RETURN;
 8003886:	4b7a      	ldr	r3, [pc, #488]	; (8003a70 <fsm_handle_event+0x1be4>)
 8003888:	221f      	movs	r2, #31
 800388a:	701a      	strb	r2, [r3, #0]
        				break;
 800388c:	e003      	b.n	8003896 <fsm_handle_event+0x1a0a>

        			default:
        				state = MENU_ALARM_MINUTE;
 800388e:	4b78      	ldr	r3, [pc, #480]	; (8003a70 <fsm_handle_event+0x1be4>)
 8003890:	221e      	movs	r2, #30
 8003892:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003894:	e245      	b.n	8003d22 <fsm_handle_event+0x1e96>
 8003896:	e244      	b.n	8003d22 <fsm_handle_event+0x1e96>

            case MENU_ALARM_RETURN:
            	switch (event) {
 8003898:	1dfb      	adds	r3, r7, #7
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	2b02      	cmp	r3, #2
 800389e:	d02d      	beq.n	80038fc <fsm_handle_event+0x1a70>
 80038a0:	2b05      	cmp	r3, #5
 80038a2:	d002      	beq.n	80038aa <fsm_handle_event+0x1a1e>
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d012      	beq.n	80038ce <fsm_handle_event+0x1a42>
 80038a8:	e03f      	b.n	800392a <fsm_handle_event+0x1a9e>
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 80038aa:	4b6e      	ldr	r3, [pc, #440]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80038ac:	0018      	movs	r0, r3
 80038ae:	f7fd f9ef 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(clock);
 80038b2:	2001      	movs	r0, #1
 80038b4:	f7fc fd88 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(1);
 80038b8:	2001      	movs	r0, #1
 80038ba:	f7fc fd71 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 80038be:	4b69      	ldr	r3, [pc, #420]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80038c0:	0018      	movs	r0, r3
 80038c2:	f7fd f87d 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_CLOCK_TIME;
 80038c6:	4b6a      	ldr	r3, [pc, #424]	; (8003a70 <fsm_handle_event+0x1be4>)
 80038c8:	2206      	movs	r2, #6
 80038ca:	701a      	strb	r2, [r3, #0]
        			break;
 80038cc:	e031      	b.n	8003932 <fsm_handle_event+0x1aa6>

        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 80038ce:	4b65      	ldr	r3, [pc, #404]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80038d0:	0018      	movs	r0, r3
 80038d2:	f7fd f9dd 	bl	8000c90 <st7565_clear_buffer>
    				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 80038d6:	4b64      	ldr	r3, [pc, #400]	; (8003a68 <fsm_handle_event+0x1bdc>)
 80038d8:	7819      	ldrb	r1, [r3, #0]
 80038da:	4b64      	ldr	r3, [pc, #400]	; (8003a6c <fsm_handle_event+0x1be0>)
 80038dc:	781a      	ldrb	r2, [r3, #0]
 80038de:	4b61      	ldr	r3, [pc, #388]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80038e0:	0018      	movs	r0, r3
 80038e2:	f7fe f8d5 	bl	8001a90 <st7565_drawmenu_setalarm>
    				ah_draw_cursor(2);
 80038e6:	2002      	movs	r0, #2
 80038e8:	f7fc fd5a 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 80038ec:	4b5d      	ldr	r3, [pc, #372]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80038ee:	0018      	movs	r0, r3
 80038f0:	f7fd f866 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_ALARM_MINUTE;
 80038f4:	4b5e      	ldr	r3, [pc, #376]	; (8003a70 <fsm_handle_event+0x1be4>)
 80038f6:	221e      	movs	r2, #30
 80038f8:	701a      	strb	r2, [r3, #0]
        			break;
 80038fa:	e01a      	b.n	8003932 <fsm_handle_event+0x1aa6>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 80038fc:	4b59      	ldr	r3, [pc, #356]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80038fe:	0018      	movs	r0, r3
 8003900:	f7fd f9c6 	bl	8000c90 <st7565_clear_buffer>
    				st7565_drawmenu_setalarm(LCD_Buffer, set_al_hr, set_al_min);
 8003904:	4b58      	ldr	r3, [pc, #352]	; (8003a68 <fsm_handle_event+0x1bdc>)
 8003906:	7819      	ldrb	r1, [r3, #0]
 8003908:	4b58      	ldr	r3, [pc, #352]	; (8003a6c <fsm_handle_event+0x1be0>)
 800390a:	781a      	ldrb	r2, [r3, #0]
 800390c:	4b55      	ldr	r3, [pc, #340]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800390e:	0018      	movs	r0, r3
 8003910:	f7fe f8be 	bl	8001a90 <st7565_drawmenu_setalarm>
    				ah_draw_cursor(1);
 8003914:	2001      	movs	r0, #1
 8003916:	f7fc fd43 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 800391a:	4b52      	ldr	r3, [pc, #328]	; (8003a64 <fsm_handle_event+0x1bd8>)
 800391c:	0018      	movs	r0, r3
 800391e:	f7fd f84f 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_ALARM_HOUR;
 8003922:	4b53      	ldr	r3, [pc, #332]	; (8003a70 <fsm_handle_event+0x1be4>)
 8003924:	221d      	movs	r2, #29
 8003926:	701a      	strb	r2, [r3, #0]
        			break;
 8003928:	e003      	b.n	8003932 <fsm_handle_event+0x1aa6>

                default:
                	state = MENU_ALARM_RETURN;
 800392a:	4b51      	ldr	r3, [pc, #324]	; (8003a70 <fsm_handle_event+0x1be4>)
 800392c:	221f      	movs	r2, #31
 800392e:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003930:	e1f7      	b.n	8003d22 <fsm_handle_event+0x1e96>
 8003932:	e1f6      	b.n	8003d22 <fsm_handle_event+0x1e96>
//=======================================================================================================================
// Menu - Moodlight - Colors (Choose Color presets)
//=======================================================================================================================

            case MENU_COLORS_WHITE:
            	switch (event) {
 8003934:	1dfb      	adds	r3, r7, #7
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b02      	cmp	r3, #2
 800393a:	d02b      	beq.n	8003994 <fsm_handle_event+0x1b08>
 800393c:	2b05      	cmp	r3, #5
 800393e:	d002      	beq.n	8003946 <fsm_handle_event+0x1aba>
 8003940:	2b01      	cmp	r3, #1
 8003942:	d015      	beq.n	8003970 <fsm_handle_event+0x1ae4>
 8003944:	e038      	b.n	80039b8 <fsm_handle_event+0x1b2c>
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 8003946:	4b47      	ldr	r3, [pc, #284]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003948:	0018      	movs	r0, r3
 800394a:	f7fd f9a1 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 800394e:	2005      	movs	r0, #5
 8003950:	f7fc fd3a 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(1);
 8003954:	2001      	movs	r0, #1
 8003956:	f7fc fd23 	bl	80003a0 <ah_draw_cursor>
        			ah_setcolor(white);
 800395a:	2000      	movs	r0, #0
 800395c:	f7fc fd48 	bl	80003f0 <ah_setcolor>
        			st7565_write_buffer(LCD_Buffer);
 8003960:	4b40      	ldr	r3, [pc, #256]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003962:	0018      	movs	r0, r3
 8003964:	f7fd f82c 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_WHITE;
 8003968:	4b41      	ldr	r3, [pc, #260]	; (8003a70 <fsm_handle_event+0x1be4>)
 800396a:	2220      	movs	r2, #32
 800396c:	701a      	strb	r2, [r3, #0]
        			break;
 800396e:	e027      	b.n	80039c0 <fsm_handle_event+0x1b34>

        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 8003970:	4b3c      	ldr	r3, [pc, #240]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003972:	0018      	movs	r0, r3
 8003974:	f7fd f98c 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003978:	2005      	movs	r0, #5
 800397a:	f7fc fd25 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(7);
 800397e:	2007      	movs	r0, #7
 8003980:	f7fc fd0e 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003984:	4b37      	ldr	r3, [pc, #220]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003986:	0018      	movs	r0, r3
 8003988:	f7fd f81a 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_RETURN;
 800398c:	4b38      	ldr	r3, [pc, #224]	; (8003a70 <fsm_handle_event+0x1be4>)
 800398e:	2226      	movs	r2, #38	; 0x26
 8003990:	701a      	strb	r2, [r3, #0]
        			break;
 8003992:	e015      	b.n	80039c0 <fsm_handle_event+0x1b34>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 8003994:	4b33      	ldr	r3, [pc, #204]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003996:	0018      	movs	r0, r3
 8003998:	f7fd f97a 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 800399c:	2005      	movs	r0, #5
 800399e:	f7fc fd13 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(2);
 80039a2:	2002      	movs	r0, #2
 80039a4:	f7fc fcfc 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 80039a8:	4b2e      	ldr	r3, [pc, #184]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80039aa:	0018      	movs	r0, r3
 80039ac:	f7fd f808 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_RED;
 80039b0:	4b2f      	ldr	r3, [pc, #188]	; (8003a70 <fsm_handle_event+0x1be4>)
 80039b2:	2221      	movs	r2, #33	; 0x21
 80039b4:	701a      	strb	r2, [r3, #0]
        			break;
 80039b6:	e003      	b.n	80039c0 <fsm_handle_event+0x1b34>

                default:
                	state = MENU_COLORS_WHITE;
 80039b8:	4b2d      	ldr	r3, [pc, #180]	; (8003a70 <fsm_handle_event+0x1be4>)
 80039ba:	2220      	movs	r2, #32
 80039bc:	701a      	strb	r2, [r3, #0]
                }
            	break;
 80039be:	e1b0      	b.n	8003d22 <fsm_handle_event+0x1e96>
 80039c0:	e1af      	b.n	8003d22 <fsm_handle_event+0x1e96>


            case MENU_COLORS_RED:
            	switch (event) {
 80039c2:	1dfb      	adds	r3, r7, #7
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d02b      	beq.n	8003a22 <fsm_handle_event+0x1b96>
 80039ca:	2b05      	cmp	r3, #5
 80039cc:	d002      	beq.n	80039d4 <fsm_handle_event+0x1b48>
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d015      	beq.n	80039fe <fsm_handle_event+0x1b72>
 80039d2:	e038      	b.n	8003a46 <fsm_handle_event+0x1bba>
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 80039d4:	4b23      	ldr	r3, [pc, #140]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80039d6:	0018      	movs	r0, r3
 80039d8:	f7fd f95a 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 80039dc:	2005      	movs	r0, #5
 80039de:	f7fc fcf3 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(2);
 80039e2:	2002      	movs	r0, #2
 80039e4:	f7fc fcdc 	bl	80003a0 <ah_draw_cursor>
        			ah_setcolor(red);
 80039e8:	2001      	movs	r0, #1
 80039ea:	f7fc fd01 	bl	80003f0 <ah_setcolor>
        			st7565_write_buffer(LCD_Buffer);
 80039ee:	4b1d      	ldr	r3, [pc, #116]	; (8003a64 <fsm_handle_event+0x1bd8>)
 80039f0:	0018      	movs	r0, r3
 80039f2:	f7fc ffe5 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_RED;
 80039f6:	4b1e      	ldr	r3, [pc, #120]	; (8003a70 <fsm_handle_event+0x1be4>)
 80039f8:	2221      	movs	r2, #33	; 0x21
 80039fa:	701a      	strb	r2, [r3, #0]
        			break;
 80039fc:	e027      	b.n	8003a4e <fsm_handle_event+0x1bc2>

        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 80039fe:	4b19      	ldr	r3, [pc, #100]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003a00:	0018      	movs	r0, r3
 8003a02:	f7fd f945 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003a06:	2005      	movs	r0, #5
 8003a08:	f7fc fcde 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(1);
 8003a0c:	2001      	movs	r0, #1
 8003a0e:	f7fc fcc7 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003a12:	4b14      	ldr	r3, [pc, #80]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003a14:	0018      	movs	r0, r3
 8003a16:	f7fc ffd3 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_WHITE;
 8003a1a:	4b15      	ldr	r3, [pc, #84]	; (8003a70 <fsm_handle_event+0x1be4>)
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	701a      	strb	r2, [r3, #0]
        			break;
 8003a20:	e015      	b.n	8003a4e <fsm_handle_event+0x1bc2>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 8003a22:	4b10      	ldr	r3, [pc, #64]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003a24:	0018      	movs	r0, r3
 8003a26:	f7fd f933 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003a2a:	2005      	movs	r0, #5
 8003a2c:	f7fc fccc 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(3);
 8003a30:	2003      	movs	r0, #3
 8003a32:	f7fc fcb5 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003a36:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <fsm_handle_event+0x1bd8>)
 8003a38:	0018      	movs	r0, r3
 8003a3a:	f7fc ffc1 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_GREEN;
 8003a3e:	4b0c      	ldr	r3, [pc, #48]	; (8003a70 <fsm_handle_event+0x1be4>)
 8003a40:	2222      	movs	r2, #34	; 0x22
 8003a42:	701a      	strb	r2, [r3, #0]
        			break;
 8003a44:	e003      	b.n	8003a4e <fsm_handle_event+0x1bc2>

                default:
                	state = MENU_COLORS_RED;
 8003a46:	4b0a      	ldr	r3, [pc, #40]	; (8003a70 <fsm_handle_event+0x1be4>)
 8003a48:	2221      	movs	r2, #33	; 0x21
 8003a4a:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003a4c:	e169      	b.n	8003d22 <fsm_handle_event+0x1e96>
 8003a4e:	e168      	b.n	8003d22 <fsm_handle_event+0x1e96>


            case MENU_COLORS_GREEN:
            	switch (event) {
 8003a50:	1dfb      	adds	r3, r7, #7
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d034      	beq.n	8003ac2 <fsm_handle_event+0x1c36>
 8003a58:	2b05      	cmp	r3, #5
 8003a5a:	d00b      	beq.n	8003a74 <fsm_handle_event+0x1be8>
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d01e      	beq.n	8003a9e <fsm_handle_event+0x1c12>
 8003a60:	e041      	b.n	8003ae6 <fsm_handle_event+0x1c5a>
 8003a62:	46c0      	nop			; (mov r8, r8)
 8003a64:	200000d8 	.word	0x200000d8
 8003a68:	2000003e 	.word	0x2000003e
 8003a6c:	2000003f 	.word	0x2000003f
 8003a70:	20000040 	.word	0x20000040
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 8003a74:	4bad      	ldr	r3, [pc, #692]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003a76:	0018      	movs	r0, r3
 8003a78:	f7fd f90a 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003a7c:	2005      	movs	r0, #5
 8003a7e:	f7fc fca3 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(3);
 8003a82:	2003      	movs	r0, #3
 8003a84:	f7fc fc8c 	bl	80003a0 <ah_draw_cursor>
        			ah_setcolor(green);
 8003a88:	2002      	movs	r0, #2
 8003a8a:	f7fc fcb1 	bl	80003f0 <ah_setcolor>
        			st7565_write_buffer(LCD_Buffer);
 8003a8e:	4ba7      	ldr	r3, [pc, #668]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003a90:	0018      	movs	r0, r3
 8003a92:	f7fc ff95 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_GREEN;
 8003a96:	4ba6      	ldr	r3, [pc, #664]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003a98:	2222      	movs	r2, #34	; 0x22
 8003a9a:	701a      	strb	r2, [r3, #0]
        			break;
 8003a9c:	e027      	b.n	8003aee <fsm_handle_event+0x1c62>

        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 8003a9e:	4ba3      	ldr	r3, [pc, #652]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003aa0:	0018      	movs	r0, r3
 8003aa2:	f7fd f8f5 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003aa6:	2005      	movs	r0, #5
 8003aa8:	f7fc fc8e 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(2);
 8003aac:	2002      	movs	r0, #2
 8003aae:	f7fc fc77 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003ab2:	4b9e      	ldr	r3, [pc, #632]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	f7fc ff83 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_RED;
 8003aba:	4b9d      	ldr	r3, [pc, #628]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003abc:	2221      	movs	r2, #33	; 0x21
 8003abe:	701a      	strb	r2, [r3, #0]
        			break;
 8003ac0:	e015      	b.n	8003aee <fsm_handle_event+0x1c62>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 8003ac2:	4b9a      	ldr	r3, [pc, #616]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f7fd f8e3 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003aca:	2005      	movs	r0, #5
 8003acc:	f7fc fc7c 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(4);
 8003ad0:	2004      	movs	r0, #4
 8003ad2:	f7fc fc65 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003ad6:	4b95      	ldr	r3, [pc, #596]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f7fc ff71 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_BLUE;
 8003ade:	4b94      	ldr	r3, [pc, #592]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003ae0:	2223      	movs	r2, #35	; 0x23
 8003ae2:	701a      	strb	r2, [r3, #0]
        			break;
 8003ae4:	e003      	b.n	8003aee <fsm_handle_event+0x1c62>

                default:
                	state = MENU_COLORS_GREEN;
 8003ae6:	4b92      	ldr	r3, [pc, #584]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003ae8:	2222      	movs	r2, #34	; 0x22
 8003aea:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003aec:	e119      	b.n	8003d22 <fsm_handle_event+0x1e96>
 8003aee:	e118      	b.n	8003d22 <fsm_handle_event+0x1e96>


            case MENU_COLORS_BLUE:
            	switch (event) {
 8003af0:	1dfb      	adds	r3, r7, #7
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d02b      	beq.n	8003b50 <fsm_handle_event+0x1cc4>
 8003af8:	2b05      	cmp	r3, #5
 8003afa:	d002      	beq.n	8003b02 <fsm_handle_event+0x1c76>
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d015      	beq.n	8003b2c <fsm_handle_event+0x1ca0>
 8003b00:	e038      	b.n	8003b74 <fsm_handle_event+0x1ce8>
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 8003b02:	4b8a      	ldr	r3, [pc, #552]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003b04:	0018      	movs	r0, r3
 8003b06:	f7fd f8c3 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003b0a:	2005      	movs	r0, #5
 8003b0c:	f7fc fc5c 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(4);
 8003b10:	2004      	movs	r0, #4
 8003b12:	f7fc fc45 	bl	80003a0 <ah_draw_cursor>
        			ah_setcolor(blue);
 8003b16:	2003      	movs	r0, #3
 8003b18:	f7fc fc6a 	bl	80003f0 <ah_setcolor>
        			st7565_write_buffer(LCD_Buffer);
 8003b1c:	4b83      	ldr	r3, [pc, #524]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003b1e:	0018      	movs	r0, r3
 8003b20:	f7fc ff4e 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_BLUE;
 8003b24:	4b82      	ldr	r3, [pc, #520]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003b26:	2223      	movs	r2, #35	; 0x23
 8003b28:	701a      	strb	r2, [r3, #0]
        			break;
 8003b2a:	e027      	b.n	8003b7c <fsm_handle_event+0x1cf0>

        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 8003b2c:	4b7f      	ldr	r3, [pc, #508]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003b2e:	0018      	movs	r0, r3
 8003b30:	f7fd f8ae 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003b34:	2005      	movs	r0, #5
 8003b36:	f7fc fc47 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(3);
 8003b3a:	2003      	movs	r0, #3
 8003b3c:	f7fc fc30 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003b40:	4b7a      	ldr	r3, [pc, #488]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003b42:	0018      	movs	r0, r3
 8003b44:	f7fc ff3c 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_GREEN;
 8003b48:	4b79      	ldr	r3, [pc, #484]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003b4a:	2222      	movs	r2, #34	; 0x22
 8003b4c:	701a      	strb	r2, [r3, #0]
        			break;
 8003b4e:	e015      	b.n	8003b7c <fsm_handle_event+0x1cf0>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 8003b50:	4b76      	ldr	r3, [pc, #472]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003b52:	0018      	movs	r0, r3
 8003b54:	f7fd f89c 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003b58:	2005      	movs	r0, #5
 8003b5a:	f7fc fc35 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(5);
 8003b5e:	2005      	movs	r0, #5
 8003b60:	f7fc fc1e 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003b64:	4b71      	ldr	r3, [pc, #452]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003b66:	0018      	movs	r0, r3
 8003b68:	f7fc ff2a 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_YELLOW;
 8003b6c:	4b70      	ldr	r3, [pc, #448]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003b6e:	2224      	movs	r2, #36	; 0x24
 8003b70:	701a      	strb	r2, [r3, #0]
        			break;
 8003b72:	e003      	b.n	8003b7c <fsm_handle_event+0x1cf0>

                default:
                	state = MENU_COLORS_BLUE;
 8003b74:	4b6e      	ldr	r3, [pc, #440]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003b76:	2223      	movs	r2, #35	; 0x23
 8003b78:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003b7a:	e0d2      	b.n	8003d22 <fsm_handle_event+0x1e96>
 8003b7c:	e0d1      	b.n	8003d22 <fsm_handle_event+0x1e96>


            case MENU_COLORS_YELLOW:
            	switch (event) {
 8003b7e:	1dfb      	adds	r3, r7, #7
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d02b      	beq.n	8003bde <fsm_handle_event+0x1d52>
 8003b86:	2b05      	cmp	r3, #5
 8003b88:	d002      	beq.n	8003b90 <fsm_handle_event+0x1d04>
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d015      	beq.n	8003bba <fsm_handle_event+0x1d2e>
 8003b8e:	e038      	b.n	8003c02 <fsm_handle_event+0x1d76>
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 8003b90:	4b66      	ldr	r3, [pc, #408]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003b92:	0018      	movs	r0, r3
 8003b94:	f7fd f87c 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003b98:	2005      	movs	r0, #5
 8003b9a:	f7fc fc15 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(5);
 8003b9e:	2005      	movs	r0, #5
 8003ba0:	f7fc fbfe 	bl	80003a0 <ah_draw_cursor>
        			ah_setcolor(yellow);
 8003ba4:	2004      	movs	r0, #4
 8003ba6:	f7fc fc23 	bl	80003f0 <ah_setcolor>
        			st7565_write_buffer(LCD_Buffer);
 8003baa:	4b60      	ldr	r3, [pc, #384]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003bac:	0018      	movs	r0, r3
 8003bae:	f7fc ff07 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_YELLOW;
 8003bb2:	4b5f      	ldr	r3, [pc, #380]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003bb4:	2224      	movs	r2, #36	; 0x24
 8003bb6:	701a      	strb	r2, [r3, #0]
        			break;
 8003bb8:	e027      	b.n	8003c0a <fsm_handle_event+0x1d7e>

        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 8003bba:	4b5c      	ldr	r3, [pc, #368]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	f7fd f867 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003bc2:	2005      	movs	r0, #5
 8003bc4:	f7fc fc00 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(4);
 8003bc8:	2004      	movs	r0, #4
 8003bca:	f7fc fbe9 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003bce:	4b57      	ldr	r3, [pc, #348]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f7fc fef5 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_BLUE;
 8003bd6:	4b56      	ldr	r3, [pc, #344]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003bd8:	2223      	movs	r2, #35	; 0x23
 8003bda:	701a      	strb	r2, [r3, #0]
        			break;
 8003bdc:	e015      	b.n	8003c0a <fsm_handle_event+0x1d7e>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 8003bde:	4b53      	ldr	r3, [pc, #332]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003be0:	0018      	movs	r0, r3
 8003be2:	f7fd f855 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003be6:	2005      	movs	r0, #5
 8003be8:	f7fc fbee 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(6);
 8003bec:	2006      	movs	r0, #6
 8003bee:	f7fc fbd7 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003bf2:	4b4e      	ldr	r3, [pc, #312]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f7fc fee3 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_PURPLE;
 8003bfa:	4b4d      	ldr	r3, [pc, #308]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003bfc:	2225      	movs	r2, #37	; 0x25
 8003bfe:	701a      	strb	r2, [r3, #0]
        			break;
 8003c00:	e003      	b.n	8003c0a <fsm_handle_event+0x1d7e>

                default:
                	state = MENU_COLORS_YELLOW;
 8003c02:	4b4b      	ldr	r3, [pc, #300]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003c04:	2224      	movs	r2, #36	; 0x24
 8003c06:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003c08:	e08b      	b.n	8003d22 <fsm_handle_event+0x1e96>
 8003c0a:	e08a      	b.n	8003d22 <fsm_handle_event+0x1e96>


            case MENU_COLORS_PURPLE:
            	switch (event) {
 8003c0c:	1dfb      	adds	r3, r7, #7
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d02b      	beq.n	8003c6c <fsm_handle_event+0x1de0>
 8003c14:	2b05      	cmp	r3, #5
 8003c16:	d002      	beq.n	8003c1e <fsm_handle_event+0x1d92>
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d015      	beq.n	8003c48 <fsm_handle_event+0x1dbc>
 8003c1c:	e038      	b.n	8003c90 <fsm_handle_event+0x1e04>
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 8003c1e:	4b43      	ldr	r3, [pc, #268]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003c20:	0018      	movs	r0, r3
 8003c22:	f7fd f835 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003c26:	2005      	movs	r0, #5
 8003c28:	f7fc fbce 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(6);
 8003c2c:	2006      	movs	r0, #6
 8003c2e:	f7fc fbb7 	bl	80003a0 <ah_draw_cursor>
        			ah_setcolor(purple);
 8003c32:	2005      	movs	r0, #5
 8003c34:	f7fc fbdc 	bl	80003f0 <ah_setcolor>
        			st7565_write_buffer(LCD_Buffer);
 8003c38:	4b3c      	ldr	r3, [pc, #240]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	f7fc fec0 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_PURPLE;
 8003c40:	4b3b      	ldr	r3, [pc, #236]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003c42:	2225      	movs	r2, #37	; 0x25
 8003c44:	701a      	strb	r2, [r3, #0]
        			break;
 8003c46:	e027      	b.n	8003c98 <fsm_handle_event+0x1e0c>

        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 8003c48:	4b38      	ldr	r3, [pc, #224]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003c4a:	0018      	movs	r0, r3
 8003c4c:	f7fd f820 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003c50:	2005      	movs	r0, #5
 8003c52:	f7fc fbb9 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(5);
 8003c56:	2005      	movs	r0, #5
 8003c58:	f7fc fba2 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003c5c:	4b33      	ldr	r3, [pc, #204]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f7fc feae 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_YELLOW;
 8003c64:	4b32      	ldr	r3, [pc, #200]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003c66:	2224      	movs	r2, #36	; 0x24
 8003c68:	701a      	strb	r2, [r3, #0]
        			break;
 8003c6a:	e015      	b.n	8003c98 <fsm_handle_event+0x1e0c>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 8003c6c:	4b2f      	ldr	r3, [pc, #188]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003c6e:	0018      	movs	r0, r3
 8003c70:	f7fd f80e 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003c74:	2005      	movs	r0, #5
 8003c76:	f7fc fba7 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(7);
 8003c7a:	2007      	movs	r0, #7
 8003c7c:	f7fc fb90 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003c80:	4b2a      	ldr	r3, [pc, #168]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003c82:	0018      	movs	r0, r3
 8003c84:	f7fc fe9c 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_RETURN;
 8003c88:	4b29      	ldr	r3, [pc, #164]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003c8a:	2226      	movs	r2, #38	; 0x26
 8003c8c:	701a      	strb	r2, [r3, #0]
        			break;
 8003c8e:	e003      	b.n	8003c98 <fsm_handle_event+0x1e0c>

                default:
                	state = MENU_COLORS_PURPLE;
 8003c90:	4b27      	ldr	r3, [pc, #156]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003c92:	2225      	movs	r2, #37	; 0x25
 8003c94:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003c96:	e044      	b.n	8003d22 <fsm_handle_event+0x1e96>
 8003c98:	e043      	b.n	8003d22 <fsm_handle_event+0x1e96>

            case MENU_COLORS_RETURN:
            	switch (event) {
 8003c9a:	1dfb      	adds	r3, r7, #7
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d028      	beq.n	8003cf4 <fsm_handle_event+0x1e68>
 8003ca2:	2b05      	cmp	r3, #5
 8003ca4:	d002      	beq.n	8003cac <fsm_handle_event+0x1e20>
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d012      	beq.n	8003cd0 <fsm_handle_event+0x1e44>
 8003caa:	e035      	b.n	8003d18 <fsm_handle_event+0x1e8c>
        		case EV_BUTTON_SL:
        			st7565_clear_buffer(LCD_Buffer);
 8003cac:	4b1f      	ldr	r3, [pc, #124]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003cae:	0018      	movs	r0, r3
 8003cb0:	f7fc ffee 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(moodlight);
 8003cb4:	2002      	movs	r0, #2
 8003cb6:	f7fc fb87 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(1);
 8003cba:	2001      	movs	r0, #1
 8003cbc:	f7fc fb70 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003cc0:	4b1a      	ldr	r3, [pc, #104]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f7fc fe7c 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_MOODL_PRESETS;
 8003cc8:	4b19      	ldr	r3, [pc, #100]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003cca:	220a      	movs	r2, #10
 8003ccc:	701a      	strb	r2, [r3, #0]
        			break;
 8003cce:	e027      	b.n	8003d20 <fsm_handle_event+0x1e94>

        		case EV_BUTTON_UP:
        			st7565_clear_buffer(LCD_Buffer);
 8003cd0:	4b16      	ldr	r3, [pc, #88]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	f7fc ffdc 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003cd8:	2005      	movs	r0, #5
 8003cda:	f7fc fb75 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(6);
 8003cde:	2006      	movs	r0, #6
 8003ce0:	f7fc fb5e 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003ce4:	4b11      	ldr	r3, [pc, #68]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003ce6:	0018      	movs	r0, r3
 8003ce8:	f7fc fe6a 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_PURPLE;
 8003cec:	4b10      	ldr	r3, [pc, #64]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003cee:	2225      	movs	r2, #37	; 0x25
 8003cf0:	701a      	strb	r2, [r3, #0]
        			break;
 8003cf2:	e015      	b.n	8003d20 <fsm_handle_event+0x1e94>

        		case EV_BUTTON_DN:
        			st7565_clear_buffer(LCD_Buffer);
 8003cf4:	4b0d      	ldr	r3, [pc, #52]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f7fc ffca 	bl	8000c90 <st7565_clear_buffer>
        			ah_menu(colors);
 8003cfc:	2005      	movs	r0, #5
 8003cfe:	f7fc fb63 	bl	80003c8 <ah_menu>
        			ah_draw_cursor(1);
 8003d02:	2001      	movs	r0, #1
 8003d04:	f7fc fb4c 	bl	80003a0 <ah_draw_cursor>
        			st7565_write_buffer(LCD_Buffer);
 8003d08:	4b08      	ldr	r3, [pc, #32]	; (8003d2c <fsm_handle_event+0x1ea0>)
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	f7fc fe58 	bl	80009c0 <st7565_write_buffer>
        			state = MENU_COLORS_WHITE;
 8003d10:	4b07      	ldr	r3, [pc, #28]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003d12:	2220      	movs	r2, #32
 8003d14:	701a      	strb	r2, [r3, #0]
        			break;
 8003d16:	e003      	b.n	8003d20 <fsm_handle_event+0x1e94>

                default:
                	state = MENU_COLORS_RETURN;
 8003d18:	4b05      	ldr	r3, [pc, #20]	; (8003d30 <fsm_handle_event+0x1ea4>)
 8003d1a:	2226      	movs	r2, #38	; 0x26
 8003d1c:	701a      	strb	r2, [r3, #0]
                }
            	break;
 8003d1e:	e7ff      	b.n	8003d20 <fsm_handle_event+0x1e94>
 8003d20:	46c0      	nop			; (mov r8, r8)

        }            
}
 8003d22:	46c0      	nop			; (mov r8, r8)
 8003d24:	46bd      	mov	sp, r7
 8003d26:	b002      	add	sp, #8
 8003d28:	bdb0      	pop	{r4, r5, r7, pc}
 8003d2a:	46c0      	nop			; (mov r8, r8)
 8003d2c:	200000d8 	.word	0x200000d8
 8003d30:	20000040 	.word	0x20000040

08003d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d3a:	4b0f      	ldr	r3, [pc, #60]	; (8003d78 <HAL_MspInit+0x44>)
 8003d3c:	699a      	ldr	r2, [r3, #24]
 8003d3e:	4b0e      	ldr	r3, [pc, #56]	; (8003d78 <HAL_MspInit+0x44>)
 8003d40:	2101      	movs	r1, #1
 8003d42:	430a      	orrs	r2, r1
 8003d44:	619a      	str	r2, [r3, #24]
 8003d46:	4b0c      	ldr	r3, [pc, #48]	; (8003d78 <HAL_MspInit+0x44>)
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	607b      	str	r3, [r7, #4]
 8003d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d52:	4b09      	ldr	r3, [pc, #36]	; (8003d78 <HAL_MspInit+0x44>)
 8003d54:	69da      	ldr	r2, [r3, #28]
 8003d56:	4b08      	ldr	r3, [pc, #32]	; (8003d78 <HAL_MspInit+0x44>)
 8003d58:	2180      	movs	r1, #128	; 0x80
 8003d5a:	0549      	lsls	r1, r1, #21
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	61da      	str	r2, [r3, #28]
 8003d60:	4b05      	ldr	r3, [pc, #20]	; (8003d78 <HAL_MspInit+0x44>)
 8003d62:	69da      	ldr	r2, [r3, #28]
 8003d64:	2380      	movs	r3, #128	; 0x80
 8003d66:	055b      	lsls	r3, r3, #21
 8003d68:	4013      	ands	r3, r2
 8003d6a:	603b      	str	r3, [r7, #0]
 8003d6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d6e:	46c0      	nop			; (mov r8, r8)
 8003d70:	46bd      	mov	sp, r7
 8003d72:	b002      	add	sp, #8
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	40021000 	.word	0x40021000

08003d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003d80:	46c0      	nop			; (mov r8, r8)
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d8a:	e7fe      	b.n	8003d8a <HardFault_Handler+0x4>

08003d8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003d90:	46c0      	nop			; (mov r8, r8)
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d9a:	46c0      	nop			; (mov r8, r8)
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003da4:	f000 fbb0 	bl	8004508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003da8:	46c0      	nop			; (mov r8, r8)
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
	...

08003db0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8003db4:	4b03      	ldr	r3, [pc, #12]	; (8003dc4 <ADC1_IRQHandler+0x14>)
 8003db6:	0018      	movs	r0, r3
 8003db8:	f000 fd24 	bl	8004804 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8003dbc:	46c0      	nop			; (mov r8, r8)
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	20000044 	.word	0x20000044

08003dc8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003dcc:	4b03      	ldr	r3, [pc, #12]	; (8003ddc <TIM3_IRQHandler+0x14>)
 8003dce:	0018      	movs	r0, r3
 8003dd0:	f003 f8a4 	bl	8006f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003dd4:	46c0      	nop			; (mov r8, r8)
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	46c0      	nop			; (mov r8, r8)
 8003ddc:	2000053c 	.word	0x2000053c

08003de0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003de4:	4b03      	ldr	r3, [pc, #12]	; (8003df4 <TIM6_IRQHandler+0x14>)
 8003de6:	0018      	movs	r0, r3
 8003de8:	f003 f898 	bl	8006f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003dec:	46c0      	nop			; (mov r8, r8)
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	46c0      	nop			; (mov r8, r8)
 8003df4:	2000057c 	.word	0x2000057c

08003df8 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003dfc:	4b03      	ldr	r3, [pc, #12]	; (8003e0c <TIM14_IRQHandler+0x14>)
 8003dfe:	0018      	movs	r0, r3
 8003e00:	f003 f88c 	bl	8006f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003e04:	46c0      	nop			; (mov r8, r8)
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	46c0      	nop			; (mov r8, r8)
 8003e0c:	200005fc 	.word	0x200005fc

08003e10 <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 global interrupt.
  */
void I2C2_IRQHandler(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8003e14:	4b09      	ldr	r3, [pc, #36]	; (8003e3c <I2C2_IRQHandler+0x2c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	699a      	ldr	r2, [r3, #24]
 8003e1a:	23e0      	movs	r3, #224	; 0xe0
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	4013      	ands	r3, r2
 8003e20:	d004      	beq.n	8003e2c <I2C2_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c2);
 8003e22:	4b06      	ldr	r3, [pc, #24]	; (8003e3c <I2C2_IRQHandler+0x2c>)
 8003e24:	0018      	movs	r0, r3
 8003e26:	f001 fa31 	bl	800528c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 8003e2a:	e003      	b.n	8003e34 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 8003e2c:	4b03      	ldr	r3, [pc, #12]	; (8003e3c <I2C2_IRQHandler+0x2c>)
 8003e2e:	0018      	movs	r0, r3
 8003e30:	f001 fa12 	bl	8005258 <HAL_I2C_EV_IRQHandler>
}
 8003e34:	46c0      	nop			; (mov r8, r8)
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	46c0      	nop			; (mov r8, r8)
 8003e3c:	20000084 	.word	0x20000084

08003e40 <MX_TIM1_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b096      	sub	sp, #88	; 0x58
 8003e44:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e46:	2348      	movs	r3, #72	; 0x48
 8003e48:	18fb      	adds	r3, r7, r3
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	2310      	movs	r3, #16
 8003e4e:	001a      	movs	r2, r3
 8003e50:	2100      	movs	r1, #0
 8003e52:	f004 fa9f 	bl	8008394 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e56:	2340      	movs	r3, #64	; 0x40
 8003e58:	18fb      	adds	r3, r7, r3
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	2308      	movs	r3, #8
 8003e5e:	001a      	movs	r2, r3
 8003e60:	2100      	movs	r1, #0
 8003e62:	f004 fa97 	bl	8008394 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003e66:	2324      	movs	r3, #36	; 0x24
 8003e68:	18fb      	adds	r3, r7, r3
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	231c      	movs	r3, #28
 8003e6e:	001a      	movs	r2, r3
 8003e70:	2100      	movs	r1, #0
 8003e72:	f004 fa8f 	bl	8008394 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003e76:	1d3b      	adds	r3, r7, #4
 8003e78:	0018      	movs	r0, r3
 8003e7a:	2320      	movs	r3, #32
 8003e7c:	001a      	movs	r2, r3
 8003e7e:	2100      	movs	r1, #0
 8003e80:	f004 fa88 	bl	8008394 <memset>

  htim1.Instance = TIM1;
 8003e84:	4b57      	ldr	r3, [pc, #348]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003e86:	4a58      	ldr	r2, [pc, #352]	; (8003fe8 <MX_TIM1_Init+0x1a8>)
 8003e88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 256;
 8003e8a:	4b56      	ldr	r3, [pc, #344]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003e8c:	2280      	movs	r2, #128	; 0x80
 8003e8e:	0052      	lsls	r2, r2, #1
 8003e90:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e92:	4b54      	ldr	r3, [pc, #336]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8003e98:	4b52      	ldr	r3, [pc, #328]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003e9a:	22fa      	movs	r2, #250	; 0xfa
 8003e9c:	0092      	lsls	r2, r2, #2
 8003e9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ea0:	4b50      	ldr	r3, [pc, #320]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003ea6:	4b4f      	ldr	r3, [pc, #316]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003eac:	4b4d      	ldr	r3, [pc, #308]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003eb2:	4b4c      	ldr	r3, [pc, #304]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f002 ff85 	bl	8006dc4 <HAL_TIM_Base_Init>
 8003eba:	1e03      	subs	r3, r0, #0
 8003ebc:	d001      	beq.n	8003ec2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8003ebe:	f7fd ff51 	bl	8001d64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ec2:	2148      	movs	r1, #72	; 0x48
 8003ec4:	187b      	adds	r3, r7, r1
 8003ec6:	2280      	movs	r2, #128	; 0x80
 8003ec8:	0152      	lsls	r2, r2, #5
 8003eca:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003ecc:	187a      	adds	r2, r7, r1
 8003ece:	4b45      	ldr	r3, [pc, #276]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003ed0:	0011      	movs	r1, r2
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f003 f9f0 	bl	80072b8 <HAL_TIM_ConfigClockSource>
 8003ed8:	1e03      	subs	r3, r0, #0
 8003eda:	d001      	beq.n	8003ee0 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8003edc:	f7fd ff42 	bl	8001d64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003ee0:	4b40      	ldr	r3, [pc, #256]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	f002 ff9a 	bl	8006e1c <HAL_TIM_PWM_Init>
 8003ee8:	1e03      	subs	r3, r0, #0
 8003eea:	d001      	beq.n	8003ef0 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8003eec:	f7fd ff3a 	bl	8001d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ef0:	2140      	movs	r1, #64	; 0x40
 8003ef2:	187b      	adds	r3, r7, r1
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ef8:	187b      	adds	r3, r7, r1
 8003efa:	2200      	movs	r2, #0
 8003efc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003efe:	187a      	adds	r2, r7, r1
 8003f00:	4b38      	ldr	r3, [pc, #224]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003f02:	0011      	movs	r1, r2
 8003f04:	0018      	movs	r0, r3
 8003f06:	f003 fded 	bl	8007ae4 <HAL_TIMEx_MasterConfigSynchronization>
 8003f0a:	1e03      	subs	r3, r0, #0
 8003f0c:	d001      	beq.n	8003f12 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8003f0e:	f7fd ff29 	bl	8001d64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f12:	2124      	movs	r1, #36	; 0x24
 8003f14:	187b      	adds	r3, r7, r1
 8003f16:	2260      	movs	r2, #96	; 0x60
 8003f18:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003f1a:	187b      	adds	r3, r7, r1
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f20:	187b      	adds	r3, r7, r1
 8003f22:	2200      	movs	r2, #0
 8003f24:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003f26:	187b      	adds	r3, r7, r1
 8003f28:	2200      	movs	r2, #0
 8003f2a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f2c:	187b      	adds	r3, r7, r1
 8003f2e:	2200      	movs	r2, #0
 8003f30:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003f32:	187b      	adds	r3, r7, r1
 8003f34:	2200      	movs	r2, #0
 8003f36:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003f38:	187b      	adds	r3, r7, r1
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f3e:	1879      	adds	r1, r7, r1
 8003f40:	4b28      	ldr	r3, [pc, #160]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	0018      	movs	r0, r3
 8003f46:	f003 f8ff 	bl	8007148 <HAL_TIM_PWM_ConfigChannel>
 8003f4a:	1e03      	subs	r3, r0, #0
 8003f4c:	d001      	beq.n	8003f52 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8003f4e:	f7fd ff09 	bl	8001d64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f52:	2324      	movs	r3, #36	; 0x24
 8003f54:	18f9      	adds	r1, r7, r3
 8003f56:	4b23      	ldr	r3, [pc, #140]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003f58:	2204      	movs	r2, #4
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	f003 f8f4 	bl	8007148 <HAL_TIM_PWM_ConfigChannel>
 8003f60:	1e03      	subs	r3, r0, #0
 8003f62:	d001      	beq.n	8003f68 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8003f64:	f7fd fefe 	bl	8001d64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003f68:	2324      	movs	r3, #36	; 0x24
 8003f6a:	18f9      	adds	r1, r7, r3
 8003f6c:	4b1d      	ldr	r3, [pc, #116]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003f6e:	2208      	movs	r2, #8
 8003f70:	0018      	movs	r0, r3
 8003f72:	f003 f8e9 	bl	8007148 <HAL_TIM_PWM_ConfigChannel>
 8003f76:	1e03      	subs	r3, r0, #0
 8003f78:	d001      	beq.n	8003f7e <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8003f7a:	f7fd fef3 	bl	8001d64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003f7e:	2324      	movs	r3, #36	; 0x24
 8003f80:	18f9      	adds	r1, r7, r3
 8003f82:	4b18      	ldr	r3, [pc, #96]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003f84:	220c      	movs	r2, #12
 8003f86:	0018      	movs	r0, r3
 8003f88:	f003 f8de 	bl	8007148 <HAL_TIM_PWM_ConfigChannel>
 8003f8c:	1e03      	subs	r3, r0, #0
 8003f8e:	d001      	beq.n	8003f94 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8003f90:	f7fd fee8 	bl	8001d64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003f94:	1d3b      	adds	r3, r7, #4
 8003f96:	2200      	movs	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003f9a:	1d3b      	adds	r3, r7, #4
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003fa0:	1d3b      	adds	r3, r7, #4
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003fa6:	1d3b      	adds	r3, r7, #4
 8003fa8:	2200      	movs	r2, #0
 8003faa:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003fac:	1d3b      	adds	r3, r7, #4
 8003fae:	2200      	movs	r2, #0
 8003fb0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003fb2:	1d3b      	adds	r3, r7, #4
 8003fb4:	2280      	movs	r2, #128	; 0x80
 8003fb6:	0192      	lsls	r2, r2, #6
 8003fb8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003fba:	1d3b      	adds	r3, r7, #4
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003fc0:	1d3a      	adds	r2, r7, #4
 8003fc2:	4b08      	ldr	r3, [pc, #32]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003fc4:	0011      	movs	r1, r2
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	f003 fde4 	bl	8007b94 <HAL_TIMEx_ConfigBreakDeadTime>
 8003fcc:	1e03      	subs	r3, r0, #0
 8003fce:	d001      	beq.n	8003fd4 <MX_TIM1_Init+0x194>
  {
    Error_Handler();
 8003fd0:	f7fd fec8 	bl	8001d64 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8003fd4:	4b03      	ldr	r3, [pc, #12]	; (8003fe4 <MX_TIM1_Init+0x1a4>)
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	f000 f98a 	bl	80042f0 <HAL_TIM_MspPostInit>

}
 8003fdc:	46c0      	nop			; (mov r8, r8)
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	b016      	add	sp, #88	; 0x58
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	200005bc 	.word	0x200005bc
 8003fe8:	40012c00 	.word	0x40012c00

08003fec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ff2:	2308      	movs	r3, #8
 8003ff4:	18fb      	adds	r3, r7, r3
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	2310      	movs	r3, #16
 8003ffa:	001a      	movs	r2, r3
 8003ffc:	2100      	movs	r1, #0
 8003ffe:	f004 f9c9 	bl	8008394 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004002:	003b      	movs	r3, r7
 8004004:	0018      	movs	r0, r3
 8004006:	2308      	movs	r3, #8
 8004008:	001a      	movs	r2, r3
 800400a:	2100      	movs	r1, #0
 800400c:	f004 f9c2 	bl	8008394 <memset>

  htim3.Instance = TIM3;
 8004010:	4b1f      	ldr	r3, [pc, #124]	; (8004090 <MX_TIM3_Init+0xa4>)
 8004012:	4a20      	ldr	r2, [pc, #128]	; (8004094 <MX_TIM3_Init+0xa8>)
 8004014:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 480;
 8004016:	4b1e      	ldr	r3, [pc, #120]	; (8004090 <MX_TIM3_Init+0xa4>)
 8004018:	22f0      	movs	r2, #240	; 0xf0
 800401a:	0052      	lsls	r2, r2, #1
 800401c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800401e:	4b1c      	ldr	r3, [pc, #112]	; (8004090 <MX_TIM3_Init+0xa4>)
 8004020:	2200      	movs	r2, #0
 8004022:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8004024:	4b1a      	ldr	r3, [pc, #104]	; (8004090 <MX_TIM3_Init+0xa4>)
 8004026:	22fa      	movs	r2, #250	; 0xfa
 8004028:	0092      	lsls	r2, r2, #2
 800402a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800402c:	4b18      	ldr	r3, [pc, #96]	; (8004090 <MX_TIM3_Init+0xa4>)
 800402e:	2200      	movs	r2, #0
 8004030:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004032:	4b17      	ldr	r3, [pc, #92]	; (8004090 <MX_TIM3_Init+0xa4>)
 8004034:	2200      	movs	r2, #0
 8004036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004038:	4b15      	ldr	r3, [pc, #84]	; (8004090 <MX_TIM3_Init+0xa4>)
 800403a:	0018      	movs	r0, r3
 800403c:	f002 fec2 	bl	8006dc4 <HAL_TIM_Base_Init>
 8004040:	1e03      	subs	r3, r0, #0
 8004042:	d001      	beq.n	8004048 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8004044:	f7fd fe8e 	bl	8001d64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004048:	2108      	movs	r1, #8
 800404a:	187b      	adds	r3, r7, r1
 800404c:	2280      	movs	r2, #128	; 0x80
 800404e:	0152      	lsls	r2, r2, #5
 8004050:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004052:	187a      	adds	r2, r7, r1
 8004054:	4b0e      	ldr	r3, [pc, #56]	; (8004090 <MX_TIM3_Init+0xa4>)
 8004056:	0011      	movs	r1, r2
 8004058:	0018      	movs	r0, r3
 800405a:	f003 f92d 	bl	80072b8 <HAL_TIM_ConfigClockSource>
 800405e:	1e03      	subs	r3, r0, #0
 8004060:	d001      	beq.n	8004066 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8004062:	f7fd fe7f 	bl	8001d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004066:	003b      	movs	r3, r7
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800406c:	003b      	movs	r3, r7
 800406e:	2200      	movs	r2, #0
 8004070:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004072:	003a      	movs	r2, r7
 8004074:	4b06      	ldr	r3, [pc, #24]	; (8004090 <MX_TIM3_Init+0xa4>)
 8004076:	0011      	movs	r1, r2
 8004078:	0018      	movs	r0, r3
 800407a:	f003 fd33 	bl	8007ae4 <HAL_TIMEx_MasterConfigSynchronization>
 800407e:	1e03      	subs	r3, r0, #0
 8004080:	d001      	beq.n	8004086 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004082:	f7fd fe6f 	bl	8001d64 <Error_Handler>
  }

}
 8004086:	46c0      	nop			; (mov r8, r8)
 8004088:	46bd      	mov	sp, r7
 800408a:	b006      	add	sp, #24
 800408c:	bd80      	pop	{r7, pc}
 800408e:	46c0      	nop			; (mov r8, r8)
 8004090:	2000053c 	.word	0x2000053c
 8004094:	40000400 	.word	0x40000400

08004098 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0

  htim6.Instance = TIM6;
 800409c:	4b0d      	ldr	r3, [pc, #52]	; (80040d4 <MX_TIM6_Init+0x3c>)
 800409e:	4a0e      	ldr	r2, [pc, #56]	; (80040d8 <MX_TIM6_Init+0x40>)
 80040a0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000;
 80040a2:	4b0c      	ldr	r3, [pc, #48]	; (80040d4 <MX_TIM6_Init+0x3c>)
 80040a4:	4a0d      	ldr	r2, [pc, #52]	; (80040dc <MX_TIM6_Init+0x44>)
 80040a6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040a8:	4b0a      	ldr	r3, [pc, #40]	; (80040d4 <MX_TIM6_Init+0x3c>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500;
 80040ae:	4b09      	ldr	r3, [pc, #36]	; (80040d4 <MX_TIM6_Init+0x3c>)
 80040b0:	22fa      	movs	r2, #250	; 0xfa
 80040b2:	0052      	lsls	r2, r2, #1
 80040b4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040b6:	4b07      	ldr	r3, [pc, #28]	; (80040d4 <MX_TIM6_Init+0x3c>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80040bc:	4b05      	ldr	r3, [pc, #20]	; (80040d4 <MX_TIM6_Init+0x3c>)
 80040be:	0018      	movs	r0, r3
 80040c0:	f002 fe80 	bl	8006dc4 <HAL_TIM_Base_Init>
 80040c4:	1e03      	subs	r3, r0, #0
 80040c6:	d001      	beq.n	80040cc <MX_TIM6_Init+0x34>
  {
    Error_Handler();
 80040c8:	f7fd fe4c 	bl	8001d64 <Error_Handler>
  }

}
 80040cc:	46c0      	nop			; (mov r8, r8)
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	46c0      	nop			; (mov r8, r8)
 80040d4:	2000057c 	.word	0x2000057c
 80040d8:	40001000 	.word	0x40001000
 80040dc:	0000bb80 	.word	0x0000bb80

080040e0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0

  htim14.Instance = TIM14;
 80040e4:	4b0f      	ldr	r3, [pc, #60]	; (8004124 <MX_TIM14_Init+0x44>)
 80040e6:	4a10      	ldr	r2, [pc, #64]	; (8004128 <MX_TIM14_Init+0x48>)
 80040e8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 480;
 80040ea:	4b0e      	ldr	r3, [pc, #56]	; (8004124 <MX_TIM14_Init+0x44>)
 80040ec:	22f0      	movs	r2, #240	; 0xf0
 80040ee:	0052      	lsls	r2, r2, #1
 80040f0:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040f2:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <MX_TIM14_Init+0x44>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 80040f8:	4b0a      	ldr	r3, [pc, #40]	; (8004124 <MX_TIM14_Init+0x44>)
 80040fa:	22fa      	movs	r2, #250	; 0xfa
 80040fc:	0092      	lsls	r2, r2, #2
 80040fe:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004100:	4b08      	ldr	r3, [pc, #32]	; (8004124 <MX_TIM14_Init+0x44>)
 8004102:	2200      	movs	r2, #0
 8004104:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004106:	4b07      	ldr	r3, [pc, #28]	; (8004124 <MX_TIM14_Init+0x44>)
 8004108:	2200      	movs	r2, #0
 800410a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800410c:	4b05      	ldr	r3, [pc, #20]	; (8004124 <MX_TIM14_Init+0x44>)
 800410e:	0018      	movs	r0, r3
 8004110:	f002 fe58 	bl	8006dc4 <HAL_TIM_Base_Init>
 8004114:	1e03      	subs	r3, r0, #0
 8004116:	d001      	beq.n	800411c <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8004118:	f7fd fe24 	bl	8001d64 <Error_Handler>
  }

}
 800411c:	46c0      	nop			; (mov r8, r8)
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	46c0      	nop			; (mov r8, r8)
 8004124:	200005fc 	.word	0x200005fc
 8004128:	40002000 	.word	0x40002000

0800412c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004132:	2308      	movs	r3, #8
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	0018      	movs	r0, r3
 8004138:	2310      	movs	r3, #16
 800413a:	001a      	movs	r2, r3
 800413c:	2100      	movs	r1, #0
 800413e:	f004 f929 	bl	8008394 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004142:	003b      	movs	r3, r7
 8004144:	0018      	movs	r0, r3
 8004146:	2308      	movs	r3, #8
 8004148:	001a      	movs	r2, r3
 800414a:	2100      	movs	r1, #0
 800414c:	f004 f922 	bl	8008394 <memset>

  htim15.Instance = TIM15;
 8004150:	4b1f      	ldr	r3, [pc, #124]	; (80041d0 <MX_TIM15_Init+0xa4>)
 8004152:	4a20      	ldr	r2, [pc, #128]	; (80041d4 <MX_TIM15_Init+0xa8>)
 8004154:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8004156:	4b1e      	ldr	r3, [pc, #120]	; (80041d0 <MX_TIM15_Init+0xa4>)
 8004158:	2200      	movs	r2, #0
 800415a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800415c:	4b1c      	ldr	r3, [pc, #112]	; (80041d0 <MX_TIM15_Init+0xa4>)
 800415e:	2200      	movs	r2, #0
 8004160:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 0;
 8004162:	4b1b      	ldr	r3, [pc, #108]	; (80041d0 <MX_TIM15_Init+0xa4>)
 8004164:	2200      	movs	r2, #0
 8004166:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004168:	4b19      	ldr	r3, [pc, #100]	; (80041d0 <MX_TIM15_Init+0xa4>)
 800416a:	2200      	movs	r2, #0
 800416c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800416e:	4b18      	ldr	r3, [pc, #96]	; (80041d0 <MX_TIM15_Init+0xa4>)
 8004170:	2200      	movs	r2, #0
 8004172:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004174:	4b16      	ldr	r3, [pc, #88]	; (80041d0 <MX_TIM15_Init+0xa4>)
 8004176:	2200      	movs	r2, #0
 8004178:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800417a:	4b15      	ldr	r3, [pc, #84]	; (80041d0 <MX_TIM15_Init+0xa4>)
 800417c:	0018      	movs	r0, r3
 800417e:	f002 fe21 	bl	8006dc4 <HAL_TIM_Base_Init>
 8004182:	1e03      	subs	r3, r0, #0
 8004184:	d001      	beq.n	800418a <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 8004186:	f7fd fded 	bl	8001d64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800418a:	2108      	movs	r1, #8
 800418c:	187b      	adds	r3, r7, r1
 800418e:	2280      	movs	r2, #128	; 0x80
 8004190:	0152      	lsls	r2, r2, #5
 8004192:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8004194:	187a      	adds	r2, r7, r1
 8004196:	4b0e      	ldr	r3, [pc, #56]	; (80041d0 <MX_TIM15_Init+0xa4>)
 8004198:	0011      	movs	r1, r2
 800419a:	0018      	movs	r0, r3
 800419c:	f003 f88c 	bl	80072b8 <HAL_TIM_ConfigClockSource>
 80041a0:	1e03      	subs	r3, r0, #0
 80041a2:	d001      	beq.n	80041a8 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 80041a4:	f7fd fdde 	bl	8001d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041a8:	003b      	movs	r3, r7
 80041aa:	2200      	movs	r2, #0
 80041ac:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041ae:	003b      	movs	r3, r7
 80041b0:	2200      	movs	r2, #0
 80041b2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80041b4:	003a      	movs	r2, r7
 80041b6:	4b06      	ldr	r3, [pc, #24]	; (80041d0 <MX_TIM15_Init+0xa4>)
 80041b8:	0011      	movs	r1, r2
 80041ba:	0018      	movs	r0, r3
 80041bc:	f003 fc92 	bl	8007ae4 <HAL_TIMEx_MasterConfigSynchronization>
 80041c0:	1e03      	subs	r3, r0, #0
 80041c2:	d001      	beq.n	80041c8 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 80041c4:	f7fd fdce 	bl	8001d64 <Error_Handler>
  }

}
 80041c8:	46c0      	nop			; (mov r8, r8)
 80041ca:	46bd      	mov	sp, r7
 80041cc:	b006      	add	sp, #24
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	200004fc 	.word	0x200004fc
 80041d4:	40014000 	.word	0x40014000

080041d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b088      	sub	sp, #32
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a3c      	ldr	r2, [pc, #240]	; (80042d8 <HAL_TIM_Base_MspInit+0x100>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d10e      	bne.n	8004208 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80041ea:	4b3c      	ldr	r3, [pc, #240]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 80041ec:	699a      	ldr	r2, [r3, #24]
 80041ee:	4b3b      	ldr	r3, [pc, #236]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 80041f0:	2180      	movs	r1, #128	; 0x80
 80041f2:	0109      	lsls	r1, r1, #4
 80041f4:	430a      	orrs	r2, r1
 80041f6:	619a      	str	r2, [r3, #24]
 80041f8:	4b38      	ldr	r3, [pc, #224]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 80041fa:	699a      	ldr	r2, [r3, #24]
 80041fc:	2380      	movs	r3, #128	; 0x80
 80041fe:	011b      	lsls	r3, r3, #4
 8004200:	4013      	ands	r3, r2
 8004202:	61fb      	str	r3, [r7, #28]
 8004204:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8004206:	e062      	b.n	80042ce <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM3)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a34      	ldr	r2, [pc, #208]	; (80042e0 <HAL_TIM_Base_MspInit+0x108>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d114      	bne.n	800423c <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004212:	4b32      	ldr	r3, [pc, #200]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 8004214:	69da      	ldr	r2, [r3, #28]
 8004216:	4b31      	ldr	r3, [pc, #196]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 8004218:	2102      	movs	r1, #2
 800421a:	430a      	orrs	r2, r1
 800421c:	61da      	str	r2, [r3, #28]
 800421e:	4b2f      	ldr	r3, [pc, #188]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	2202      	movs	r2, #2
 8004224:	4013      	ands	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
 8004228:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800422a:	2200      	movs	r2, #0
 800422c:	2101      	movs	r1, #1
 800422e:	2010      	movs	r0, #16
 8004230:	f000 fd5a 	bl	8004ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004234:	2010      	movs	r0, #16
 8004236:	f000 fd6c 	bl	8004d12 <HAL_NVIC_EnableIRQ>
}
 800423a:	e048      	b.n	80042ce <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM6)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a28      	ldr	r2, [pc, #160]	; (80042e4 <HAL_TIM_Base_MspInit+0x10c>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d114      	bne.n	8004270 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004246:	4b25      	ldr	r3, [pc, #148]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 8004248:	69da      	ldr	r2, [r3, #28]
 800424a:	4b24      	ldr	r3, [pc, #144]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 800424c:	2110      	movs	r1, #16
 800424e:	430a      	orrs	r2, r1
 8004250:	61da      	str	r2, [r3, #28]
 8004252:	4b22      	ldr	r3, [pc, #136]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	2210      	movs	r2, #16
 8004258:	4013      	ands	r3, r2
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800425e:	2200      	movs	r2, #0
 8004260:	2100      	movs	r1, #0
 8004262:	2011      	movs	r0, #17
 8004264:	f000 fd40 	bl	8004ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8004268:	2011      	movs	r0, #17
 800426a:	f000 fd52 	bl	8004d12 <HAL_NVIC_EnableIRQ>
}
 800426e:	e02e      	b.n	80042ce <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM14)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a1c      	ldr	r2, [pc, #112]	; (80042e8 <HAL_TIM_Base_MspInit+0x110>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d116      	bne.n	80042a8 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800427a:	4b18      	ldr	r3, [pc, #96]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 800427c:	69da      	ldr	r2, [r3, #28]
 800427e:	4b17      	ldr	r3, [pc, #92]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 8004280:	2180      	movs	r1, #128	; 0x80
 8004282:	0049      	lsls	r1, r1, #1
 8004284:	430a      	orrs	r2, r1
 8004286:	61da      	str	r2, [r3, #28]
 8004288:	4b14      	ldr	r3, [pc, #80]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 800428a:	69da      	ldr	r2, [r3, #28]
 800428c:	2380      	movs	r3, #128	; 0x80
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	4013      	ands	r3, r2
 8004292:	613b      	str	r3, [r7, #16]
 8004294:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8004296:	2200      	movs	r2, #0
 8004298:	2100      	movs	r1, #0
 800429a:	2013      	movs	r0, #19
 800429c:	f000 fd24 	bl	8004ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80042a0:	2013      	movs	r0, #19
 80042a2:	f000 fd36 	bl	8004d12 <HAL_NVIC_EnableIRQ>
}
 80042a6:	e012      	b.n	80042ce <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM15)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a0f      	ldr	r2, [pc, #60]	; (80042ec <HAL_TIM_Base_MspInit+0x114>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d10d      	bne.n	80042ce <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80042b2:	4b0a      	ldr	r3, [pc, #40]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 80042b4:	699a      	ldr	r2, [r3, #24]
 80042b6:	4b09      	ldr	r3, [pc, #36]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 80042b8:	2180      	movs	r1, #128	; 0x80
 80042ba:	0249      	lsls	r1, r1, #9
 80042bc:	430a      	orrs	r2, r1
 80042be:	619a      	str	r2, [r3, #24]
 80042c0:	4b06      	ldr	r3, [pc, #24]	; (80042dc <HAL_TIM_Base_MspInit+0x104>)
 80042c2:	699a      	ldr	r2, [r3, #24]
 80042c4:	2380      	movs	r3, #128	; 0x80
 80042c6:	025b      	lsls	r3, r3, #9
 80042c8:	4013      	ands	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
 80042cc:	68fb      	ldr	r3, [r7, #12]
}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	46bd      	mov	sp, r7
 80042d2:	b008      	add	sp, #32
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	46c0      	nop			; (mov r8, r8)
 80042d8:	40012c00 	.word	0x40012c00
 80042dc:	40021000 	.word	0x40021000
 80042e0:	40000400 	.word	0x40000400
 80042e4:	40001000 	.word	0x40001000
 80042e8:	40002000 	.word	0x40002000
 80042ec:	40014000 	.word	0x40014000

080042f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b088      	sub	sp, #32
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f8:	230c      	movs	r3, #12
 80042fa:	18fb      	adds	r3, r7, r3
 80042fc:	0018      	movs	r0, r3
 80042fe:	2314      	movs	r3, #20
 8004300:	001a      	movs	r2, r3
 8004302:	2100      	movs	r1, #0
 8004304:	f004 f846 	bl	8008394 <memset>
  if(timHandle->Instance==TIM1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a16      	ldr	r2, [pc, #88]	; (8004368 <HAL_TIM_MspPostInit+0x78>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d125      	bne.n	800435e <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004312:	4b16      	ldr	r3, [pc, #88]	; (800436c <HAL_TIM_MspPostInit+0x7c>)
 8004314:	695a      	ldr	r2, [r3, #20]
 8004316:	4b15      	ldr	r3, [pc, #84]	; (800436c <HAL_TIM_MspPostInit+0x7c>)
 8004318:	2180      	movs	r1, #128	; 0x80
 800431a:	0289      	lsls	r1, r1, #10
 800431c:	430a      	orrs	r2, r1
 800431e:	615a      	str	r2, [r3, #20]
 8004320:	4b12      	ldr	r3, [pc, #72]	; (800436c <HAL_TIM_MspPostInit+0x7c>)
 8004322:	695a      	ldr	r2, [r3, #20]
 8004324:	2380      	movs	r3, #128	; 0x80
 8004326:	029b      	lsls	r3, r3, #10
 8004328:	4013      	ands	r3, r2
 800432a:	60bb      	str	r3, [r7, #8]
 800432c:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = LEDR_Pin|LEDG_Pin|LEDB_Pin|LEDW_Pin;
 800432e:	210c      	movs	r1, #12
 8004330:	187b      	adds	r3, r7, r1
 8004332:	22f0      	movs	r2, #240	; 0xf0
 8004334:	0112      	lsls	r2, r2, #4
 8004336:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004338:	187b      	adds	r3, r7, r1
 800433a:	2202      	movs	r2, #2
 800433c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433e:	187b      	adds	r3, r7, r1
 8004340:	2200      	movs	r2, #0
 8004342:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004344:	187b      	adds	r3, r7, r1
 8004346:	2200      	movs	r2, #0
 8004348:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800434a:	187b      	adds	r3, r7, r1
 800434c:	2202      	movs	r2, #2
 800434e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004350:	187a      	adds	r2, r7, r1
 8004352:	2390      	movs	r3, #144	; 0x90
 8004354:	05db      	lsls	r3, r3, #23
 8004356:	0011      	movs	r1, r2
 8004358:	0018      	movs	r0, r3
 800435a:	f000 fd3d 	bl	8004dd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	46bd      	mov	sp, r7
 8004362:	b008      	add	sp, #32
 8004364:	bd80      	pop	{r7, pc}
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	40012c00 	.word	0x40012c00
 800436c:	40021000 	.word	0x40021000

08004370 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8004374:	4b14      	ldr	r3, [pc, #80]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 8004376:	4a15      	ldr	r2, [pc, #84]	; (80043cc <MX_USART1_UART_Init+0x5c>)
 8004378:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800437a:	4b13      	ldr	r3, [pc, #76]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 800437c:	2296      	movs	r2, #150	; 0x96
 800437e:	0212      	lsls	r2, r2, #8
 8004380:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004382:	4b11      	ldr	r3, [pc, #68]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 8004384:	2200      	movs	r2, #0
 8004386:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004388:	4b0f      	ldr	r3, [pc, #60]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 800438a:	2200      	movs	r2, #0
 800438c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800438e:	4b0e      	ldr	r3, [pc, #56]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 8004390:	2200      	movs	r2, #0
 8004392:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004394:	4b0c      	ldr	r3, [pc, #48]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 8004396:	220c      	movs	r2, #12
 8004398:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800439a:	4b0b      	ldr	r3, [pc, #44]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 800439c:	2200      	movs	r2, #0
 800439e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80043a0:	4b09      	ldr	r3, [pc, #36]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043a6:	4b08      	ldr	r3, [pc, #32]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043ac:	4b06      	ldr	r3, [pc, #24]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80043b2:	4b05      	ldr	r3, [pc, #20]	; (80043c8 <MX_USART1_UART_Init+0x58>)
 80043b4:	0018      	movs	r0, r3
 80043b6:	f003 fc5b 	bl	8007c70 <HAL_UART_Init>
 80043ba:	1e03      	subs	r3, r0, #0
 80043bc:	d001      	beq.n	80043c2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80043be:	f7fd fcd1 	bl	8001d64 <Error_Handler>
  }

}
 80043c2:	46c0      	nop			; (mov r8, r8)
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	2000063c 	.word	0x2000063c
 80043cc:	40013800 	.word	0x40013800

080043d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b08a      	sub	sp, #40	; 0x28
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043d8:	2314      	movs	r3, #20
 80043da:	18fb      	adds	r3, r7, r3
 80043dc:	0018      	movs	r0, r3
 80043de:	2314      	movs	r3, #20
 80043e0:	001a      	movs	r2, r3
 80043e2:	2100      	movs	r1, #0
 80043e4:	f003 ffd6 	bl	8008394 <memset>
  if(uartHandle->Instance==USART1)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a1c      	ldr	r2, [pc, #112]	; (8004460 <HAL_UART_MspInit+0x90>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d131      	bne.n	8004456 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043f2:	4b1c      	ldr	r3, [pc, #112]	; (8004464 <HAL_UART_MspInit+0x94>)
 80043f4:	699a      	ldr	r2, [r3, #24]
 80043f6:	4b1b      	ldr	r3, [pc, #108]	; (8004464 <HAL_UART_MspInit+0x94>)
 80043f8:	2180      	movs	r1, #128	; 0x80
 80043fa:	01c9      	lsls	r1, r1, #7
 80043fc:	430a      	orrs	r2, r1
 80043fe:	619a      	str	r2, [r3, #24]
 8004400:	4b18      	ldr	r3, [pc, #96]	; (8004464 <HAL_UART_MspInit+0x94>)
 8004402:	699a      	ldr	r2, [r3, #24]
 8004404:	2380      	movs	r3, #128	; 0x80
 8004406:	01db      	lsls	r3, r3, #7
 8004408:	4013      	ands	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
 800440c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800440e:	4b15      	ldr	r3, [pc, #84]	; (8004464 <HAL_UART_MspInit+0x94>)
 8004410:	695a      	ldr	r2, [r3, #20]
 8004412:	4b14      	ldr	r3, [pc, #80]	; (8004464 <HAL_UART_MspInit+0x94>)
 8004414:	2180      	movs	r1, #128	; 0x80
 8004416:	02c9      	lsls	r1, r1, #11
 8004418:	430a      	orrs	r2, r1
 800441a:	615a      	str	r2, [r3, #20]
 800441c:	4b11      	ldr	r3, [pc, #68]	; (8004464 <HAL_UART_MspInit+0x94>)
 800441e:	695a      	ldr	r2, [r3, #20]
 8004420:	2380      	movs	r3, #128	; 0x80
 8004422:	02db      	lsls	r3, r3, #11
 8004424:	4013      	ands	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800442a:	2114      	movs	r1, #20
 800442c:	187b      	adds	r3, r7, r1
 800442e:	22c0      	movs	r2, #192	; 0xc0
 8004430:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004432:	187b      	adds	r3, r7, r1
 8004434:	2202      	movs	r2, #2
 8004436:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004438:	187b      	adds	r3, r7, r1
 800443a:	2200      	movs	r2, #0
 800443c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800443e:	187b      	adds	r3, r7, r1
 8004440:	2203      	movs	r2, #3
 8004442:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8004444:	187b      	adds	r3, r7, r1
 8004446:	2200      	movs	r2, #0
 8004448:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800444a:	187b      	adds	r3, r7, r1
 800444c:	4a06      	ldr	r2, [pc, #24]	; (8004468 <HAL_UART_MspInit+0x98>)
 800444e:	0019      	movs	r1, r3
 8004450:	0010      	movs	r0, r2
 8004452:	f000 fcc1 	bl	8004dd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	46bd      	mov	sp, r7
 800445a:	b00a      	add	sp, #40	; 0x28
 800445c:	bd80      	pop	{r7, pc}
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	40013800 	.word	0x40013800
 8004464:	40021000 	.word	0x40021000
 8004468:	48000400 	.word	0x48000400

0800446c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004470:	46c0      	nop			; (mov r8, r8)
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
	...

08004478 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800447c:	4b07      	ldr	r3, [pc, #28]	; (800449c <HAL_Init+0x24>)
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	4b06      	ldr	r3, [pc, #24]	; (800449c <HAL_Init+0x24>)
 8004482:	2110      	movs	r1, #16
 8004484:	430a      	orrs	r2, r1
 8004486:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004488:	2000      	movs	r0, #0
 800448a:	f000 f809 	bl	80044a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800448e:	f7ff fc51 	bl	8003d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004492:	2300      	movs	r3, #0
}
 8004494:	0018      	movs	r0, r3
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	46c0      	nop			; (mov r8, r8)
 800449c:	40022000 	.word	0x40022000

080044a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044a0:	b590      	push	{r4, r7, lr}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80044a8:	4b14      	ldr	r3, [pc, #80]	; (80044fc <HAL_InitTick+0x5c>)
 80044aa:	681c      	ldr	r4, [r3, #0]
 80044ac:	4b14      	ldr	r3, [pc, #80]	; (8004500 <HAL_InitTick+0x60>)
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	0019      	movs	r1, r3
 80044b2:	23fa      	movs	r3, #250	; 0xfa
 80044b4:	0098      	lsls	r0, r3, #2
 80044b6:	f7fb fe27 	bl	8000108 <__udivsi3>
 80044ba:	0003      	movs	r3, r0
 80044bc:	0019      	movs	r1, r3
 80044be:	0020      	movs	r0, r4
 80044c0:	f7fb fe22 	bl	8000108 <__udivsi3>
 80044c4:	0003      	movs	r3, r0
 80044c6:	0018      	movs	r0, r3
 80044c8:	f000 fc33 	bl	8004d32 <HAL_SYSTICK_Config>
 80044cc:	1e03      	subs	r3, r0, #0
 80044ce:	d001      	beq.n	80044d4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e00f      	b.n	80044f4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b03      	cmp	r3, #3
 80044d8:	d80b      	bhi.n	80044f2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80044da:	6879      	ldr	r1, [r7, #4]
 80044dc:	2301      	movs	r3, #1
 80044de:	425b      	negs	r3, r3
 80044e0:	2200      	movs	r2, #0
 80044e2:	0018      	movs	r0, r3
 80044e4:	f000 fc00 	bl	8004ce8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80044e8:	4b06      	ldr	r3, [pc, #24]	; (8004504 <HAL_InitTick+0x64>)
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
 80044f0:	e000      	b.n	80044f4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
}
 80044f4:	0018      	movs	r0, r3
 80044f6:	46bd      	mov	sp, r7
 80044f8:	b003      	add	sp, #12
 80044fa:	bd90      	pop	{r4, r7, pc}
 80044fc:	20000014 	.word	0x20000014
 8004500:	2000001c 	.word	0x2000001c
 8004504:	20000018 	.word	0x20000018

08004508 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800450c:	4b05      	ldr	r3, [pc, #20]	; (8004524 <HAL_IncTick+0x1c>)
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	001a      	movs	r2, r3
 8004512:	4b05      	ldr	r3, [pc, #20]	; (8004528 <HAL_IncTick+0x20>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	18d2      	adds	r2, r2, r3
 8004518:	4b03      	ldr	r3, [pc, #12]	; (8004528 <HAL_IncTick+0x20>)
 800451a:	601a      	str	r2, [r3, #0]
}
 800451c:	46c0      	nop			; (mov r8, r8)
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	46c0      	nop			; (mov r8, r8)
 8004524:	2000001c 	.word	0x2000001c
 8004528:	200006bc 	.word	0x200006bc

0800452c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
  return uwTick;
 8004530:	4b02      	ldr	r3, [pc, #8]	; (800453c <HAL_GetTick+0x10>)
 8004532:	681b      	ldr	r3, [r3, #0]
}
 8004534:	0018      	movs	r0, r3
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	46c0      	nop			; (mov r8, r8)
 800453c:	200006bc 	.word	0x200006bc

08004540 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004548:	f7ff fff0 	bl	800452c <HAL_GetTick>
 800454c:	0003      	movs	r3, r0
 800454e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	3301      	adds	r3, #1
 8004558:	d005      	beq.n	8004566 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800455a:	4b09      	ldr	r3, [pc, #36]	; (8004580 <HAL_Delay+0x40>)
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	001a      	movs	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	189b      	adds	r3, r3, r2
 8004564:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004566:	46c0      	nop			; (mov r8, r8)
 8004568:	f7ff ffe0 	bl	800452c <HAL_GetTick>
 800456c:	0002      	movs	r2, r0
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	429a      	cmp	r2, r3
 8004576:	d8f7      	bhi.n	8004568 <HAL_Delay+0x28>
  {
  }
}
 8004578:	46c0      	nop			; (mov r8, r8)
 800457a:	46bd      	mov	sp, r7
 800457c:	b004      	add	sp, #16
 800457e:	bd80      	pop	{r7, pc}
 8004580:	2000001c 	.word	0x2000001c

08004584 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800458c:	230f      	movs	r3, #15
 800458e:	18fb      	adds	r3, r7, r3
 8004590:	2200      	movs	r2, #0
 8004592:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d101      	bne.n	80045a2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e125      	b.n	80047ee <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10a      	bne.n	80045c0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2234      	movs	r2, #52	; 0x34
 80045b4:	2100      	movs	r1, #0
 80045b6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	0018      	movs	r0, r3
 80045bc:	f7fb ff7e 	bl	80004bc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c4:	2210      	movs	r2, #16
 80045c6:	4013      	ands	r3, r2
 80045c8:	d000      	beq.n	80045cc <HAL_ADC_Init+0x48>
 80045ca:	e103      	b.n	80047d4 <HAL_ADC_Init+0x250>
 80045cc:	230f      	movs	r3, #15
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d000      	beq.n	80045d8 <HAL_ADC_Init+0x54>
 80045d6:	e0fd      	b.n	80047d4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	2204      	movs	r2, #4
 80045e0:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80045e2:	d000      	beq.n	80045e6 <HAL_ADC_Init+0x62>
 80045e4:	e0f6      	b.n	80047d4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ea:	4a83      	ldr	r2, [pc, #524]	; (80047f8 <HAL_ADC_Init+0x274>)
 80045ec:	4013      	ands	r3, r2
 80045ee:	2202      	movs	r2, #2
 80045f0:	431a      	orrs	r2, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	2203      	movs	r2, #3
 80045fe:	4013      	ands	r3, r2
 8004600:	2b01      	cmp	r3, #1
 8004602:	d112      	bne.n	800462a <HAL_ADC_Init+0xa6>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2201      	movs	r2, #1
 800460c:	4013      	ands	r3, r2
 800460e:	2b01      	cmp	r3, #1
 8004610:	d009      	beq.n	8004626 <HAL_ADC_Init+0xa2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	68da      	ldr	r2, [r3, #12]
 8004618:	2380      	movs	r3, #128	; 0x80
 800461a:	021b      	lsls	r3, r3, #8
 800461c:	401a      	ands	r2, r3
 800461e:	2380      	movs	r3, #128	; 0x80
 8004620:	021b      	lsls	r3, r3, #8
 8004622:	429a      	cmp	r2, r3
 8004624:	d101      	bne.n	800462a <HAL_ADC_Init+0xa6>
 8004626:	2301      	movs	r3, #1
 8004628:	e000      	b.n	800462c <HAL_ADC_Init+0xa8>
 800462a:	2300      	movs	r3, #0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d116      	bne.n	800465e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	2218      	movs	r2, #24
 8004638:	4393      	bics	r3, r2
 800463a:	0019      	movs	r1, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	0899      	lsrs	r1, r3, #2
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685a      	ldr	r2, [r3, #4]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68da      	ldr	r2, [r3, #12]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4964      	ldr	r1, [pc, #400]	; (80047fc <HAL_ADC_Init+0x278>)
 800466a:	400a      	ands	r2, r1
 800466c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	7e1b      	ldrb	r3, [r3, #24]
 8004672:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	7e5b      	ldrb	r3, [r3, #25]
 8004678:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800467a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	7e9b      	ldrb	r3, [r3, #26]
 8004680:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004682:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004688:	2b01      	cmp	r3, #1
 800468a:	d002      	beq.n	8004692 <HAL_ADC_Init+0x10e>
 800468c:	2380      	movs	r3, #128	; 0x80
 800468e:	015b      	lsls	r3, r3, #5
 8004690:	e000      	b.n	8004694 <HAL_ADC_Init+0x110>
 8004692:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004694:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800469a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d101      	bne.n	80046a8 <HAL_ADC_Init+0x124>
 80046a4:	2304      	movs	r3, #4
 80046a6:	e000      	b.n	80046aa <HAL_ADC_Init+0x126>
 80046a8:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80046aa:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2124      	movs	r1, #36	; 0x24
 80046b0:	5c5b      	ldrb	r3, [r3, r1]
 80046b2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80046b4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	7edb      	ldrb	r3, [r3, #27]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d115      	bne.n	80046f0 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	7e9b      	ldrb	r3, [r3, #26]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d105      	bne.n	80046d8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2280      	movs	r2, #128	; 0x80
 80046d0:	0252      	lsls	r2, r2, #9
 80046d2:	4313      	orrs	r3, r2
 80046d4:	60bb      	str	r3, [r7, #8]
 80046d6:	e00b      	b.n	80046f0 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046dc:	2220      	movs	r2, #32
 80046de:	431a      	orrs	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046e8:	2201      	movs	r2, #1
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	23c2      	movs	r3, #194	; 0xc2
 80046f6:	33ff      	adds	r3, #255	; 0xff
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d007      	beq.n	800470c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004704:	4313      	orrs	r3, r2
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	4313      	orrs	r3, r2
 800470a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68d9      	ldr	r1, [r3, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	430a      	orrs	r2, r1
 800471a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004720:	2380      	movs	r3, #128	; 0x80
 8004722:	055b      	lsls	r3, r3, #21
 8004724:	429a      	cmp	r2, r3
 8004726:	d01b      	beq.n	8004760 <HAL_ADC_Init+0x1dc>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472c:	2b01      	cmp	r3, #1
 800472e:	d017      	beq.n	8004760 <HAL_ADC_Init+0x1dc>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004734:	2b02      	cmp	r3, #2
 8004736:	d013      	beq.n	8004760 <HAL_ADC_Init+0x1dc>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473c:	2b03      	cmp	r3, #3
 800473e:	d00f      	beq.n	8004760 <HAL_ADC_Init+0x1dc>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	2b04      	cmp	r3, #4
 8004746:	d00b      	beq.n	8004760 <HAL_ADC_Init+0x1dc>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474c:	2b05      	cmp	r3, #5
 800474e:	d007      	beq.n	8004760 <HAL_ADC_Init+0x1dc>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004754:	2b06      	cmp	r3, #6
 8004756:	d003      	beq.n	8004760 <HAL_ADC_Init+0x1dc>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475c:	2b07      	cmp	r3, #7
 800475e:	d112      	bne.n	8004786 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	695a      	ldr	r2, [r3, #20]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2107      	movs	r1, #7
 800476c:	438a      	bics	r2, r1
 800476e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6959      	ldr	r1, [r3, #20]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477a:	2207      	movs	r2, #7
 800477c:	401a      	ands	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	4a1c      	ldr	r2, [pc, #112]	; (8004800 <HAL_ADC_Init+0x27c>)
 800478e:	4013      	ands	r3, r2
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	429a      	cmp	r2, r3
 8004794:	d10b      	bne.n	80047ae <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a0:	2203      	movs	r2, #3
 80047a2:	4393      	bics	r3, r2
 80047a4:	2201      	movs	r2, #1
 80047a6:	431a      	orrs	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80047ac:	e01c      	b.n	80047e8 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b2:	2212      	movs	r2, #18
 80047b4:	4393      	bics	r3, r2
 80047b6:	2210      	movs	r2, #16
 80047b8:	431a      	orrs	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c2:	2201      	movs	r2, #1
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80047ca:	230f      	movs	r3, #15
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	2201      	movs	r2, #1
 80047d0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80047d2:	e009      	b.n	80047e8 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d8:	2210      	movs	r2, #16
 80047da:	431a      	orrs	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80047e0:	230f      	movs	r3, #15
 80047e2:	18fb      	adds	r3, r7, r3
 80047e4:	2201      	movs	r2, #1
 80047e6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80047e8:	230f      	movs	r3, #15
 80047ea:	18fb      	adds	r3, r7, r3
 80047ec:	781b      	ldrb	r3, [r3, #0]
}
 80047ee:	0018      	movs	r0, r3
 80047f0:	46bd      	mov	sp, r7
 80047f2:	b004      	add	sp, #16
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	46c0      	nop			; (mov r8, r8)
 80047f8:	fffffefd 	.word	0xfffffefd
 80047fc:	fffe0219 	.word	0xfffe0219
 8004800:	833fffe7 	.word	0x833fffe7

08004804 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2204      	movs	r2, #4
 8004814:	4013      	ands	r3, r2
 8004816:	2b04      	cmp	r3, #4
 8004818:	d106      	bne.n	8004828 <HAL_ADC_IRQHandler+0x24>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2204      	movs	r2, #4
 8004822:	4013      	ands	r3, r2
 8004824:	2b04      	cmp	r3, #4
 8004826:	d00d      	beq.n	8004844 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2208      	movs	r2, #8
 8004830:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8004832:	2b08      	cmp	r3, #8
 8004834:	d14f      	bne.n	80048d6 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	2208      	movs	r2, #8
 800483e:	4013      	ands	r3, r2
 8004840:	2b08      	cmp	r3, #8
 8004842:	d148      	bne.n	80048d6 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004848:	2210      	movs	r2, #16
 800484a:	4013      	ands	r3, r2
 800484c:	d106      	bne.n	800485c <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004852:	2280      	movs	r2, #128	; 0x80
 8004854:	0092      	lsls	r2, r2, #2
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	23c0      	movs	r3, #192	; 0xc0
 8004864:	011b      	lsls	r3, r3, #4
 8004866:	4013      	ands	r3, r2
 8004868:	d12d      	bne.n	80048c6 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800486e:	2b00      	cmp	r3, #0
 8004870:	d129      	bne.n	80048c6 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2208      	movs	r2, #8
 800487a:	4013      	ands	r3, r2
 800487c:	2b08      	cmp	r3, #8
 800487e:	d122      	bne.n	80048c6 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	2204      	movs	r2, #4
 8004888:	4013      	ands	r3, r2
 800488a:	d110      	bne.n	80048ae <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	210c      	movs	r1, #12
 8004898:	438a      	bics	r2, r1
 800489a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a0:	4a33      	ldr	r2, [pc, #204]	; (8004970 <HAL_ADC_IRQHandler+0x16c>)
 80048a2:	4013      	ands	r3, r2
 80048a4:	2201      	movs	r2, #1
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	639a      	str	r2, [r3, #56]	; 0x38
 80048ac:	e00b      	b.n	80048c6 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b2:	2220      	movs	r2, #32
 80048b4:	431a      	orrs	r2, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048be:	2201      	movs	r2, #1
 80048c0:	431a      	orrs	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	0018      	movs	r0, r3
 80048ca:	f000 f853 	bl	8004974 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	220c      	movs	r2, #12
 80048d4:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2280      	movs	r2, #128	; 0x80
 80048de:	4013      	ands	r3, r2
 80048e0:	2b80      	cmp	r3, #128	; 0x80
 80048e2:	d115      	bne.n	8004910 <HAL_ADC_IRQHandler+0x10c>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2280      	movs	r2, #128	; 0x80
 80048ec:	4013      	ands	r3, r2
 80048ee:	2b80      	cmp	r3, #128	; 0x80
 80048f0:	d10e      	bne.n	8004910 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f6:	2280      	movs	r2, #128	; 0x80
 80048f8:	0252      	lsls	r2, r2, #9
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	0018      	movs	r0, r3
 8004904:	f000 f83e 	bl	8004984 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2280      	movs	r2, #128	; 0x80
 800490e:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2210      	movs	r2, #16
 8004918:	4013      	ands	r3, r2
 800491a:	2b10      	cmp	r3, #16
 800491c:	d123      	bne.n	8004966 <HAL_ADC_IRQHandler+0x162>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	2210      	movs	r2, #16
 8004926:	4013      	ands	r3, r2
 8004928:	2b10      	cmp	r3, #16
 800492a:	d11c      	bne.n	8004966 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004930:	2b01      	cmp	r3, #1
 8004932:	d006      	beq.n	8004942 <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	2201      	movs	r2, #1
 800493c:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 800493e:	2b01      	cmp	r3, #1
 8004940:	d10d      	bne.n	800495e <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004946:	2202      	movs	r2, #2
 8004948:	431a      	orrs	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2210      	movs	r2, #16
 8004954:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	0018      	movs	r0, r3
 800495a:	f000 f81b 	bl	8004994 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2210      	movs	r2, #16
 8004964:	601a      	str	r2, [r3, #0]
  }

}
 8004966:	46c0      	nop			; (mov r8, r8)
 8004968:	46bd      	mov	sp, r7
 800496a:	b002      	add	sp, #8
 800496c:	bd80      	pop	{r7, pc}
 800496e:	46c0      	nop			; (mov r8, r8)
 8004970:	fffffefe 	.word	0xfffffefe

08004974 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800497c:	46c0      	nop			; (mov r8, r8)
 800497e:	46bd      	mov	sp, r7
 8004980:	b002      	add	sp, #8
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 800498c:	46c0      	nop			; (mov r8, r8)
 800498e:	46bd      	mov	sp, r7
 8004990:	b002      	add	sp, #8
 8004992:	bd80      	pop	{r7, pc}

08004994 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800499c:	46c0      	nop			; (mov r8, r8)
 800499e:	46bd      	mov	sp, r7
 80049a0:	b002      	add	sp, #8
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049ae:	230f      	movs	r3, #15
 80049b0:	18fb      	adds	r3, r7, r3
 80049b2:	2200      	movs	r2, #0
 80049b4:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80049b6:	2300      	movs	r3, #0
 80049b8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049be:	2380      	movs	r3, #128	; 0x80
 80049c0:	055b      	lsls	r3, r3, #21
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d011      	beq.n	80049ea <HAL_ADC_ConfigChannel+0x46>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d00d      	beq.n	80049ea <HAL_ADC_ConfigChannel+0x46>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d009      	beq.n	80049ea <HAL_ADC_ConfigChannel+0x46>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049da:	2b03      	cmp	r3, #3
 80049dc:	d005      	beq.n	80049ea <HAL_ADC_ConfigChannel+0x46>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d001      	beq.n	80049ea <HAL_ADC_ConfigChannel+0x46>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2234      	movs	r2, #52	; 0x34
 80049ee:	5c9b      	ldrb	r3, [r3, r2]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d101      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x54>
 80049f4:	2302      	movs	r3, #2
 80049f6:	e0bb      	b.n	8004b70 <HAL_ADC_ConfigChannel+0x1cc>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2234      	movs	r2, #52	; 0x34
 80049fc:	2101      	movs	r1, #1
 80049fe:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	2204      	movs	r2, #4
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d000      	beq.n	8004a0e <HAL_ADC_ConfigChannel+0x6a>
 8004a0c:	e09f      	b.n	8004b4e <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	4a59      	ldr	r2, [pc, #356]	; (8004b78 <HAL_ADC_ConfigChannel+0x1d4>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d100      	bne.n	8004a1a <HAL_ADC_ConfigChannel+0x76>
 8004a18:	e077      	b.n	8004b0a <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2201      	movs	r2, #1
 8004a26:	409a      	lsls	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a34:	2380      	movs	r3, #128	; 0x80
 8004a36:	055b      	lsls	r3, r3, #21
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d037      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d033      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d02f      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a50:	2b03      	cmp	r3, #3
 8004a52:	d02b      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a58:	2b04      	cmp	r3, #4
 8004a5a:	d027      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a60:	2b05      	cmp	r3, #5
 8004a62:	d023      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a68:	2b06      	cmp	r3, #6
 8004a6a:	d01f      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a70:	2b07      	cmp	r3, #7
 8004a72:	d01b      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	689a      	ldr	r2, [r3, #8]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	2107      	movs	r1, #7
 8004a80:	400b      	ands	r3, r1
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d012      	beq.n	8004aac <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	695a      	ldr	r2, [r3, #20]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2107      	movs	r1, #7
 8004a92:	438a      	bics	r2, r1
 8004a94:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6959      	ldr	r1, [r3, #20]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	2207      	movs	r2, #7
 8004aa2:	401a      	ands	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2b10      	cmp	r3, #16
 8004ab2:	d003      	beq.n	8004abc <HAL_ADC_ConfigChannel+0x118>
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2b11      	cmp	r3, #17
 8004aba:	d152      	bne.n	8004b62 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004abc:	4b2f      	ldr	r3, [pc, #188]	; (8004b7c <HAL_ADC_ConfigChannel+0x1d8>)
 8004abe:	6819      	ldr	r1, [r3, #0]
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2b10      	cmp	r3, #16
 8004ac6:	d102      	bne.n	8004ace <HAL_ADC_ConfigChannel+0x12a>
 8004ac8:	2380      	movs	r3, #128	; 0x80
 8004aca:	041b      	lsls	r3, r3, #16
 8004acc:	e001      	b.n	8004ad2 <HAL_ADC_ConfigChannel+0x12e>
 8004ace:	2380      	movs	r3, #128	; 0x80
 8004ad0:	03db      	lsls	r3, r3, #15
 8004ad2:	4a2a      	ldr	r2, [pc, #168]	; (8004b7c <HAL_ADC_ConfigChannel+0x1d8>)
 8004ad4:	430b      	orrs	r3, r1
 8004ad6:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2b10      	cmp	r3, #16
 8004ade:	d140      	bne.n	8004b62 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004ae0:	4b27      	ldr	r3, [pc, #156]	; (8004b80 <HAL_ADC_ConfigChannel+0x1dc>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4927      	ldr	r1, [pc, #156]	; (8004b84 <HAL_ADC_ConfigChannel+0x1e0>)
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	f7fb fb0e 	bl	8000108 <__udivsi3>
 8004aec:	0003      	movs	r3, r0
 8004aee:	001a      	movs	r2, r3
 8004af0:	0013      	movs	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	189b      	adds	r3, r3, r2
 8004af6:	005b      	lsls	r3, r3, #1
 8004af8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004afa:	e002      	b.n	8004b02 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1f9      	bne.n	8004afc <HAL_ADC_ConfigChannel+0x158>
 8004b08:	e02b      	b.n	8004b62 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2101      	movs	r1, #1
 8004b16:	4099      	lsls	r1, r3
 8004b18:	000b      	movs	r3, r1
 8004b1a:	43d9      	mvns	r1, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	400a      	ands	r2, r1
 8004b22:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b10      	cmp	r3, #16
 8004b2a:	d003      	beq.n	8004b34 <HAL_ADC_ConfigChannel+0x190>
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b11      	cmp	r3, #17
 8004b32:	d116      	bne.n	8004b62 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004b34:	4b11      	ldr	r3, [pc, #68]	; (8004b7c <HAL_ADC_ConfigChannel+0x1d8>)
 8004b36:	6819      	ldr	r1, [r3, #0]
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2b10      	cmp	r3, #16
 8004b3e:	d101      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x1a0>
 8004b40:	4a11      	ldr	r2, [pc, #68]	; (8004b88 <HAL_ADC_ConfigChannel+0x1e4>)
 8004b42:	e000      	b.n	8004b46 <HAL_ADC_ConfigChannel+0x1a2>
 8004b44:	4a11      	ldr	r2, [pc, #68]	; (8004b8c <HAL_ADC_ConfigChannel+0x1e8>)
 8004b46:	4b0d      	ldr	r3, [pc, #52]	; (8004b7c <HAL_ADC_ConfigChannel+0x1d8>)
 8004b48:	400a      	ands	r2, r1
 8004b4a:	601a      	str	r2, [r3, #0]
 8004b4c:	e009      	b.n	8004b62 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b52:	2220      	movs	r2, #32
 8004b54:	431a      	orrs	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8004b5a:	230f      	movs	r3, #15
 8004b5c:	18fb      	adds	r3, r7, r3
 8004b5e:	2201      	movs	r2, #1
 8004b60:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2234      	movs	r2, #52	; 0x34
 8004b66:	2100      	movs	r1, #0
 8004b68:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004b6a:	230f      	movs	r3, #15
 8004b6c:	18fb      	adds	r3, r7, r3
 8004b6e:	781b      	ldrb	r3, [r3, #0]
}
 8004b70:	0018      	movs	r0, r3
 8004b72:	46bd      	mov	sp, r7
 8004b74:	b004      	add	sp, #16
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	00001001 	.word	0x00001001
 8004b7c:	40012708 	.word	0x40012708
 8004b80:	20000014 	.word	0x20000014
 8004b84:	000f4240 	.word	0x000f4240
 8004b88:	ff7fffff 	.word	0xff7fffff
 8004b8c:	ffbfffff 	.word	0xffbfffff

08004b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	0002      	movs	r2, r0
 8004b98:	1dfb      	adds	r3, r7, #7
 8004b9a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004b9c:	1dfb      	adds	r3, r7, #7
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b7f      	cmp	r3, #127	; 0x7f
 8004ba2:	d809      	bhi.n	8004bb8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ba4:	1dfb      	adds	r3, r7, #7
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	001a      	movs	r2, r3
 8004baa:	231f      	movs	r3, #31
 8004bac:	401a      	ands	r2, r3
 8004bae:	4b04      	ldr	r3, [pc, #16]	; (8004bc0 <__NVIC_EnableIRQ+0x30>)
 8004bb0:	2101      	movs	r1, #1
 8004bb2:	4091      	lsls	r1, r2
 8004bb4:	000a      	movs	r2, r1
 8004bb6:	601a      	str	r2, [r3, #0]
  }
}
 8004bb8:	46c0      	nop			; (mov r8, r8)
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	b002      	add	sp, #8
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	e000e100 	.word	0xe000e100

08004bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bc4:	b590      	push	{r4, r7, lr}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	0002      	movs	r2, r0
 8004bcc:	6039      	str	r1, [r7, #0]
 8004bce:	1dfb      	adds	r3, r7, #7
 8004bd0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004bd2:	1dfb      	adds	r3, r7, #7
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	2b7f      	cmp	r3, #127	; 0x7f
 8004bd8:	d828      	bhi.n	8004c2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004bda:	4a2f      	ldr	r2, [pc, #188]	; (8004c98 <__NVIC_SetPriority+0xd4>)
 8004bdc:	1dfb      	adds	r3, r7, #7
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	b25b      	sxtb	r3, r3
 8004be2:	089b      	lsrs	r3, r3, #2
 8004be4:	33c0      	adds	r3, #192	; 0xc0
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	589b      	ldr	r3, [r3, r2]
 8004bea:	1dfa      	adds	r2, r7, #7
 8004bec:	7812      	ldrb	r2, [r2, #0]
 8004bee:	0011      	movs	r1, r2
 8004bf0:	2203      	movs	r2, #3
 8004bf2:	400a      	ands	r2, r1
 8004bf4:	00d2      	lsls	r2, r2, #3
 8004bf6:	21ff      	movs	r1, #255	; 0xff
 8004bf8:	4091      	lsls	r1, r2
 8004bfa:	000a      	movs	r2, r1
 8004bfc:	43d2      	mvns	r2, r2
 8004bfe:	401a      	ands	r2, r3
 8004c00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	019b      	lsls	r3, r3, #6
 8004c06:	22ff      	movs	r2, #255	; 0xff
 8004c08:	401a      	ands	r2, r3
 8004c0a:	1dfb      	adds	r3, r7, #7
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	0018      	movs	r0, r3
 8004c10:	2303      	movs	r3, #3
 8004c12:	4003      	ands	r3, r0
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c18:	481f      	ldr	r0, [pc, #124]	; (8004c98 <__NVIC_SetPriority+0xd4>)
 8004c1a:	1dfb      	adds	r3, r7, #7
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	b25b      	sxtb	r3, r3
 8004c20:	089b      	lsrs	r3, r3, #2
 8004c22:	430a      	orrs	r2, r1
 8004c24:	33c0      	adds	r3, #192	; 0xc0
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004c2a:	e031      	b.n	8004c90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c2c:	4a1b      	ldr	r2, [pc, #108]	; (8004c9c <__NVIC_SetPriority+0xd8>)
 8004c2e:	1dfb      	adds	r3, r7, #7
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	0019      	movs	r1, r3
 8004c34:	230f      	movs	r3, #15
 8004c36:	400b      	ands	r3, r1
 8004c38:	3b08      	subs	r3, #8
 8004c3a:	089b      	lsrs	r3, r3, #2
 8004c3c:	3306      	adds	r3, #6
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	18d3      	adds	r3, r2, r3
 8004c42:	3304      	adds	r3, #4
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	1dfa      	adds	r2, r7, #7
 8004c48:	7812      	ldrb	r2, [r2, #0]
 8004c4a:	0011      	movs	r1, r2
 8004c4c:	2203      	movs	r2, #3
 8004c4e:	400a      	ands	r2, r1
 8004c50:	00d2      	lsls	r2, r2, #3
 8004c52:	21ff      	movs	r1, #255	; 0xff
 8004c54:	4091      	lsls	r1, r2
 8004c56:	000a      	movs	r2, r1
 8004c58:	43d2      	mvns	r2, r2
 8004c5a:	401a      	ands	r2, r3
 8004c5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	019b      	lsls	r3, r3, #6
 8004c62:	22ff      	movs	r2, #255	; 0xff
 8004c64:	401a      	ands	r2, r3
 8004c66:	1dfb      	adds	r3, r7, #7
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	4003      	ands	r3, r0
 8004c70:	00db      	lsls	r3, r3, #3
 8004c72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c74:	4809      	ldr	r0, [pc, #36]	; (8004c9c <__NVIC_SetPriority+0xd8>)
 8004c76:	1dfb      	adds	r3, r7, #7
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	001c      	movs	r4, r3
 8004c7c:	230f      	movs	r3, #15
 8004c7e:	4023      	ands	r3, r4
 8004c80:	3b08      	subs	r3, #8
 8004c82:	089b      	lsrs	r3, r3, #2
 8004c84:	430a      	orrs	r2, r1
 8004c86:	3306      	adds	r3, #6
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	18c3      	adds	r3, r0, r3
 8004c8c:	3304      	adds	r3, #4
 8004c8e:	601a      	str	r2, [r3, #0]
}
 8004c90:	46c0      	nop			; (mov r8, r8)
 8004c92:	46bd      	mov	sp, r7
 8004c94:	b003      	add	sp, #12
 8004c96:	bd90      	pop	{r4, r7, pc}
 8004c98:	e000e100 	.word	0xe000e100
 8004c9c:	e000ed00 	.word	0xe000ed00

08004ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	3b01      	subs	r3, #1
 8004cac:	4a0c      	ldr	r2, [pc, #48]	; (8004ce0 <SysTick_Config+0x40>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d901      	bls.n	8004cb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e010      	b.n	8004cd8 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	; (8004ce4 <SysTick_Config+0x44>)
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	3a01      	subs	r2, #1
 8004cbc:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	425b      	negs	r3, r3
 8004cc2:	2103      	movs	r1, #3
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f7ff ff7d 	bl	8004bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cca:	4b06      	ldr	r3, [pc, #24]	; (8004ce4 <SysTick_Config+0x44>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cd0:	4b04      	ldr	r3, [pc, #16]	; (8004ce4 <SysTick_Config+0x44>)
 8004cd2:	2207      	movs	r2, #7
 8004cd4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	0018      	movs	r0, r3
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	b002      	add	sp, #8
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	00ffffff 	.word	0x00ffffff
 8004ce4:	e000e010 	.word	0xe000e010

08004ce8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60b9      	str	r1, [r7, #8]
 8004cf0:	607a      	str	r2, [r7, #4]
 8004cf2:	210f      	movs	r1, #15
 8004cf4:	187b      	adds	r3, r7, r1
 8004cf6:	1c02      	adds	r2, r0, #0
 8004cf8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	187b      	adds	r3, r7, r1
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	b25b      	sxtb	r3, r3
 8004d02:	0011      	movs	r1, r2
 8004d04:	0018      	movs	r0, r3
 8004d06:	f7ff ff5d 	bl	8004bc4 <__NVIC_SetPriority>
}
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	b004      	add	sp, #16
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b082      	sub	sp, #8
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	0002      	movs	r2, r0
 8004d1a:	1dfb      	adds	r3, r7, #7
 8004d1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d1e:	1dfb      	adds	r3, r7, #7
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	b25b      	sxtb	r3, r3
 8004d24:	0018      	movs	r0, r3
 8004d26:	f7ff ff33 	bl	8004b90 <__NVIC_EnableIRQ>
}
 8004d2a:	46c0      	nop			; (mov r8, r8)
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	b002      	add	sp, #8
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b082      	sub	sp, #8
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f7ff ffaf 	bl	8004ca0 <SysTick_Config>
 8004d42:	0003      	movs	r3, r0
}
 8004d44:	0018      	movs	r0, r3
 8004d46:	46bd      	mov	sp, r7
 8004d48:	b002      	add	sp, #8
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d54:	230f      	movs	r3, #15
 8004d56:	18fb      	adds	r3, r7, r3
 8004d58:	2200      	movs	r2, #0
 8004d5a:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2221      	movs	r2, #33	; 0x21
 8004d60:	5c9b      	ldrb	r3, [r3, r2]
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d007      	beq.n	8004d78 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2204      	movs	r2, #4
 8004d6c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004d6e:	230f      	movs	r3, #15
 8004d70:	18fb      	adds	r3, r7, r3
 8004d72:	2201      	movs	r2, #1
 8004d74:	701a      	strb	r2, [r3, #0]
 8004d76:	e028      	b.n	8004dca <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	210e      	movs	r1, #14
 8004d84:	438a      	bics	r2, r1
 8004d86:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2101      	movs	r1, #1
 8004d94:	438a      	bics	r2, r1
 8004d96:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da0:	2101      	movs	r1, #1
 8004da2:	4091      	lsls	r1, r2
 8004da4:	000a      	movs	r2, r1
 8004da6:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2221      	movs	r2, #33	; 0x21
 8004dac:	2101      	movs	r1, #1
 8004dae:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2220      	movs	r2, #32
 8004db4:	2100      	movs	r1, #0
 8004db6:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d004      	beq.n	8004dca <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	0010      	movs	r0, r2
 8004dc8:	4798      	blx	r3
    } 
  }
  return status;
 8004dca:	230f      	movs	r3, #15
 8004dcc:	18fb      	adds	r3, r7, r3
 8004dce:	781b      	ldrb	r3, [r3, #0]
}
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	b004      	add	sp, #16
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004de2:	2300      	movs	r3, #0
 8004de4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004de6:	e14f      	b.n	8005088 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2101      	movs	r1, #1
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4091      	lsls	r1, r2
 8004df2:	000a      	movs	r2, r1
 8004df4:	4013      	ands	r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d100      	bne.n	8004e00 <HAL_GPIO_Init+0x28>
 8004dfe:	e140      	b.n	8005082 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d003      	beq.n	8004e10 <HAL_GPIO_Init+0x38>
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	2b12      	cmp	r3, #18
 8004e0e:	d123      	bne.n	8004e58 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	08da      	lsrs	r2, r3, #3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	3208      	adds	r2, #8
 8004e18:	0092      	lsls	r2, r2, #2
 8004e1a:	58d3      	ldr	r3, [r2, r3]
 8004e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2207      	movs	r2, #7
 8004e22:	4013      	ands	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	220f      	movs	r2, #15
 8004e28:	409a      	lsls	r2, r3
 8004e2a:	0013      	movs	r3, r2
 8004e2c:	43da      	mvns	r2, r3
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	4013      	ands	r3, r2
 8004e32:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	691a      	ldr	r2, [r3, #16]
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	2107      	movs	r1, #7
 8004e3c:	400b      	ands	r3, r1
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	409a      	lsls	r2, r3
 8004e42:	0013      	movs	r3, r2
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	08da      	lsrs	r2, r3, #3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	3208      	adds	r2, #8
 8004e52:	0092      	lsls	r2, r2, #2
 8004e54:	6939      	ldr	r1, [r7, #16]
 8004e56:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	2203      	movs	r2, #3
 8004e64:	409a      	lsls	r2, r3
 8004e66:	0013      	movs	r3, r2
 8004e68:	43da      	mvns	r2, r3
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	2203      	movs	r2, #3
 8004e76:	401a      	ands	r2, r3
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	005b      	lsls	r3, r3, #1
 8004e7c:	409a      	lsls	r2, r3
 8004e7e:	0013      	movs	r3, r2
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d00b      	beq.n	8004eac <HAL_GPIO_Init+0xd4>
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d007      	beq.n	8004eac <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ea0:	2b11      	cmp	r3, #17
 8004ea2:	d003      	beq.n	8004eac <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	2b12      	cmp	r3, #18
 8004eaa:	d130      	bne.n	8004f0e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	005b      	lsls	r3, r3, #1
 8004eb6:	2203      	movs	r2, #3
 8004eb8:	409a      	lsls	r2, r3
 8004eba:	0013      	movs	r3, r2
 8004ebc:	43da      	mvns	r2, r3
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	68da      	ldr	r2, [r3, #12]
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	409a      	lsls	r2, r3
 8004ece:	0013      	movs	r3, r2
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	409a      	lsls	r2, r3
 8004ee8:	0013      	movs	r3, r2
 8004eea:	43da      	mvns	r2, r3
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	4013      	ands	r3, r2
 8004ef0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	091b      	lsrs	r3, r3, #4
 8004ef8:	2201      	movs	r2, #1
 8004efa:	401a      	ands	r2, r3
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	409a      	lsls	r2, r3
 8004f00:	0013      	movs	r3, r2
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	005b      	lsls	r3, r3, #1
 8004f18:	2203      	movs	r2, #3
 8004f1a:	409a      	lsls	r2, r3
 8004f1c:	0013      	movs	r3, r2
 8004f1e:	43da      	mvns	r2, r3
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4013      	ands	r3, r2
 8004f24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	409a      	lsls	r2, r3
 8004f30:	0013      	movs	r3, r2
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685a      	ldr	r2, [r3, #4]
 8004f42:	2380      	movs	r3, #128	; 0x80
 8004f44:	055b      	lsls	r3, r3, #21
 8004f46:	4013      	ands	r3, r2
 8004f48:	d100      	bne.n	8004f4c <HAL_GPIO_Init+0x174>
 8004f4a:	e09a      	b.n	8005082 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f4c:	4b54      	ldr	r3, [pc, #336]	; (80050a0 <HAL_GPIO_Init+0x2c8>)
 8004f4e:	699a      	ldr	r2, [r3, #24]
 8004f50:	4b53      	ldr	r3, [pc, #332]	; (80050a0 <HAL_GPIO_Init+0x2c8>)
 8004f52:	2101      	movs	r1, #1
 8004f54:	430a      	orrs	r2, r1
 8004f56:	619a      	str	r2, [r3, #24]
 8004f58:	4b51      	ldr	r3, [pc, #324]	; (80050a0 <HAL_GPIO_Init+0x2c8>)
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	4013      	ands	r3, r2
 8004f60:	60bb      	str	r3, [r7, #8]
 8004f62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004f64:	4a4f      	ldr	r2, [pc, #316]	; (80050a4 <HAL_GPIO_Init+0x2cc>)
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	089b      	lsrs	r3, r3, #2
 8004f6a:	3302      	adds	r3, #2
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	589b      	ldr	r3, [r3, r2]
 8004f70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	2203      	movs	r2, #3
 8004f76:	4013      	ands	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	220f      	movs	r2, #15
 8004f7c:	409a      	lsls	r2, r3
 8004f7e:	0013      	movs	r3, r2
 8004f80:	43da      	mvns	r2, r3
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	4013      	ands	r3, r2
 8004f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	2390      	movs	r3, #144	; 0x90
 8004f8c:	05db      	lsls	r3, r3, #23
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d013      	beq.n	8004fba <HAL_GPIO_Init+0x1e2>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a44      	ldr	r2, [pc, #272]	; (80050a8 <HAL_GPIO_Init+0x2d0>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d00d      	beq.n	8004fb6 <HAL_GPIO_Init+0x1de>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a43      	ldr	r2, [pc, #268]	; (80050ac <HAL_GPIO_Init+0x2d4>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d007      	beq.n	8004fb2 <HAL_GPIO_Init+0x1da>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a42      	ldr	r2, [pc, #264]	; (80050b0 <HAL_GPIO_Init+0x2d8>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d101      	bne.n	8004fae <HAL_GPIO_Init+0x1d6>
 8004faa:	2303      	movs	r3, #3
 8004fac:	e006      	b.n	8004fbc <HAL_GPIO_Init+0x1e4>
 8004fae:	2305      	movs	r3, #5
 8004fb0:	e004      	b.n	8004fbc <HAL_GPIO_Init+0x1e4>
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	e002      	b.n	8004fbc <HAL_GPIO_Init+0x1e4>
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e000      	b.n	8004fbc <HAL_GPIO_Init+0x1e4>
 8004fba:	2300      	movs	r3, #0
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	2103      	movs	r1, #3
 8004fc0:	400a      	ands	r2, r1
 8004fc2:	0092      	lsls	r2, r2, #2
 8004fc4:	4093      	lsls	r3, r2
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004fcc:	4935      	ldr	r1, [pc, #212]	; (80050a4 <HAL_GPIO_Init+0x2cc>)
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	089b      	lsrs	r3, r3, #2
 8004fd2:	3302      	adds	r3, #2
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004fda:	4b36      	ldr	r3, [pc, #216]	; (80050b4 <HAL_GPIO_Init+0x2dc>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	43da      	mvns	r2, r3
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	2380      	movs	r3, #128	; 0x80
 8004ff0:	025b      	lsls	r3, r3, #9
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	d003      	beq.n	8004ffe <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004ffe:	4b2d      	ldr	r3, [pc, #180]	; (80050b4 <HAL_GPIO_Init+0x2dc>)
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8005004:	4b2b      	ldr	r3, [pc, #172]	; (80050b4 <HAL_GPIO_Init+0x2dc>)
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	43da      	mvns	r2, r3
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	4013      	ands	r3, r2
 8005012:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	685a      	ldr	r2, [r3, #4]
 8005018:	2380      	movs	r3, #128	; 0x80
 800501a:	029b      	lsls	r3, r3, #10
 800501c:	4013      	ands	r3, r2
 800501e:	d003      	beq.n	8005028 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8005020:	693a      	ldr	r2, [r7, #16]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	4313      	orrs	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005028:	4b22      	ldr	r3, [pc, #136]	; (80050b4 <HAL_GPIO_Init+0x2dc>)
 800502a:	693a      	ldr	r2, [r7, #16]
 800502c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800502e:	4b21      	ldr	r3, [pc, #132]	; (80050b4 <HAL_GPIO_Init+0x2dc>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	43da      	mvns	r2, r3
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	4013      	ands	r3, r2
 800503c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	2380      	movs	r3, #128	; 0x80
 8005044:	035b      	lsls	r3, r3, #13
 8005046:	4013      	ands	r3, r2
 8005048:	d003      	beq.n	8005052 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	4313      	orrs	r3, r2
 8005050:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005052:	4b18      	ldr	r3, [pc, #96]	; (80050b4 <HAL_GPIO_Init+0x2dc>)
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005058:	4b16      	ldr	r3, [pc, #88]	; (80050b4 <HAL_GPIO_Init+0x2dc>)
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	43da      	mvns	r2, r3
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	4013      	ands	r3, r2
 8005066:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	2380      	movs	r3, #128	; 0x80
 800506e:	039b      	lsls	r3, r3, #14
 8005070:	4013      	ands	r3, r2
 8005072:	d003      	beq.n	800507c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	4313      	orrs	r3, r2
 800507a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800507c:	4b0d      	ldr	r3, [pc, #52]	; (80050b4 <HAL_GPIO_Init+0x2dc>)
 800507e:	693a      	ldr	r2, [r7, #16]
 8005080:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	3301      	adds	r3, #1
 8005086:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	40da      	lsrs	r2, r3
 8005090:	1e13      	subs	r3, r2, #0
 8005092:	d000      	beq.n	8005096 <HAL_GPIO_Init+0x2be>
 8005094:	e6a8      	b.n	8004de8 <HAL_GPIO_Init+0x10>
  } 
}
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	46bd      	mov	sp, r7
 800509a:	b006      	add	sp, #24
 800509c:	bd80      	pop	{r7, pc}
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	40021000 	.word	0x40021000
 80050a4:	40010000 	.word	0x40010000
 80050a8:	48000400 	.word	0x48000400
 80050ac:	48000800 	.word	0x48000800
 80050b0:	48000c00 	.word	0x48000c00
 80050b4:	40010400 	.word	0x40010400

080050b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	000a      	movs	r2, r1
 80050c2:	1cbb      	adds	r3, r7, #2
 80050c4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	1cba      	adds	r2, r7, #2
 80050cc:	8812      	ldrh	r2, [r2, #0]
 80050ce:	4013      	ands	r3, r2
 80050d0:	d004      	beq.n	80050dc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80050d2:	230f      	movs	r3, #15
 80050d4:	18fb      	adds	r3, r7, r3
 80050d6:	2201      	movs	r2, #1
 80050d8:	701a      	strb	r2, [r3, #0]
 80050da:	e003      	b.n	80050e4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050dc:	230f      	movs	r3, #15
 80050de:	18fb      	adds	r3, r7, r3
 80050e0:	2200      	movs	r2, #0
 80050e2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80050e4:	230f      	movs	r3, #15
 80050e6:	18fb      	adds	r3, r7, r3
 80050e8:	781b      	ldrb	r3, [r3, #0]
  }
 80050ea:	0018      	movs	r0, r3
 80050ec:	46bd      	mov	sp, r7
 80050ee:	b004      	add	sp, #16
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050f2:	b580      	push	{r7, lr}
 80050f4:	b082      	sub	sp, #8
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
 80050fa:	0008      	movs	r0, r1
 80050fc:	0011      	movs	r1, r2
 80050fe:	1cbb      	adds	r3, r7, #2
 8005100:	1c02      	adds	r2, r0, #0
 8005102:	801a      	strh	r2, [r3, #0]
 8005104:	1c7b      	adds	r3, r7, #1
 8005106:	1c0a      	adds	r2, r1, #0
 8005108:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800510a:	1c7b      	adds	r3, r7, #1
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d004      	beq.n	800511c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005112:	1cbb      	adds	r3, r7, #2
 8005114:	881a      	ldrh	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800511a:	e003      	b.n	8005124 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800511c:	1cbb      	adds	r3, r7, #2
 800511e:	881a      	ldrh	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005124:	46c0      	nop			; (mov r8, r8)
 8005126:	46bd      	mov	sp, r7
 8005128:	b002      	add	sp, #8
 800512a:	bd80      	pop	{r7, pc}

0800512c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e082      	b.n	8005244 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2241      	movs	r2, #65	; 0x41
 8005142:	5c9b      	ldrb	r3, [r3, r2]
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	d107      	bne.n	800515a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2240      	movs	r2, #64	; 0x40
 800514e:	2100      	movs	r1, #0
 8005150:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	0018      	movs	r0, r3
 8005156:	f7fb fba5 	bl	80008a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2241      	movs	r2, #65	; 0x41
 800515e:	2124      	movs	r1, #36	; 0x24
 8005160:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2101      	movs	r1, #1
 800516e:	438a      	bics	r2, r1
 8005170:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685a      	ldr	r2, [r3, #4]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4934      	ldr	r1, [pc, #208]	; (800524c <HAL_I2C_Init+0x120>)
 800517c:	400a      	ands	r2, r1
 800517e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689a      	ldr	r2, [r3, #8]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4931      	ldr	r1, [pc, #196]	; (8005250 <HAL_I2C_Init+0x124>)
 800518c:	400a      	ands	r2, r1
 800518e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d108      	bne.n	80051aa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689a      	ldr	r2, [r3, #8]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2180      	movs	r1, #128	; 0x80
 80051a2:	0209      	lsls	r1, r1, #8
 80051a4:	430a      	orrs	r2, r1
 80051a6:	609a      	str	r2, [r3, #8]
 80051a8:	e007      	b.n	80051ba <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2184      	movs	r1, #132	; 0x84
 80051b4:	0209      	lsls	r1, r1, #8
 80051b6:	430a      	orrs	r2, r1
 80051b8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d104      	bne.n	80051cc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2280      	movs	r2, #128	; 0x80
 80051c8:	0112      	lsls	r2, r2, #4
 80051ca:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	685a      	ldr	r2, [r3, #4]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	491f      	ldr	r1, [pc, #124]	; (8005254 <HAL_I2C_Init+0x128>)
 80051d8:	430a      	orrs	r2, r1
 80051da:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68da      	ldr	r2, [r3, #12]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	491a      	ldr	r1, [pc, #104]	; (8005250 <HAL_I2C_Init+0x124>)
 80051e8:	400a      	ands	r2, r1
 80051ea:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	691a      	ldr	r2, [r3, #16]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	431a      	orrs	r2, r3
 80051f6:	0011      	movs	r1, r2
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	021a      	lsls	r2, r3, #8
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	430a      	orrs	r2, r1
 8005204:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	69d9      	ldr	r1, [r3, #28]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a1a      	ldr	r2, [r3, #32]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	430a      	orrs	r2, r1
 8005214:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2101      	movs	r1, #1
 8005222:	430a      	orrs	r2, r1
 8005224:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2241      	movs	r2, #65	; 0x41
 8005230:	2120      	movs	r1, #32
 8005232:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2242      	movs	r2, #66	; 0x42
 800523e:	2100      	movs	r1, #0
 8005240:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	0018      	movs	r0, r3
 8005246:	46bd      	mov	sp, r7
 8005248:	b002      	add	sp, #8
 800524a:	bd80      	pop	{r7, pc}
 800524c:	f0ffffff 	.word	0xf0ffffff
 8005250:	ffff7fff 	.word	0xffff7fff
 8005254:	02008000 	.word	0x02008000

08005258 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005274:	2b00      	cmp	r3, #0
 8005276:	d005      	beq.n	8005284 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	68f9      	ldr	r1, [r7, #12]
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	4798      	blx	r3
  }
}
 8005284:	46c0      	nop			; (mov r8, r8)
 8005286:	46bd      	mov	sp, r7
 8005288:	b004      	add	sp, #16
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	0a1b      	lsrs	r3, r3, #8
 80052a8:	001a      	movs	r2, r3
 80052aa:	2301      	movs	r3, #1
 80052ac:	4013      	ands	r3, r2
 80052ae:	d010      	beq.n	80052d2 <HAL_I2C_ER_IRQHandler+0x46>
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	09db      	lsrs	r3, r3, #7
 80052b4:	001a      	movs	r2, r3
 80052b6:	2301      	movs	r3, #1
 80052b8:	4013      	ands	r3, r2
 80052ba:	d00a      	beq.n	80052d2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c0:	2201      	movs	r2, #1
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2280      	movs	r2, #128	; 0x80
 80052ce:	0052      	lsls	r2, r2, #1
 80052d0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	0a9b      	lsrs	r3, r3, #10
 80052d6:	001a      	movs	r2, r3
 80052d8:	2301      	movs	r3, #1
 80052da:	4013      	ands	r3, r2
 80052dc:	d010      	beq.n	8005300 <HAL_I2C_ER_IRQHandler+0x74>
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	09db      	lsrs	r3, r3, #7
 80052e2:	001a      	movs	r2, r3
 80052e4:	2301      	movs	r3, #1
 80052e6:	4013      	ands	r3, r2
 80052e8:	d00a      	beq.n	8005300 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ee:	2208      	movs	r2, #8
 80052f0:	431a      	orrs	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2280      	movs	r2, #128	; 0x80
 80052fc:	00d2      	lsls	r2, r2, #3
 80052fe:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	0a5b      	lsrs	r3, r3, #9
 8005304:	001a      	movs	r2, r3
 8005306:	2301      	movs	r3, #1
 8005308:	4013      	ands	r3, r2
 800530a:	d010      	beq.n	800532e <HAL_I2C_ER_IRQHandler+0xa2>
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	09db      	lsrs	r3, r3, #7
 8005310:	001a      	movs	r2, r3
 8005312:	2301      	movs	r3, #1
 8005314:	4013      	ands	r3, r2
 8005316:	d00a      	beq.n	800532e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800531c:	2202      	movs	r2, #2
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2280      	movs	r2, #128	; 0x80
 800532a:	0092      	lsls	r2, r2, #2
 800532c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005332:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	220b      	movs	r2, #11
 8005338:	4013      	ands	r3, r2
 800533a:	d005      	beq.n	8005348 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 800533c:	68fa      	ldr	r2, [r7, #12]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	0011      	movs	r1, r2
 8005342:	0018      	movs	r0, r3
 8005344:	f000 fb6c 	bl	8005a20 <I2C_ITError>
  }
}
 8005348:	46c0      	nop			; (mov r8, r8)
 800534a:	46bd      	mov	sp, r7
 800534c:	b006      	add	sp, #24
 800534e:	bd80      	pop	{r7, pc}

08005350 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005358:	46c0      	nop			; (mov r8, r8)
 800535a:	46bd      	mov	sp, r7
 800535c:	b002      	add	sp, #8
 800535e:	bd80      	pop	{r7, pc}

08005360 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005368:	46c0      	nop			; (mov r8, r8)
 800536a:	46bd      	mov	sp, r7
 800536c:	b002      	add	sp, #8
 800536e:	bd80      	pop	{r7, pc}

08005370 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	0008      	movs	r0, r1
 800537a:	0011      	movs	r1, r2
 800537c:	1cfb      	adds	r3, r7, #3
 800537e:	1c02      	adds	r2, r0, #0
 8005380:	701a      	strb	r2, [r3, #0]
 8005382:	003b      	movs	r3, r7
 8005384:	1c0a      	adds	r2, r1, #0
 8005386:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005388:	46c0      	nop			; (mov r8, r8)
 800538a:	46bd      	mov	sp, r7
 800538c:	b002      	add	sp, #8
 800538e:	bd80      	pop	{r7, pc}

08005390 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8005398:	46c0      	nop			; (mov r8, r8)
 800539a:	46bd      	mov	sp, r7
 800539c:	b002      	add	sp, #8
 800539e:	bd80      	pop	{r7, pc}

080053a0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80053a8:	46c0      	nop			; (mov r8, r8)
 80053aa:	46bd      	mov	sp, r7
 80053ac:	b002      	add	sp, #8
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80053b8:	46c0      	nop			; (mov r8, r8)
 80053ba:	46bd      	mov	sp, r7
 80053bc:	b002      	add	sp, #8
 80053be:	bd80      	pop	{r7, pc}

080053c0 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2240      	movs	r2, #64	; 0x40
 80053da:	5c9b      	ldrb	r3, [r3, r2]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d101      	bne.n	80053e4 <I2C_Slave_ISR_IT+0x24>
 80053e0:	2302      	movs	r3, #2
 80053e2:	e0fa      	b.n	80055da <I2C_Slave_ISR_IT+0x21a>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2240      	movs	r2, #64	; 0x40
 80053e8:	2101      	movs	r1, #1
 80053ea:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	095b      	lsrs	r3, r3, #5
 80053f0:	001a      	movs	r2, r3
 80053f2:	2301      	movs	r3, #1
 80053f4:	4013      	ands	r3, r2
 80053f6:	d00b      	beq.n	8005410 <I2C_Slave_ISR_IT+0x50>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	095b      	lsrs	r3, r3, #5
 80053fc:	001a      	movs	r2, r3
 80053fe:	2301      	movs	r3, #1
 8005400:	4013      	ands	r3, r2
 8005402:	d005      	beq.n	8005410 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005404:	693a      	ldr	r2, [r7, #16]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	0011      	movs	r1, r2
 800540a:	0018      	movs	r0, r3
 800540c:	f000 f9d2 	bl	80057b4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	091b      	lsrs	r3, r3, #4
 8005414:	001a      	movs	r2, r3
 8005416:	2301      	movs	r3, #1
 8005418:	4013      	ands	r3, r2
 800541a:	d054      	beq.n	80054c6 <I2C_Slave_ISR_IT+0x106>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	091b      	lsrs	r3, r3, #4
 8005420:	001a      	movs	r2, r3
 8005422:	2301      	movs	r3, #1
 8005424:	4013      	ands	r3, r2
 8005426:	d04e      	beq.n	80054c6 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800542c:	b29b      	uxth	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	d12d      	bne.n	800548e <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2241      	movs	r2, #65	; 0x41
 8005436:	5c9b      	ldrb	r3, [r3, r2]
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b28      	cmp	r3, #40	; 0x28
 800543c:	d10b      	bne.n	8005456 <I2C_Slave_ISR_IT+0x96>
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	2380      	movs	r3, #128	; 0x80
 8005442:	049b      	lsls	r3, r3, #18
 8005444:	429a      	cmp	r2, r3
 8005446:	d106      	bne.n	8005456 <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	0011      	movs	r1, r2
 800544e:	0018      	movs	r0, r3
 8005450:	f000 fa90 	bl	8005974 <I2C_ITListenCplt>
 8005454:	e036      	b.n	80054c4 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2241      	movs	r2, #65	; 0x41
 800545a:	5c9b      	ldrb	r3, [r3, r2]
 800545c:	b2db      	uxtb	r3, r3
 800545e:	2b29      	cmp	r3, #41	; 0x29
 8005460:	d110      	bne.n	8005484 <I2C_Slave_ISR_IT+0xc4>
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	4a5f      	ldr	r2, [pc, #380]	; (80055e4 <I2C_Slave_ISR_IT+0x224>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d00c      	beq.n	8005484 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2210      	movs	r2, #16
 8005470:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	0018      	movs	r0, r3
 8005476:	f000 fba5 	bl	8005bc4 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	0018      	movs	r0, r3
 800547e:	f000 f958 	bl	8005732 <I2C_ITSlaveSeqCplt>
 8005482:	e01f      	b.n	80054c4 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2210      	movs	r2, #16
 800548a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800548c:	e09d      	b.n	80055ca <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	2210      	movs	r2, #16
 8005494:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549a:	2204      	movs	r2, #4
 800549c:	431a      	orrs	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d005      	beq.n	80054b4 <I2C_Slave_ISR_IT+0xf4>
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	2380      	movs	r3, #128	; 0x80
 80054ac:	045b      	lsls	r3, r3, #17
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d000      	beq.n	80054b4 <I2C_Slave_ISR_IT+0xf4>
 80054b2:	e08a      	b.n	80055ca <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	0011      	movs	r1, r2
 80054bc:	0018      	movs	r0, r3
 80054be:	f000 faaf 	bl	8005a20 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80054c2:	e082      	b.n	80055ca <I2C_Slave_ISR_IT+0x20a>
 80054c4:	e081      	b.n	80055ca <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	089b      	lsrs	r3, r3, #2
 80054ca:	001a      	movs	r2, r3
 80054cc:	2301      	movs	r3, #1
 80054ce:	4013      	ands	r3, r2
 80054d0:	d031      	beq.n	8005536 <I2C_Slave_ISR_IT+0x176>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	089b      	lsrs	r3, r3, #2
 80054d6:	001a      	movs	r2, r3
 80054d8:	2301      	movs	r3, #1
 80054da:	4013      	ands	r3, r2
 80054dc:	d02b      	beq.n	8005536 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d018      	beq.n	800551a <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f2:	b2d2      	uxtb	r2, r2
 80054f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005504:	3b01      	subs	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005510:	b29b      	uxth	r3, r3
 8005512:	3b01      	subs	r3, #1
 8005514:	b29a      	uxth	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800551e:	b29b      	uxth	r3, r3
 8005520:	2b00      	cmp	r3, #0
 8005522:	d154      	bne.n	80055ce <I2C_Slave_ISR_IT+0x20e>
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	4a2f      	ldr	r2, [pc, #188]	; (80055e4 <I2C_Slave_ISR_IT+0x224>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d050      	beq.n	80055ce <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	0018      	movs	r0, r3
 8005530:	f000 f8ff 	bl	8005732 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005534:	e04b      	b.n	80055ce <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	08db      	lsrs	r3, r3, #3
 800553a:	001a      	movs	r2, r3
 800553c:	2301      	movs	r3, #1
 800553e:	4013      	ands	r3, r2
 8005540:	d00c      	beq.n	800555c <I2C_Slave_ISR_IT+0x19c>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	08db      	lsrs	r3, r3, #3
 8005546:	001a      	movs	r2, r3
 8005548:	2301      	movs	r3, #1
 800554a:	4013      	ands	r3, r2
 800554c:	d006      	beq.n	800555c <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	0011      	movs	r1, r2
 8005554:	0018      	movs	r0, r3
 8005556:	f000 f847 	bl	80055e8 <I2C_ITAddrCplt>
 800555a:	e039      	b.n	80055d0 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	085b      	lsrs	r3, r3, #1
 8005560:	001a      	movs	r2, r3
 8005562:	2301      	movs	r3, #1
 8005564:	4013      	ands	r3, r2
 8005566:	d033      	beq.n	80055d0 <I2C_Slave_ISR_IT+0x210>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	085b      	lsrs	r3, r3, #1
 800556c:	001a      	movs	r2, r3
 800556e:	2301      	movs	r3, #1
 8005570:	4013      	ands	r3, r2
 8005572:	d02d      	beq.n	80055d0 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Datas have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005578:	b29b      	uxth	r3, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d018      	beq.n	80055b0 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005582:	781a      	ldrb	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558e:	1c5a      	adds	r2, r3, #1
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005598:	b29b      	uxth	r3, r3
 800559a:	3b01      	subs	r3, #1
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a6:	3b01      	subs	r3, #1
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	851a      	strh	r2, [r3, #40]	; 0x28
 80055ae:	e00f      	b.n	80055d0 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	2380      	movs	r3, #128	; 0x80
 80055b4:	045b      	lsls	r3, r3, #17
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d002      	beq.n	80055c0 <I2C_Slave_ISR_IT+0x200>
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d107      	bne.n	80055d0 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	0018      	movs	r0, r3
 80055c4:	f000 f8b5 	bl	8005732 <I2C_ITSlaveSeqCplt>
 80055c8:	e002      	b.n	80055d0 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 80055ca:	46c0      	nop			; (mov r8, r8)
 80055cc:	e000      	b.n	80055d0 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 80055ce:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2240      	movs	r2, #64	; 0x40
 80055d4:	2100      	movs	r1, #0
 80055d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	0018      	movs	r0, r3
 80055dc:	46bd      	mov	sp, r7
 80055de:	b006      	add	sp, #24
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	46c0      	nop			; (mov r8, r8)
 80055e4:	ffff0000 	.word	0xffff0000

080055e8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80055e8:	b590      	push	{r4, r7, lr}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2241      	movs	r2, #65	; 0x41
 80055f6:	5c9b      	ldrb	r3, [r3, r2]
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	001a      	movs	r2, r3
 80055fc:	2328      	movs	r3, #40	; 0x28
 80055fe:	4013      	ands	r3, r2
 8005600:	2b28      	cmp	r3, #40	; 0x28
 8005602:	d000      	beq.n	8005606 <I2C_ITAddrCplt+0x1e>
 8005604:	e089      	b.n	800571a <I2C_ITAddrCplt+0x132>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	699b      	ldr	r3, [r3, #24]
 800560c:	0c1b      	lsrs	r3, r3, #16
 800560e:	b2da      	uxtb	r2, r3
 8005610:	230f      	movs	r3, #15
 8005612:	18fb      	adds	r3, r7, r3
 8005614:	2101      	movs	r1, #1
 8005616:	400a      	ands	r2, r1
 8005618:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	0c1b      	lsrs	r3, r3, #16
 8005622:	b29a      	uxth	r2, r3
 8005624:	230c      	movs	r3, #12
 8005626:	18fb      	adds	r3, r7, r3
 8005628:	21fe      	movs	r1, #254	; 0xfe
 800562a:	400a      	ands	r2, r1
 800562c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	b29a      	uxth	r2, r3
 8005636:	230a      	movs	r3, #10
 8005638:	18fb      	adds	r3, r7, r3
 800563a:	0592      	lsls	r2, r2, #22
 800563c:	0d92      	lsrs	r2, r2, #22
 800563e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	b29a      	uxth	r2, r3
 8005648:	2308      	movs	r3, #8
 800564a:	18fb      	adds	r3, r7, r3
 800564c:	21fe      	movs	r1, #254	; 0xfe
 800564e:	400a      	ands	r2, r1
 8005650:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	2b02      	cmp	r3, #2
 8005658:	d14b      	bne.n	80056f2 <I2C_ITAddrCplt+0x10a>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800565a:	230a      	movs	r3, #10
 800565c:	18fb      	adds	r3, r7, r3
 800565e:	881b      	ldrh	r3, [r3, #0]
 8005660:	09db      	lsrs	r3, r3, #7
 8005662:	b29a      	uxth	r2, r3
 8005664:	230c      	movs	r3, #12
 8005666:	18fb      	adds	r3, r7, r3
 8005668:	881b      	ldrh	r3, [r3, #0]
 800566a:	4053      	eors	r3, r2
 800566c:	b29b      	uxth	r3, r3
 800566e:	001a      	movs	r2, r3
 8005670:	2306      	movs	r3, #6
 8005672:	4013      	ands	r3, r2
 8005674:	d124      	bne.n	80056c0 <I2C_ITAddrCplt+0xd8>
      {
        slaveaddrcode = ownadd1code;
 8005676:	230c      	movs	r3, #12
 8005678:	18fb      	adds	r3, r7, r3
 800567a:	220a      	movs	r2, #10
 800567c:	18ba      	adds	r2, r7, r2
 800567e:	8812      	ldrh	r2, [r2, #0]
 8005680:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005686:	1c5a      	adds	r2, r3, #1
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005690:	2b02      	cmp	r3, #2
 8005692:	d14a      	bne.n	800572a <I2C_ITAddrCplt+0x142>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2208      	movs	r2, #8
 80056a0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2240      	movs	r2, #64	; 0x40
 80056a6:	2100      	movs	r1, #0
 80056a8:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80056aa:	230c      	movs	r3, #12
 80056ac:	18fb      	adds	r3, r7, r3
 80056ae:	881a      	ldrh	r2, [r3, #0]
 80056b0:	230f      	movs	r3, #15
 80056b2:	18fb      	adds	r3, r7, r3
 80056b4:	7819      	ldrb	r1, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	0018      	movs	r0, r3
 80056ba:	f7ff fe59 	bl	8005370 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80056be:	e034      	b.n	800572a <I2C_ITAddrCplt+0x142>
        slaveaddrcode = ownadd2code;
 80056c0:	240c      	movs	r4, #12
 80056c2:	193b      	adds	r3, r7, r4
 80056c4:	2208      	movs	r2, #8
 80056c6:	18ba      	adds	r2, r7, r2
 80056c8:	8812      	ldrh	r2, [r2, #0]
 80056ca:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2104      	movs	r1, #4
 80056d0:	0018      	movs	r0, r3
 80056d2:	f000 fabf 	bl	8005c54 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2240      	movs	r2, #64	; 0x40
 80056da:	2100      	movs	r1, #0
 80056dc:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80056de:	193b      	adds	r3, r7, r4
 80056e0:	881a      	ldrh	r2, [r3, #0]
 80056e2:	230f      	movs	r3, #15
 80056e4:	18fb      	adds	r3, r7, r3
 80056e6:	7819      	ldrb	r1, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	0018      	movs	r0, r3
 80056ec:	f7ff fe40 	bl	8005370 <HAL_I2C_AddrCallback>
}
 80056f0:	e01b      	b.n	800572a <I2C_ITAddrCplt+0x142>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2104      	movs	r1, #4
 80056f6:	0018      	movs	r0, r3
 80056f8:	f000 faac 	bl	8005c54 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2240      	movs	r2, #64	; 0x40
 8005700:	2100      	movs	r1, #0
 8005702:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005704:	230c      	movs	r3, #12
 8005706:	18fb      	adds	r3, r7, r3
 8005708:	881a      	ldrh	r2, [r3, #0]
 800570a:	230f      	movs	r3, #15
 800570c:	18fb      	adds	r3, r7, r3
 800570e:	7819      	ldrb	r1, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	0018      	movs	r0, r3
 8005714:	f7ff fe2c 	bl	8005370 <HAL_I2C_AddrCallback>
}
 8005718:	e007      	b.n	800572a <I2C_ITAddrCplt+0x142>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2208      	movs	r2, #8
 8005720:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2240      	movs	r2, #64	; 0x40
 8005726:	2100      	movs	r1, #0
 8005728:	5499      	strb	r1, [r3, r2]
}
 800572a:	46c0      	nop			; (mov r8, r8)
 800572c:	46bd      	mov	sp, r7
 800572e:	b005      	add	sp, #20
 8005730:	bd90      	pop	{r4, r7, pc}

08005732 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005732:	b580      	push	{r7, lr}
 8005734:	b082      	sub	sp, #8
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2242      	movs	r2, #66	; 0x42
 800573e:	2100      	movs	r1, #0
 8005740:	5499      	strb	r1, [r3, r2]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2241      	movs	r2, #65	; 0x41
 8005746:	5c9b      	ldrb	r3, [r3, r2]
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b29      	cmp	r3, #41	; 0x29
 800574c:	d114      	bne.n	8005778 <I2C_ITSlaveSeqCplt+0x46>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2241      	movs	r2, #65	; 0x41
 8005752:	2128      	movs	r1, #40	; 0x28
 8005754:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2221      	movs	r2, #33	; 0x21
 800575a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2101      	movs	r1, #1
 8005760:	0018      	movs	r0, r3
 8005762:	f000 fa77 	bl	8005c54 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2240      	movs	r2, #64	; 0x40
 800576a:	2100      	movs	r1, #0
 800576c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	0018      	movs	r0, r3
 8005772:	f7ff fded 	bl	8005350 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005776:	e019      	b.n	80057ac <I2C_ITSlaveSeqCplt+0x7a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2241      	movs	r2, #65	; 0x41
 800577c:	5c9b      	ldrb	r3, [r3, r2]
 800577e:	b2db      	uxtb	r3, r3
 8005780:	2b2a      	cmp	r3, #42	; 0x2a
 8005782:	d113      	bne.n	80057ac <I2C_ITSlaveSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2241      	movs	r2, #65	; 0x41
 8005788:	2128      	movs	r1, #40	; 0x28
 800578a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2222      	movs	r2, #34	; 0x22
 8005790:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2102      	movs	r1, #2
 8005796:	0018      	movs	r0, r3
 8005798:	f000 fa5c 	bl	8005c54 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2240      	movs	r2, #64	; 0x40
 80057a0:	2100      	movs	r1, #0
 80057a2:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	0018      	movs	r0, r3
 80057a8:	f7ff fdda 	bl	8005360 <HAL_I2C_SlaveRxCpltCallback>
}
 80057ac:	46c0      	nop			; (mov r8, r8)
 80057ae:	46bd      	mov	sp, r7
 80057b0:	b002      	add	sp, #8
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	60bb      	str	r3, [r7, #8]
  uint32_t tmpITFlags = ITFlags;
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	60fb      	str	r3, [r7, #12]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2220      	movs	r2, #32
 80057d0:	61da      	str	r2, [r3, #28]

  /* Disable all interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2107      	movs	r1, #7
 80057d6:	0018      	movs	r0, r3
 80057d8:	f000 fa3c 	bl	8005c54 <I2C_Disable_IRQ>

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2180      	movs	r1, #128	; 0x80
 80057e8:	0209      	lsls	r1, r1, #8
 80057ea:	430a      	orrs	r2, r1
 80057ec:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	685a      	ldr	r2, [r3, #4]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	495c      	ldr	r1, [pc, #368]	; (800596c <I2C_ITSlaveCplt+0x1b8>)
 80057fa:	400a      	ands	r2, r1
 80057fc:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	0018      	movs	r0, r3
 8005802:	f000 f9df 	bl	8005bc4 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	0b9b      	lsrs	r3, r3, #14
 800580a:	001a      	movs	r2, r3
 800580c:	2301      	movs	r3, #1
 800580e:	4013      	ands	r3, r2
 8005810:	d00b      	beq.n	800582a <I2C_ITSlaveCplt+0x76>
  {
    if (hi2c->hdmatx != NULL)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005816:	2b00      	cmp	r3, #0
 8005818:	d018      	beq.n	800584c <I2C_ITSlaveCplt+0x98>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	b29a      	uxth	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005828:	e010      	b.n	800584c <I2C_ITSlaveCplt+0x98>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	0bdb      	lsrs	r3, r3, #15
 800582e:	001a      	movs	r2, r3
 8005830:	2301      	movs	r3, #1
 8005832:	4013      	ands	r3, r2
 8005834:	d00a      	beq.n	800584c <I2C_ITSlaveCplt+0x98>
  {
    if (hi2c->hdmarx != NULL)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800583a:	2b00      	cmp	r3, #0
 800583c:	d006      	beq.n	800584c <I2C_ITSlaveCplt+0x98>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	b29a      	uxth	r2, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	089b      	lsrs	r3, r3, #2
 8005850:	001a      	movs	r2, r3
 8005852:	2301      	movs	r3, #1
 8005854:	4013      	ands	r3, r2
 8005856:	d020      	beq.n	800589a <I2C_ITSlaveCplt+0xe6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2204      	movs	r2, #4
 800585c:	4393      	bics	r3, r2
 800585e:	60fb      	str	r3, [r7, #12]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586a:	b2d2      	uxtb	r2, r2
 800586c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	1c5a      	adds	r2, r3, #1
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00c      	beq.n	800589a <I2C_ITSlaveCplt+0xe6>
    {
      hi2c->XferSize--;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005884:	3b01      	subs	r3, #1
 8005886:	b29a      	uxth	r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005890:	b29b      	uxth	r3, r3
 8005892:	3b01      	subs	r3, #1
 8005894:	b29a      	uxth	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800589e:	b29b      	uxth	r3, r3
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d005      	beq.n	80058b0 <I2C_ITSlaveCplt+0xfc>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a8:	2204      	movs	r2, #4
 80058aa:	431a      	orrs	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->PreviousState = I2C_STATE_NONE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2242      	movs	r2, #66	; 0x42
 80058ba:	2100      	movs	r1, #0
 80058bc:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d013      	beq.n	80058f4 <I2C_ITSlaveCplt+0x140>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	0011      	movs	r1, r2
 80058d4:	0018      	movs	r0, r3
 80058d6:	f000 f8a3 	bl	8005a20 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2241      	movs	r2, #65	; 0x41
 80058de:	5c9b      	ldrb	r3, [r3, r2]
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b28      	cmp	r3, #40	; 0x28
 80058e4:	d13e      	bne.n	8005964 <I2C_ITSlaveCplt+0x1b0>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	0011      	movs	r1, r2
 80058ec:	0018      	movs	r0, r3
 80058ee:	f000 f841 	bl	8005974 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80058f2:	e037      	b.n	8005964 <I2C_ITSlaveCplt+0x1b0>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f8:	4a1d      	ldr	r2, [pc, #116]	; (8005970 <I2C_ITSlaveCplt+0x1bc>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d013      	beq.n	8005926 <I2C_ITSlaveCplt+0x172>
    I2C_ITSlaveSeqCplt(hi2c);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	0018      	movs	r0, r3
 8005902:	f7ff ff16 	bl	8005732 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a19      	ldr	r2, [pc, #100]	; (8005970 <I2C_ITSlaveCplt+0x1bc>)
 800590a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2241      	movs	r2, #65	; 0x41
 8005910:	2120      	movs	r1, #32
 8005912:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2c);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2240      	movs	r2, #64	; 0x40
 8005918:	2100      	movs	r1, #0
 800591a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	0018      	movs	r0, r3
 8005920:	f7ff fd36 	bl	8005390 <HAL_I2C_ListenCpltCallback>
}
 8005924:	e01e      	b.n	8005964 <I2C_ITSlaveCplt+0x1b0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2241      	movs	r2, #65	; 0x41
 800592a:	5c9b      	ldrb	r3, [r3, r2]
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b22      	cmp	r3, #34	; 0x22
 8005930:	d10c      	bne.n	800594c <I2C_ITSlaveCplt+0x198>
    hi2c->State = HAL_I2C_STATE_READY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2241      	movs	r2, #65	; 0x41
 8005936:	2120      	movs	r1, #32
 8005938:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2c);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2240      	movs	r2, #64	; 0x40
 800593e:	2100      	movs	r1, #0
 8005940:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	0018      	movs	r0, r3
 8005946:	f7ff fd0b 	bl	8005360 <HAL_I2C_SlaveRxCpltCallback>
}
 800594a:	e00b      	b.n	8005964 <I2C_ITSlaveCplt+0x1b0>
    hi2c->State = HAL_I2C_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2241      	movs	r2, #65	; 0x41
 8005950:	2120      	movs	r1, #32
 8005952:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2c);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2240      	movs	r2, #64	; 0x40
 8005958:	2100      	movs	r1, #0
 800595a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	0018      	movs	r0, r3
 8005960:	f7ff fcf6 	bl	8005350 <HAL_I2C_SlaveTxCpltCallback>
}
 8005964:	46c0      	nop			; (mov r8, r8)
 8005966:	46bd      	mov	sp, r7
 8005968:	b004      	add	sp, #16
 800596a:	bd80      	pop	{r7, pc}
 800596c:	fe00e800 	.word	0xfe00e800
 8005970:	ffff0000 	.word	0xffff0000

08005974 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a26      	ldr	r2, [pc, #152]	; (8005a1c <I2C_ITListenCplt+0xa8>)
 8005982:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2241      	movs	r2, #65	; 0x41
 800598e:	2120      	movs	r1, #32
 8005990:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2242      	movs	r2, #66	; 0x42
 8005996:	2100      	movs	r1, #0
 8005998:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	089b      	lsrs	r3, r3, #2
 80059a4:	001a      	movs	r2, r3
 80059a6:	2301      	movs	r3, #1
 80059a8:	4013      	ands	r3, r2
 80059aa:	d022      	beq.n	80059f2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b6:	b2d2      	uxtb	r2, r2
 80059b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059be:	1c5a      	adds	r2, r3, #1
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d012      	beq.n	80059f2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d0:	3b01      	subs	r3, #1
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059dc:	b29b      	uxth	r3, r3
 80059de:	3b01      	subs	r3, #1
 80059e0:	b29a      	uxth	r2, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ea:	2204      	movs	r2, #4
 80059ec:	431a      	orrs	r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2107      	movs	r1, #7
 80059f6:	0018      	movs	r0, r3
 80059f8:	f000 f92c 	bl	8005c54 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2210      	movs	r2, #16
 8005a02:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2240      	movs	r2, #64	; 0x40
 8005a08:	2100      	movs	r1, #0
 8005a0a:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	0018      	movs	r0, r3
 8005a10:	f7ff fcbe 	bl	8005390 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005a14:	46c0      	nop			; (mov r8, r8)
 8005a16:	46bd      	mov	sp, r7
 8005a18:	b002      	add	sp, #8
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	ffff0000 	.word	0xffff0000

08005a20 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005a2a:	200f      	movs	r0, #15
 8005a2c:	183b      	adds	r3, r7, r0
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	2141      	movs	r1, #65	; 0x41
 8005a32:	5c52      	ldrb	r2, [r2, r1]
 8005a34:	701a      	strb	r2, [r3, #0]

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2242      	movs	r2, #66	; 0x42
 8005a3a:	2100      	movs	r1, #0
 8005a3c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a5b      	ldr	r2, [pc, #364]	; (8005bb0 <I2C_ITError+0x190>)
 8005a42:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	431a      	orrs	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005a56:	183b      	adds	r3, r7, r0
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	2b28      	cmp	r3, #40	; 0x28
 8005a5c:	d009      	beq.n	8005a72 <I2C_ITError+0x52>
 8005a5e:	230f      	movs	r3, #15
 8005a60:	18fb      	adds	r3, r7, r3
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	2b29      	cmp	r3, #41	; 0x29
 8005a66:	d004      	beq.n	8005a72 <I2C_ITError+0x52>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005a68:	230f      	movs	r3, #15
 8005a6a:	18fb      	adds	r3, r7, r3
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a70:	d10f      	bne.n	8005a92 <I2C_ITError+0x72>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2103      	movs	r1, #3
 8005a76:	0018      	movs	r0, r3
 8005a78:	f000 f8ec 	bl	8005c54 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2241      	movs	r2, #65	; 0x41
 8005a80:	2128      	movs	r1, #40	; 0x28
 8005a82:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a49      	ldr	r2, [pc, #292]	; (8005bb4 <I2C_ITError+0x194>)
 8005a8e:	635a      	str	r2, [r3, #52]	; 0x34
 8005a90:	e014      	b.n	8005abc <I2C_ITError+0x9c>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2107      	movs	r1, #7
 8005a96:	0018      	movs	r0, r3
 8005a98:	f000 f8dc 	bl	8005c54 <I2C_Disable_IRQ>

    /* If state is an abort treatment on goind, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2241      	movs	r2, #65	; 0x41
 8005aa0:	5c9b      	ldrb	r3, [r3, r2]
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	2b60      	cmp	r3, #96	; 0x60
 8005aa6:	d003      	beq.n	8005ab0 <I2C_ITError+0x90>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2241      	movs	r2, #65	; 0x41
 8005aac:	2120      	movs	r1, #32
 8005aae:	5499      	strb	r1, [r3, r2]
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	2380      	movs	r3, #128	; 0x80
 8005ac4:	01db      	lsls	r3, r3, #7
 8005ac6:	401a      	ands	r2, r3
 8005ac8:	2380      	movs	r3, #128	; 0x80
 8005aca:	01db      	lsls	r3, r3, #7
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d122      	bne.n	8005b16 <I2C_ITError+0xf6>
  {
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4937      	ldr	r1, [pc, #220]	; (8005bb8 <I2C_ITError+0x198>)
 8005adc:	400a      	ands	r2, r1
 8005ade:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d05e      	beq.n	8005ba6 <I2C_ITError+0x186>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aec:	4a33      	ldr	r2, [pc, #204]	; (8005bbc <I2C_ITError+0x19c>)
 8005aee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2240      	movs	r2, #64	; 0x40
 8005af4:	2100      	movs	r1, #0
 8005af6:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afc:	0018      	movs	r0, r3
 8005afe:	f7ff f925 	bl	8004d4c <HAL_DMA_Abort_IT>
 8005b02:	1e03      	subs	r3, r0, #0
 8005b04:	d04f      	beq.n	8005ba6 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b10:	0018      	movs	r0, r3
 8005b12:	4790      	blx	r2
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005b14:	e047      	b.n	8005ba6 <I2C_ITError+0x186>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	2380      	movs	r3, #128	; 0x80
 8005b1e:	021b      	lsls	r3, r3, #8
 8005b20:	401a      	ands	r2, r3
 8005b22:	2380      	movs	r3, #128	; 0x80
 8005b24:	021b      	lsls	r3, r3, #8
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d122      	bne.n	8005b70 <I2C_ITError+0x150>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4922      	ldr	r1, [pc, #136]	; (8005bc0 <I2C_ITError+0x1a0>)
 8005b36:	400a      	ands	r2, r1
 8005b38:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d031      	beq.n	8005ba6 <I2C_ITError+0x186>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b46:	4a1d      	ldr	r2, [pc, #116]	; (8005bbc <I2C_ITError+0x19c>)
 8005b48:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2240      	movs	r2, #64	; 0x40
 8005b4e:	2100      	movs	r1, #0
 8005b50:	5499      	strb	r1, [r3, r2]
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b56:	0018      	movs	r0, r3
 8005b58:	f7ff f8f8 	bl	8004d4c <HAL_DMA_Abort_IT>
 8005b5c:	1e03      	subs	r3, r0, #0
 8005b5e:	d022      	beq.n	8005ba6 <I2C_ITError+0x186>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b6a:	0018      	movs	r0, r3
 8005b6c:	4790      	blx	r2
}
 8005b6e:	e01a      	b.n	8005ba6 <I2C_ITError+0x186>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2241      	movs	r2, #65	; 0x41
 8005b74:	5c9b      	ldrb	r3, [r3, r2]
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b60      	cmp	r3, #96	; 0x60
 8005b7a:	d10c      	bne.n	8005b96 <I2C_ITError+0x176>
    hi2c->State = HAL_I2C_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2241      	movs	r2, #65	; 0x41
 8005b80:	2120      	movs	r1, #32
 8005b82:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2c);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2240      	movs	r2, #64	; 0x40
 8005b88:	2100      	movs	r1, #0
 8005b8a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_AbortCpltCallback(hi2c);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	0018      	movs	r0, r3
 8005b90:	f7ff fc0e 	bl	80053b0 <HAL_I2C_AbortCpltCallback>
}
 8005b94:	e007      	b.n	8005ba6 <I2C_ITError+0x186>
    __HAL_UNLOCK(hi2c);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2240      	movs	r2, #64	; 0x40
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	0018      	movs	r0, r3
 8005ba2:	f7ff fbfd 	bl	80053a0 <HAL_I2C_ErrorCallback>
}
 8005ba6:	46c0      	nop			; (mov r8, r8)
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	b004      	add	sp, #16
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	46c0      	nop			; (mov r8, r8)
 8005bb0:	ffff0000 	.word	0xffff0000
 8005bb4:	080053c1 	.word	0x080053c1
 8005bb8:	ffffbfff 	.word	0xffffbfff
 8005bbc:	08005c09 	.word	0x08005c09
 8005bc0:	ffff7fff 	.word	0xffff7fff

08005bc4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	699b      	ldr	r3, [r3, #24]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	2b02      	cmp	r3, #2
 8005bd8:	d103      	bne.n	8005be2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2200      	movs	r2, #0
 8005be0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	2201      	movs	r2, #1
 8005bea:	4013      	ands	r3, r2
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d007      	beq.n	8005c00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	699a      	ldr	r2, [r3, #24]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	619a      	str	r2, [r3, #24]
  }
}
 8005c00:	46c0      	nop			; (mov r8, r8)
 8005c02:	46bd      	mov	sp, r7
 8005c04:	b002      	add	sp, #8
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c14:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c22:	2200      	movs	r2, #0
 8005c24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2241      	movs	r2, #65	; 0x41
 8005c2a:	5c9b      	ldrb	r3, [r3, r2]
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	2b60      	cmp	r3, #96	; 0x60
 8005c30:	d108      	bne.n	8005c44 <I2C_DMAAbort+0x3c>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2241      	movs	r2, #65	; 0x41
 8005c36:	2120      	movs	r1, #32
 8005c38:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	0018      	movs	r0, r3
 8005c3e:	f7ff fbb7 	bl	80053b0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005c42:	e003      	b.n	8005c4c <I2C_DMAAbort+0x44>
    HAL_I2C_ErrorCallback(hi2c);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	0018      	movs	r0, r3
 8005c48:	f7ff fbaa 	bl	80053a0 <HAL_I2C_ErrorCallback>
}
 8005c4c:	46c0      	nop			; (mov r8, r8)
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	b004      	add	sp, #16
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	000a      	movs	r2, r1
 8005c5e:	1cbb      	adds	r3, r7, #2
 8005c60:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8005c62:	2300      	movs	r3, #0
 8005c64:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005c66:	1cbb      	adds	r3, r7, #2
 8005c68:	881b      	ldrh	r3, [r3, #0]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	d010      	beq.n	8005c92 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2242      	movs	r2, #66	; 0x42
 8005c74:	4313      	orrs	r3, r2
 8005c76:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2241      	movs	r2, #65	; 0x41
 8005c7c:	5c9b      	ldrb	r3, [r3, r2]
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	001a      	movs	r2, r3
 8005c82:	2328      	movs	r3, #40	; 0x28
 8005c84:	4013      	ands	r3, r2
 8005c86:	2b28      	cmp	r3, #40	; 0x28
 8005c88:	d003      	beq.n	8005c92 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	22b0      	movs	r2, #176	; 0xb0
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005c92:	1cbb      	adds	r3, r7, #2
 8005c94:	881b      	ldrh	r3, [r3, #0]
 8005c96:	2202      	movs	r2, #2
 8005c98:	4013      	ands	r3, r2
 8005c9a:	d010      	beq.n	8005cbe <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2244      	movs	r2, #68	; 0x44
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2241      	movs	r2, #65	; 0x41
 8005ca8:	5c9b      	ldrb	r3, [r3, r2]
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	001a      	movs	r2, r3
 8005cae:	2328      	movs	r3, #40	; 0x28
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	2b28      	cmp	r3, #40	; 0x28
 8005cb4:	d003      	beq.n	8005cbe <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	22b0      	movs	r2, #176	; 0xb0
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005cbe:	1cbb      	adds	r3, r7, #2
 8005cc0:	881b      	ldrh	r3, [r3, #0]
 8005cc2:	2204      	movs	r2, #4
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	d003      	beq.n	8005cd0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	22b8      	movs	r2, #184	; 0xb8
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8005cd0:	1cbb      	adds	r3, r7, #2
 8005cd2:	881b      	ldrh	r3, [r3, #0]
 8005cd4:	2211      	movs	r2, #17
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	2b11      	cmp	r3, #17
 8005cda:	d103      	bne.n	8005ce4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2290      	movs	r2, #144	; 0x90
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8005ce4:	1cbb      	adds	r3, r7, #2
 8005ce6:	881b      	ldrh	r3, [r3, #0]
 8005ce8:	2212      	movs	r2, #18
 8005cea:	4013      	ands	r3, r2
 8005cec:	2b12      	cmp	r3, #18
 8005cee:	d103      	bne.n	8005cf8 <I2C_Disable_IRQ+0xa4>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8005cf8:	1cbb      	adds	r3, r7, #2
 8005cfa:	881b      	ldrh	r3, [r3, #0]
 8005cfc:	2212      	movs	r2, #18
 8005cfe:	4013      	ands	r3, r2
 8005d00:	2b12      	cmp	r3, #18
 8005d02:	d103      	bne.n	8005d0c <I2C_Disable_IRQ+0xb8>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2240      	movs	r2, #64	; 0x40
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	43d9      	mvns	r1, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	400a      	ands	r2, r1
 8005d1c:	601a      	str	r2, [r3, #0]
}
 8005d1e:	46c0      	nop			; (mov r8, r8)
 8005d20:	46bd      	mov	sp, r7
 8005d22:	b004      	add	sp, #16
 8005d24:	bd80      	pop	{r7, pc}
	...

08005d28 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b082      	sub	sp, #8
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2241      	movs	r2, #65	; 0x41
 8005d36:	5c9b      	ldrb	r3, [r3, r2]
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b20      	cmp	r3, #32
 8005d3c:	d138      	bne.n	8005db0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2240      	movs	r2, #64	; 0x40
 8005d42:	5c9b      	ldrb	r3, [r3, r2]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d101      	bne.n	8005d4c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	e032      	b.n	8005db2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2240      	movs	r2, #64	; 0x40
 8005d50:	2101      	movs	r1, #1
 8005d52:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2241      	movs	r2, #65	; 0x41
 8005d58:	2124      	movs	r1, #36	; 0x24
 8005d5a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2101      	movs	r1, #1
 8005d68:	438a      	bics	r2, r1
 8005d6a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4911      	ldr	r1, [pc, #68]	; (8005dbc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005d78:	400a      	ands	r2, r1
 8005d7a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6819      	ldr	r1, [r3, #0]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	683a      	ldr	r2, [r7, #0]
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2101      	movs	r1, #1
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2241      	movs	r2, #65	; 0x41
 8005da0:	2120      	movs	r1, #32
 8005da2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2240      	movs	r2, #64	; 0x40
 8005da8:	2100      	movs	r1, #0
 8005daa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005dac:	2300      	movs	r3, #0
 8005dae:	e000      	b.n	8005db2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005db0:	2302      	movs	r3, #2
  }
}
 8005db2:	0018      	movs	r0, r3
 8005db4:	46bd      	mov	sp, r7
 8005db6:	b002      	add	sp, #8
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	46c0      	nop			; (mov r8, r8)
 8005dbc:	ffffefff 	.word	0xffffefff

08005dc0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2241      	movs	r2, #65	; 0x41
 8005dce:	5c9b      	ldrb	r3, [r3, r2]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b20      	cmp	r3, #32
 8005dd4:	d139      	bne.n	8005e4a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2240      	movs	r2, #64	; 0x40
 8005dda:	5c9b      	ldrb	r3, [r3, r2]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d101      	bne.n	8005de4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005de0:	2302      	movs	r3, #2
 8005de2:	e033      	b.n	8005e4c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2240      	movs	r2, #64	; 0x40
 8005de8:	2101      	movs	r1, #1
 8005dea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2241      	movs	r2, #65	; 0x41
 8005df0:	2124      	movs	r1, #36	; 0x24
 8005df2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2101      	movs	r1, #1
 8005e00:	438a      	bics	r2, r1
 8005e02:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	4a11      	ldr	r2, [pc, #68]	; (8005e54 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005e10:	4013      	ands	r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	021b      	lsls	r3, r3, #8
 8005e18:	68fa      	ldr	r2, [r7, #12]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2101      	movs	r1, #1
 8005e32:	430a      	orrs	r2, r1
 8005e34:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2241      	movs	r2, #65	; 0x41
 8005e3a:	2120      	movs	r1, #32
 8005e3c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2240      	movs	r2, #64	; 0x40
 8005e42:	2100      	movs	r1, #0
 8005e44:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005e46:	2300      	movs	r3, #0
 8005e48:	e000      	b.n	8005e4c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e4a:	2302      	movs	r3, #2
  }
}
 8005e4c:	0018      	movs	r0, r3
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	b004      	add	sp, #16
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	fffff0ff 	.word	0xfffff0ff

08005e58 <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
  PWR->CR |= (uint32_t)PWR_CR_DBP;
 8005e5c:	4b04      	ldr	r3, [pc, #16]	; (8005e70 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	4b03      	ldr	r3, [pc, #12]	; (8005e70 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005e62:	2180      	movs	r1, #128	; 0x80
 8005e64:	0049      	lsls	r1, r1, #1
 8005e66:	430a      	orrs	r2, r1
 8005e68:	601a      	str	r2, [r3, #0]
}
 8005e6a:	46c0      	nop			; (mov r8, r8)
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	40007000 	.word	0x40007000

08005e74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b088      	sub	sp, #32
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d101      	bne.n	8005e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e303      	b.n	800648e <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	d100      	bne.n	8005e92 <HAL_RCC_OscConfig+0x1e>
 8005e90:	e08d      	b.n	8005fae <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005e92:	4bc4      	ldr	r3, [pc, #784]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	220c      	movs	r2, #12
 8005e98:	4013      	ands	r3, r2
 8005e9a:	2b04      	cmp	r3, #4
 8005e9c:	d00e      	beq.n	8005ebc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005e9e:	4bc1      	ldr	r3, [pc, #772]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	220c      	movs	r2, #12
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	2b08      	cmp	r3, #8
 8005ea8:	d116      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x64>
 8005eaa:	4bbe      	ldr	r3, [pc, #760]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	2380      	movs	r3, #128	; 0x80
 8005eb0:	025b      	lsls	r3, r3, #9
 8005eb2:	401a      	ands	r2, r3
 8005eb4:	2380      	movs	r3, #128	; 0x80
 8005eb6:	025b      	lsls	r3, r3, #9
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d10d      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ebc:	4bb9      	ldr	r3, [pc, #740]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	2380      	movs	r3, #128	; 0x80
 8005ec2:	029b      	lsls	r3, r3, #10
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	d100      	bne.n	8005eca <HAL_RCC_OscConfig+0x56>
 8005ec8:	e070      	b.n	8005fac <HAL_RCC_OscConfig+0x138>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d000      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x60>
 8005ed2:	e06b      	b.n	8005fac <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e2da      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d107      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x7c>
 8005ee0:	4bb0      	ldr	r3, [pc, #704]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	4baf      	ldr	r3, [pc, #700]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005ee6:	2180      	movs	r1, #128	; 0x80
 8005ee8:	0249      	lsls	r1, r1, #9
 8005eea:	430a      	orrs	r2, r1
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	e02f      	b.n	8005f50 <HAL_RCC_OscConfig+0xdc>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10c      	bne.n	8005f12 <HAL_RCC_OscConfig+0x9e>
 8005ef8:	4baa      	ldr	r3, [pc, #680]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	4ba9      	ldr	r3, [pc, #676]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005efe:	49aa      	ldr	r1, [pc, #680]	; (80061a8 <HAL_RCC_OscConfig+0x334>)
 8005f00:	400a      	ands	r2, r1
 8005f02:	601a      	str	r2, [r3, #0]
 8005f04:	4ba7      	ldr	r3, [pc, #668]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	4ba6      	ldr	r3, [pc, #664]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f0a:	49a8      	ldr	r1, [pc, #672]	; (80061ac <HAL_RCC_OscConfig+0x338>)
 8005f0c:	400a      	ands	r2, r1
 8005f0e:	601a      	str	r2, [r3, #0]
 8005f10:	e01e      	b.n	8005f50 <HAL_RCC_OscConfig+0xdc>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2b05      	cmp	r3, #5
 8005f18:	d10e      	bne.n	8005f38 <HAL_RCC_OscConfig+0xc4>
 8005f1a:	4ba2      	ldr	r3, [pc, #648]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	4ba1      	ldr	r3, [pc, #644]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f20:	2180      	movs	r1, #128	; 0x80
 8005f22:	02c9      	lsls	r1, r1, #11
 8005f24:	430a      	orrs	r2, r1
 8005f26:	601a      	str	r2, [r3, #0]
 8005f28:	4b9e      	ldr	r3, [pc, #632]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	4b9d      	ldr	r3, [pc, #628]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f2e:	2180      	movs	r1, #128	; 0x80
 8005f30:	0249      	lsls	r1, r1, #9
 8005f32:	430a      	orrs	r2, r1
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	e00b      	b.n	8005f50 <HAL_RCC_OscConfig+0xdc>
 8005f38:	4b9a      	ldr	r3, [pc, #616]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	4b99      	ldr	r3, [pc, #612]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f3e:	499a      	ldr	r1, [pc, #616]	; (80061a8 <HAL_RCC_OscConfig+0x334>)
 8005f40:	400a      	ands	r2, r1
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	4b97      	ldr	r3, [pc, #604]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	4b96      	ldr	r3, [pc, #600]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f4a:	4998      	ldr	r1, [pc, #608]	; (80061ac <HAL_RCC_OscConfig+0x338>)
 8005f4c:	400a      	ands	r2, r1
 8005f4e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d014      	beq.n	8005f82 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f58:	f7fe fae8 	bl	800452c <HAL_GetTick>
 8005f5c:	0003      	movs	r3, r0
 8005f5e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f60:	e008      	b.n	8005f74 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f62:	f7fe fae3 	bl	800452c <HAL_GetTick>
 8005f66:	0002      	movs	r2, r0
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	2b64      	cmp	r3, #100	; 0x64
 8005f6e:	d901      	bls.n	8005f74 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e28c      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f74:	4b8b      	ldr	r3, [pc, #556]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	2380      	movs	r3, #128	; 0x80
 8005f7a:	029b      	lsls	r3, r3, #10
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	d0f0      	beq.n	8005f62 <HAL_RCC_OscConfig+0xee>
 8005f80:	e015      	b.n	8005fae <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f82:	f7fe fad3 	bl	800452c <HAL_GetTick>
 8005f86:	0003      	movs	r3, r0
 8005f88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f8a:	e008      	b.n	8005f9e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f8c:	f7fe face 	bl	800452c <HAL_GetTick>
 8005f90:	0002      	movs	r2, r0
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	2b64      	cmp	r3, #100	; 0x64
 8005f98:	d901      	bls.n	8005f9e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e277      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f9e:	4b81      	ldr	r3, [pc, #516]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	2380      	movs	r3, #128	; 0x80
 8005fa4:	029b      	lsls	r3, r3, #10
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	d1f0      	bne.n	8005f8c <HAL_RCC_OscConfig+0x118>
 8005faa:	e000      	b.n	8005fae <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fac:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	d100      	bne.n	8005fba <HAL_RCC_OscConfig+0x146>
 8005fb8:	e069      	b.n	800608e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005fba:	4b7a      	ldr	r3, [pc, #488]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	220c      	movs	r2, #12
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	d00b      	beq.n	8005fdc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005fc4:	4b77      	ldr	r3, [pc, #476]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	220c      	movs	r2, #12
 8005fca:	4013      	ands	r3, r2
 8005fcc:	2b08      	cmp	r3, #8
 8005fce:	d11c      	bne.n	800600a <HAL_RCC_OscConfig+0x196>
 8005fd0:	4b74      	ldr	r3, [pc, #464]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005fd2:	685a      	ldr	r2, [r3, #4]
 8005fd4:	2380      	movs	r3, #128	; 0x80
 8005fd6:	025b      	lsls	r3, r3, #9
 8005fd8:	4013      	ands	r3, r2
 8005fda:	d116      	bne.n	800600a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fdc:	4b71      	ldr	r3, [pc, #452]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2202      	movs	r2, #2
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	d005      	beq.n	8005ff2 <HAL_RCC_OscConfig+0x17e>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d001      	beq.n	8005ff2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e24d      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ff2:	4b6c      	ldr	r3, [pc, #432]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	22f8      	movs	r2, #248	; 0xf8
 8005ff8:	4393      	bics	r3, r2
 8005ffa:	0019      	movs	r1, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	00da      	lsls	r2, r3, #3
 8006002:	4b68      	ldr	r3, [pc, #416]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006004:	430a      	orrs	r2, r1
 8006006:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006008:	e041      	b.n	800608e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d024      	beq.n	800605c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006012:	4b64      	ldr	r3, [pc, #400]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	4b63      	ldr	r3, [pc, #396]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006018:	2101      	movs	r1, #1
 800601a:	430a      	orrs	r2, r1
 800601c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800601e:	f7fe fa85 	bl	800452c <HAL_GetTick>
 8006022:	0003      	movs	r3, r0
 8006024:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006026:	e008      	b.n	800603a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006028:	f7fe fa80 	bl	800452c <HAL_GetTick>
 800602c:	0002      	movs	r2, r0
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	2b02      	cmp	r3, #2
 8006034:	d901      	bls.n	800603a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e229      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800603a:	4b5a      	ldr	r3, [pc, #360]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2202      	movs	r2, #2
 8006040:	4013      	ands	r3, r2
 8006042:	d0f1      	beq.n	8006028 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006044:	4b57      	ldr	r3, [pc, #348]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	22f8      	movs	r2, #248	; 0xf8
 800604a:	4393      	bics	r3, r2
 800604c:	0019      	movs	r1, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	00da      	lsls	r2, r3, #3
 8006054:	4b53      	ldr	r3, [pc, #332]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006056:	430a      	orrs	r2, r1
 8006058:	601a      	str	r2, [r3, #0]
 800605a:	e018      	b.n	800608e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800605c:	4b51      	ldr	r3, [pc, #324]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	4b50      	ldr	r3, [pc, #320]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006062:	2101      	movs	r1, #1
 8006064:	438a      	bics	r2, r1
 8006066:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006068:	f7fe fa60 	bl	800452c <HAL_GetTick>
 800606c:	0003      	movs	r3, r0
 800606e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006070:	e008      	b.n	8006084 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006072:	f7fe fa5b 	bl	800452c <HAL_GetTick>
 8006076:	0002      	movs	r2, r0
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b02      	cmp	r3, #2
 800607e:	d901      	bls.n	8006084 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e204      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006084:	4b47      	ldr	r3, [pc, #284]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2202      	movs	r2, #2
 800608a:	4013      	ands	r3, r2
 800608c:	d1f1      	bne.n	8006072 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2208      	movs	r2, #8
 8006094:	4013      	ands	r3, r2
 8006096:	d036      	beq.n	8006106 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d019      	beq.n	80060d4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060a0:	4b40      	ldr	r3, [pc, #256]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 80060a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060a4:	4b3f      	ldr	r3, [pc, #252]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 80060a6:	2101      	movs	r1, #1
 80060a8:	430a      	orrs	r2, r1
 80060aa:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060ac:	f7fe fa3e 	bl	800452c <HAL_GetTick>
 80060b0:	0003      	movs	r3, r0
 80060b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060b4:	e008      	b.n	80060c8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060b6:	f7fe fa39 	bl	800452c <HAL_GetTick>
 80060ba:	0002      	movs	r2, r0
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d901      	bls.n	80060c8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e1e2      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060c8:	4b36      	ldr	r3, [pc, #216]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	2202      	movs	r2, #2
 80060ce:	4013      	ands	r3, r2
 80060d0:	d0f1      	beq.n	80060b6 <HAL_RCC_OscConfig+0x242>
 80060d2:	e018      	b.n	8006106 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060d4:	4b33      	ldr	r3, [pc, #204]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 80060d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060d8:	4b32      	ldr	r3, [pc, #200]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 80060da:	2101      	movs	r1, #1
 80060dc:	438a      	bics	r2, r1
 80060de:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060e0:	f7fe fa24 	bl	800452c <HAL_GetTick>
 80060e4:	0003      	movs	r3, r0
 80060e6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060e8:	e008      	b.n	80060fc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060ea:	f7fe fa1f 	bl	800452c <HAL_GetTick>
 80060ee:	0002      	movs	r2, r0
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	1ad3      	subs	r3, r2, r3
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d901      	bls.n	80060fc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e1c8      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060fc:	4b29      	ldr	r3, [pc, #164]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 80060fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006100:	2202      	movs	r2, #2
 8006102:	4013      	ands	r3, r2
 8006104:	d1f1      	bne.n	80060ea <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2204      	movs	r2, #4
 800610c:	4013      	ands	r3, r2
 800610e:	d100      	bne.n	8006112 <HAL_RCC_OscConfig+0x29e>
 8006110:	e0b6      	b.n	8006280 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006112:	231f      	movs	r3, #31
 8006114:	18fb      	adds	r3, r7, r3
 8006116:	2200      	movs	r2, #0
 8006118:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800611a:	4b22      	ldr	r3, [pc, #136]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 800611c:	69da      	ldr	r2, [r3, #28]
 800611e:	2380      	movs	r3, #128	; 0x80
 8006120:	055b      	lsls	r3, r3, #21
 8006122:	4013      	ands	r3, r2
 8006124:	d111      	bne.n	800614a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006126:	4b1f      	ldr	r3, [pc, #124]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006128:	69da      	ldr	r2, [r3, #28]
 800612a:	4b1e      	ldr	r3, [pc, #120]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 800612c:	2180      	movs	r1, #128	; 0x80
 800612e:	0549      	lsls	r1, r1, #21
 8006130:	430a      	orrs	r2, r1
 8006132:	61da      	str	r2, [r3, #28]
 8006134:	4b1b      	ldr	r3, [pc, #108]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006136:	69da      	ldr	r2, [r3, #28]
 8006138:	2380      	movs	r3, #128	; 0x80
 800613a:	055b      	lsls	r3, r3, #21
 800613c:	4013      	ands	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]
 8006140:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006142:	231f      	movs	r3, #31
 8006144:	18fb      	adds	r3, r7, r3
 8006146:	2201      	movs	r2, #1
 8006148:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800614a:	4b19      	ldr	r3, [pc, #100]	; (80061b0 <HAL_RCC_OscConfig+0x33c>)
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	2380      	movs	r3, #128	; 0x80
 8006150:	005b      	lsls	r3, r3, #1
 8006152:	4013      	ands	r3, r2
 8006154:	d11a      	bne.n	800618c <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006156:	4b16      	ldr	r3, [pc, #88]	; (80061b0 <HAL_RCC_OscConfig+0x33c>)
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	4b15      	ldr	r3, [pc, #84]	; (80061b0 <HAL_RCC_OscConfig+0x33c>)
 800615c:	2180      	movs	r1, #128	; 0x80
 800615e:	0049      	lsls	r1, r1, #1
 8006160:	430a      	orrs	r2, r1
 8006162:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006164:	f7fe f9e2 	bl	800452c <HAL_GetTick>
 8006168:	0003      	movs	r3, r0
 800616a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800616c:	e008      	b.n	8006180 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800616e:	f7fe f9dd 	bl	800452c <HAL_GetTick>
 8006172:	0002      	movs	r2, r0
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	1ad3      	subs	r3, r2, r3
 8006178:	2b64      	cmp	r3, #100	; 0x64
 800617a:	d901      	bls.n	8006180 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 800617c:	2303      	movs	r3, #3
 800617e:	e186      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006180:	4b0b      	ldr	r3, [pc, #44]	; (80061b0 <HAL_RCC_OscConfig+0x33c>)
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	2380      	movs	r3, #128	; 0x80
 8006186:	005b      	lsls	r3, r3, #1
 8006188:	4013      	ands	r3, r2
 800618a:	d0f0      	beq.n	800616e <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d10f      	bne.n	80061b4 <HAL_RCC_OscConfig+0x340>
 8006194:	4b03      	ldr	r3, [pc, #12]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 8006196:	6a1a      	ldr	r2, [r3, #32]
 8006198:	4b02      	ldr	r3, [pc, #8]	; (80061a4 <HAL_RCC_OscConfig+0x330>)
 800619a:	2101      	movs	r1, #1
 800619c:	430a      	orrs	r2, r1
 800619e:	621a      	str	r2, [r3, #32]
 80061a0:	e036      	b.n	8006210 <HAL_RCC_OscConfig+0x39c>
 80061a2:	46c0      	nop			; (mov r8, r8)
 80061a4:	40021000 	.word	0x40021000
 80061a8:	fffeffff 	.word	0xfffeffff
 80061ac:	fffbffff 	.word	0xfffbffff
 80061b0:	40007000 	.word	0x40007000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10c      	bne.n	80061d6 <HAL_RCC_OscConfig+0x362>
 80061bc:	4bb6      	ldr	r3, [pc, #728]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061be:	6a1a      	ldr	r2, [r3, #32]
 80061c0:	4bb5      	ldr	r3, [pc, #724]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061c2:	2101      	movs	r1, #1
 80061c4:	438a      	bics	r2, r1
 80061c6:	621a      	str	r2, [r3, #32]
 80061c8:	4bb3      	ldr	r3, [pc, #716]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061ca:	6a1a      	ldr	r2, [r3, #32]
 80061cc:	4bb2      	ldr	r3, [pc, #712]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061ce:	2104      	movs	r1, #4
 80061d0:	438a      	bics	r2, r1
 80061d2:	621a      	str	r2, [r3, #32]
 80061d4:	e01c      	b.n	8006210 <HAL_RCC_OscConfig+0x39c>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	2b05      	cmp	r3, #5
 80061dc:	d10c      	bne.n	80061f8 <HAL_RCC_OscConfig+0x384>
 80061de:	4bae      	ldr	r3, [pc, #696]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061e0:	6a1a      	ldr	r2, [r3, #32]
 80061e2:	4bad      	ldr	r3, [pc, #692]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061e4:	2104      	movs	r1, #4
 80061e6:	430a      	orrs	r2, r1
 80061e8:	621a      	str	r2, [r3, #32]
 80061ea:	4bab      	ldr	r3, [pc, #684]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061ec:	6a1a      	ldr	r2, [r3, #32]
 80061ee:	4baa      	ldr	r3, [pc, #680]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061f0:	2101      	movs	r1, #1
 80061f2:	430a      	orrs	r2, r1
 80061f4:	621a      	str	r2, [r3, #32]
 80061f6:	e00b      	b.n	8006210 <HAL_RCC_OscConfig+0x39c>
 80061f8:	4ba7      	ldr	r3, [pc, #668]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061fa:	6a1a      	ldr	r2, [r3, #32]
 80061fc:	4ba6      	ldr	r3, [pc, #664]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80061fe:	2101      	movs	r1, #1
 8006200:	438a      	bics	r2, r1
 8006202:	621a      	str	r2, [r3, #32]
 8006204:	4ba4      	ldr	r3, [pc, #656]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006206:	6a1a      	ldr	r2, [r3, #32]
 8006208:	4ba3      	ldr	r3, [pc, #652]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 800620a:	2104      	movs	r1, #4
 800620c:	438a      	bics	r2, r1
 800620e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d014      	beq.n	8006242 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006218:	f7fe f988 	bl	800452c <HAL_GetTick>
 800621c:	0003      	movs	r3, r0
 800621e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006220:	e009      	b.n	8006236 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006222:	f7fe f983 	bl	800452c <HAL_GetTick>
 8006226:	0002      	movs	r2, r0
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	4a9b      	ldr	r2, [pc, #620]	; (800649c <HAL_RCC_OscConfig+0x628>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d901      	bls.n	8006236 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e12b      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006236:	4b98      	ldr	r3, [pc, #608]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	2202      	movs	r2, #2
 800623c:	4013      	ands	r3, r2
 800623e:	d0f0      	beq.n	8006222 <HAL_RCC_OscConfig+0x3ae>
 8006240:	e013      	b.n	800626a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006242:	f7fe f973 	bl	800452c <HAL_GetTick>
 8006246:	0003      	movs	r3, r0
 8006248:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800624a:	e009      	b.n	8006260 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800624c:	f7fe f96e 	bl	800452c <HAL_GetTick>
 8006250:	0002      	movs	r2, r0
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	4a91      	ldr	r2, [pc, #580]	; (800649c <HAL_RCC_OscConfig+0x628>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d901      	bls.n	8006260 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e116      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006260:	4b8d      	ldr	r3, [pc, #564]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006262:	6a1b      	ldr	r3, [r3, #32]
 8006264:	2202      	movs	r2, #2
 8006266:	4013      	ands	r3, r2
 8006268:	d1f0      	bne.n	800624c <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800626a:	231f      	movs	r3, #31
 800626c:	18fb      	adds	r3, r7, r3
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d105      	bne.n	8006280 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006274:	4b88      	ldr	r3, [pc, #544]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006276:	69da      	ldr	r2, [r3, #28]
 8006278:	4b87      	ldr	r3, [pc, #540]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 800627a:	4989      	ldr	r1, [pc, #548]	; (80064a0 <HAL_RCC_OscConfig+0x62c>)
 800627c:	400a      	ands	r2, r1
 800627e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2210      	movs	r2, #16
 8006286:	4013      	ands	r3, r2
 8006288:	d063      	beq.n	8006352 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	2b01      	cmp	r3, #1
 8006290:	d12a      	bne.n	80062e8 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006292:	4b81      	ldr	r3, [pc, #516]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006294:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006296:	4b80      	ldr	r3, [pc, #512]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006298:	2104      	movs	r1, #4
 800629a:	430a      	orrs	r2, r1
 800629c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800629e:	4b7e      	ldr	r3, [pc, #504]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80062a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062a2:	4b7d      	ldr	r3, [pc, #500]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80062a4:	2101      	movs	r1, #1
 80062a6:	430a      	orrs	r2, r1
 80062a8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062aa:	f7fe f93f 	bl	800452c <HAL_GetTick>
 80062ae:	0003      	movs	r3, r0
 80062b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80062b2:	e008      	b.n	80062c6 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80062b4:	f7fe f93a 	bl	800452c <HAL_GetTick>
 80062b8:	0002      	movs	r2, r0
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d901      	bls.n	80062c6 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e0e3      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80062c6:	4b74      	ldr	r3, [pc, #464]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80062c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ca:	2202      	movs	r2, #2
 80062cc:	4013      	ands	r3, r2
 80062ce:	d0f1      	beq.n	80062b4 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80062d0:	4b71      	ldr	r3, [pc, #452]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80062d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d4:	22f8      	movs	r2, #248	; 0xf8
 80062d6:	4393      	bics	r3, r2
 80062d8:	0019      	movs	r1, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	00da      	lsls	r2, r3, #3
 80062e0:	4b6d      	ldr	r3, [pc, #436]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80062e2:	430a      	orrs	r2, r1
 80062e4:	635a      	str	r2, [r3, #52]	; 0x34
 80062e6:	e034      	b.n	8006352 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	695b      	ldr	r3, [r3, #20]
 80062ec:	3305      	adds	r3, #5
 80062ee:	d111      	bne.n	8006314 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80062f0:	4b69      	ldr	r3, [pc, #420]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80062f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062f4:	4b68      	ldr	r3, [pc, #416]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80062f6:	2104      	movs	r1, #4
 80062f8:	438a      	bics	r2, r1
 80062fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80062fc:	4b66      	ldr	r3, [pc, #408]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80062fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006300:	22f8      	movs	r2, #248	; 0xf8
 8006302:	4393      	bics	r3, r2
 8006304:	0019      	movs	r1, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	00da      	lsls	r2, r3, #3
 800630c:	4b62      	ldr	r3, [pc, #392]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 800630e:	430a      	orrs	r2, r1
 8006310:	635a      	str	r2, [r3, #52]	; 0x34
 8006312:	e01e      	b.n	8006352 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006314:	4b60      	ldr	r3, [pc, #384]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006316:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006318:	4b5f      	ldr	r3, [pc, #380]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 800631a:	2104      	movs	r1, #4
 800631c:	430a      	orrs	r2, r1
 800631e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8006320:	4b5d      	ldr	r3, [pc, #372]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006322:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006324:	4b5c      	ldr	r3, [pc, #368]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006326:	2101      	movs	r1, #1
 8006328:	438a      	bics	r2, r1
 800632a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800632c:	f7fe f8fe 	bl	800452c <HAL_GetTick>
 8006330:	0003      	movs	r3, r0
 8006332:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006334:	e008      	b.n	8006348 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006336:	f7fe f8f9 	bl	800452c <HAL_GetTick>
 800633a:	0002      	movs	r2, r0
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	2b02      	cmp	r3, #2
 8006342:	d901      	bls.n	8006348 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	e0a2      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006348:	4b53      	ldr	r3, [pc, #332]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 800634a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800634c:	2202      	movs	r2, #2
 800634e:	4013      	ands	r3, r2
 8006350:	d1f1      	bne.n	8006336 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d100      	bne.n	800635c <HAL_RCC_OscConfig+0x4e8>
 800635a:	e097      	b.n	800648c <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800635c:	4b4e      	ldr	r3, [pc, #312]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	220c      	movs	r2, #12
 8006362:	4013      	ands	r3, r2
 8006364:	2b08      	cmp	r3, #8
 8006366:	d100      	bne.n	800636a <HAL_RCC_OscConfig+0x4f6>
 8006368:	e06b      	b.n	8006442 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	2b02      	cmp	r3, #2
 8006370:	d14c      	bne.n	800640c <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006372:	4b49      	ldr	r3, [pc, #292]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	4b48      	ldr	r3, [pc, #288]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006378:	494a      	ldr	r1, [pc, #296]	; (80064a4 <HAL_RCC_OscConfig+0x630>)
 800637a:	400a      	ands	r2, r1
 800637c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800637e:	f7fe f8d5 	bl	800452c <HAL_GetTick>
 8006382:	0003      	movs	r3, r0
 8006384:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006386:	e008      	b.n	800639a <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006388:	f7fe f8d0 	bl	800452c <HAL_GetTick>
 800638c:	0002      	movs	r2, r0
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	2b02      	cmp	r3, #2
 8006394:	d901      	bls.n	800639a <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e079      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800639a:	4b3f      	ldr	r3, [pc, #252]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	2380      	movs	r3, #128	; 0x80
 80063a0:	049b      	lsls	r3, r3, #18
 80063a2:	4013      	ands	r3, r2
 80063a4:	d1f0      	bne.n	8006388 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063a6:	4b3c      	ldr	r3, [pc, #240]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80063a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063aa:	220f      	movs	r2, #15
 80063ac:	4393      	bics	r3, r2
 80063ae:	0019      	movs	r1, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063b4:	4b38      	ldr	r3, [pc, #224]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80063b6:	430a      	orrs	r2, r1
 80063b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80063ba:	4b37      	ldr	r3, [pc, #220]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	4a3a      	ldr	r2, [pc, #232]	; (80064a8 <HAL_RCC_OscConfig+0x634>)
 80063c0:	4013      	ands	r3, r2
 80063c2:	0019      	movs	r1, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063cc:	431a      	orrs	r2, r3
 80063ce:	4b32      	ldr	r3, [pc, #200]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80063d0:	430a      	orrs	r2, r1
 80063d2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063d4:	4b30      	ldr	r3, [pc, #192]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	4b2f      	ldr	r3, [pc, #188]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 80063da:	2180      	movs	r1, #128	; 0x80
 80063dc:	0449      	lsls	r1, r1, #17
 80063de:	430a      	orrs	r2, r1
 80063e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063e2:	f7fe f8a3 	bl	800452c <HAL_GetTick>
 80063e6:	0003      	movs	r3, r0
 80063e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80063ea:	e008      	b.n	80063fe <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063ec:	f7fe f89e 	bl	800452c <HAL_GetTick>
 80063f0:	0002      	movs	r2, r0
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d901      	bls.n	80063fe <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 80063fa:	2303      	movs	r3, #3
 80063fc:	e047      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80063fe:	4b26      	ldr	r3, [pc, #152]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	2380      	movs	r3, #128	; 0x80
 8006404:	049b      	lsls	r3, r3, #18
 8006406:	4013      	ands	r3, r2
 8006408:	d0f0      	beq.n	80063ec <HAL_RCC_OscConfig+0x578>
 800640a:	e03f      	b.n	800648c <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800640c:	4b22      	ldr	r3, [pc, #136]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	4b21      	ldr	r3, [pc, #132]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006412:	4924      	ldr	r1, [pc, #144]	; (80064a4 <HAL_RCC_OscConfig+0x630>)
 8006414:	400a      	ands	r2, r1
 8006416:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006418:	f7fe f888 	bl	800452c <HAL_GetTick>
 800641c:	0003      	movs	r3, r0
 800641e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006420:	e008      	b.n	8006434 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006422:	f7fe f883 	bl	800452c <HAL_GetTick>
 8006426:	0002      	movs	r2, r0
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	2b02      	cmp	r3, #2
 800642e:	d901      	bls.n	8006434 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8006430:	2303      	movs	r3, #3
 8006432:	e02c      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006434:	4b18      	ldr	r3, [pc, #96]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	2380      	movs	r3, #128	; 0x80
 800643a:	049b      	lsls	r3, r3, #18
 800643c:	4013      	ands	r3, r2
 800643e:	d1f0      	bne.n	8006422 <HAL_RCC_OscConfig+0x5ae>
 8006440:	e024      	b.n	800648c <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d101      	bne.n	800644e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e01f      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800644e:	4b12      	ldr	r3, [pc, #72]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006454:	4b10      	ldr	r3, [pc, #64]	; (8006498 <HAL_RCC_OscConfig+0x624>)
 8006456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006458:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	2380      	movs	r3, #128	; 0x80
 800645e:	025b      	lsls	r3, r3, #9
 8006460:	401a      	ands	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006466:	429a      	cmp	r2, r3
 8006468:	d10e      	bne.n	8006488 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	220f      	movs	r2, #15
 800646e:	401a      	ands	r2, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006474:	429a      	cmp	r2, r3
 8006476:	d107      	bne.n	8006488 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	23f0      	movs	r3, #240	; 0xf0
 800647c:	039b      	lsls	r3, r3, #14
 800647e:	401a      	ands	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006484:	429a      	cmp	r2, r3
 8006486:	d001      	beq.n	800648c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e000      	b.n	800648e <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	0018      	movs	r0, r3
 8006490:	46bd      	mov	sp, r7
 8006492:	b008      	add	sp, #32
 8006494:	bd80      	pop	{r7, pc}
 8006496:	46c0      	nop			; (mov r8, r8)
 8006498:	40021000 	.word	0x40021000
 800649c:	00001388 	.word	0x00001388
 80064a0:	efffffff 	.word	0xefffffff
 80064a4:	feffffff 	.word	0xfeffffff
 80064a8:	ffc2ffff 	.word	0xffc2ffff

080064ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d101      	bne.n	80064c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e0b3      	b.n	8006628 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80064c0:	4b5b      	ldr	r3, [pc, #364]	; (8006630 <HAL_RCC_ClockConfig+0x184>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2201      	movs	r2, #1
 80064c6:	4013      	ands	r3, r2
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d911      	bls.n	80064f2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064ce:	4b58      	ldr	r3, [pc, #352]	; (8006630 <HAL_RCC_ClockConfig+0x184>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2201      	movs	r2, #1
 80064d4:	4393      	bics	r3, r2
 80064d6:	0019      	movs	r1, r3
 80064d8:	4b55      	ldr	r3, [pc, #340]	; (8006630 <HAL_RCC_ClockConfig+0x184>)
 80064da:	683a      	ldr	r2, [r7, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064e0:	4b53      	ldr	r3, [pc, #332]	; (8006630 <HAL_RCC_ClockConfig+0x184>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2201      	movs	r2, #1
 80064e6:	4013      	ands	r3, r2
 80064e8:	683a      	ldr	r2, [r7, #0]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d001      	beq.n	80064f2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e09a      	b.n	8006628 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	2202      	movs	r2, #2
 80064f8:	4013      	ands	r3, r2
 80064fa:	d015      	beq.n	8006528 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2204      	movs	r2, #4
 8006502:	4013      	ands	r3, r2
 8006504:	d006      	beq.n	8006514 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006506:	4b4b      	ldr	r3, [pc, #300]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	4b4a      	ldr	r3, [pc, #296]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 800650c:	21e0      	movs	r1, #224	; 0xe0
 800650e:	00c9      	lsls	r1, r1, #3
 8006510:	430a      	orrs	r2, r1
 8006512:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006514:	4b47      	ldr	r3, [pc, #284]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	22f0      	movs	r2, #240	; 0xf0
 800651a:	4393      	bics	r3, r2
 800651c:	0019      	movs	r1, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	689a      	ldr	r2, [r3, #8]
 8006522:	4b44      	ldr	r3, [pc, #272]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 8006524:	430a      	orrs	r2, r1
 8006526:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2201      	movs	r2, #1
 800652e:	4013      	ands	r3, r2
 8006530:	d040      	beq.n	80065b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	2b01      	cmp	r3, #1
 8006538:	d107      	bne.n	800654a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800653a:	4b3e      	ldr	r3, [pc, #248]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	2380      	movs	r3, #128	; 0x80
 8006540:	029b      	lsls	r3, r3, #10
 8006542:	4013      	ands	r3, r2
 8006544:	d114      	bne.n	8006570 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e06e      	b.n	8006628 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	2b02      	cmp	r3, #2
 8006550:	d107      	bne.n	8006562 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006552:	4b38      	ldr	r3, [pc, #224]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	2380      	movs	r3, #128	; 0x80
 8006558:	049b      	lsls	r3, r3, #18
 800655a:	4013      	ands	r3, r2
 800655c:	d108      	bne.n	8006570 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e062      	b.n	8006628 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006562:	4b34      	ldr	r3, [pc, #208]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2202      	movs	r2, #2
 8006568:	4013      	ands	r3, r2
 800656a:	d101      	bne.n	8006570 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e05b      	b.n	8006628 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006570:	4b30      	ldr	r3, [pc, #192]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	2203      	movs	r2, #3
 8006576:	4393      	bics	r3, r2
 8006578:	0019      	movs	r1, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685a      	ldr	r2, [r3, #4]
 800657e:	4b2d      	ldr	r3, [pc, #180]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 8006580:	430a      	orrs	r2, r1
 8006582:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006584:	f7fd ffd2 	bl	800452c <HAL_GetTick>
 8006588:	0003      	movs	r3, r0
 800658a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800658c:	e009      	b.n	80065a2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800658e:	f7fd ffcd 	bl	800452c <HAL_GetTick>
 8006592:	0002      	movs	r2, r0
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	4a27      	ldr	r2, [pc, #156]	; (8006638 <HAL_RCC_ClockConfig+0x18c>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d901      	bls.n	80065a2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e042      	b.n	8006628 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065a2:	4b24      	ldr	r3, [pc, #144]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	220c      	movs	r2, #12
 80065a8:	401a      	ands	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d1ec      	bne.n	800658e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80065b4:	4b1e      	ldr	r3, [pc, #120]	; (8006630 <HAL_RCC_ClockConfig+0x184>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2201      	movs	r2, #1
 80065ba:	4013      	ands	r3, r2
 80065bc:	683a      	ldr	r2, [r7, #0]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d211      	bcs.n	80065e6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065c2:	4b1b      	ldr	r3, [pc, #108]	; (8006630 <HAL_RCC_ClockConfig+0x184>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2201      	movs	r2, #1
 80065c8:	4393      	bics	r3, r2
 80065ca:	0019      	movs	r1, r3
 80065cc:	4b18      	ldr	r3, [pc, #96]	; (8006630 <HAL_RCC_ClockConfig+0x184>)
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	430a      	orrs	r2, r1
 80065d2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80065d4:	4b16      	ldr	r3, [pc, #88]	; (8006630 <HAL_RCC_ClockConfig+0x184>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2201      	movs	r2, #1
 80065da:	4013      	ands	r3, r2
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d001      	beq.n	80065e6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e020      	b.n	8006628 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	2204      	movs	r2, #4
 80065ec:	4013      	ands	r3, r2
 80065ee:	d009      	beq.n	8006604 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80065f0:	4b10      	ldr	r3, [pc, #64]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	4a11      	ldr	r2, [pc, #68]	; (800663c <HAL_RCC_ClockConfig+0x190>)
 80065f6:	4013      	ands	r3, r2
 80065f8:	0019      	movs	r1, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	68da      	ldr	r2, [r3, #12]
 80065fe:	4b0d      	ldr	r3, [pc, #52]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 8006600:	430a      	orrs	r2, r1
 8006602:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006604:	f000 f820 	bl	8006648 <HAL_RCC_GetSysClockFreq>
 8006608:	0001      	movs	r1, r0
 800660a:	4b0a      	ldr	r3, [pc, #40]	; (8006634 <HAL_RCC_ClockConfig+0x188>)
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	091b      	lsrs	r3, r3, #4
 8006610:	220f      	movs	r2, #15
 8006612:	4013      	ands	r3, r2
 8006614:	4a0a      	ldr	r2, [pc, #40]	; (8006640 <HAL_RCC_ClockConfig+0x194>)
 8006616:	5cd3      	ldrb	r3, [r2, r3]
 8006618:	000a      	movs	r2, r1
 800661a:	40da      	lsrs	r2, r3
 800661c:	4b09      	ldr	r3, [pc, #36]	; (8006644 <HAL_RCC_ClockConfig+0x198>)
 800661e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006620:	2000      	movs	r0, #0
 8006622:	f7fd ff3d 	bl	80044a0 <HAL_InitTick>
  
  return HAL_OK;
 8006626:	2300      	movs	r3, #0
}
 8006628:	0018      	movs	r0, r3
 800662a:	46bd      	mov	sp, r7
 800662c:	b004      	add	sp, #16
 800662e:	bd80      	pop	{r7, pc}
 8006630:	40022000 	.word	0x40022000
 8006634:	40021000 	.word	0x40021000
 8006638:	00001388 	.word	0x00001388
 800663c:	fffff8ff 	.word	0xfffff8ff
 8006640:	0800d464 	.word	0x0800d464
 8006644:	20000014 	.word	0x20000014

08006648 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006648:	b590      	push	{r4, r7, lr}
 800664a:	b08f      	sub	sp, #60	; 0x3c
 800664c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800664e:	2314      	movs	r3, #20
 8006650:	18fb      	adds	r3, r7, r3
 8006652:	4a2b      	ldr	r2, [pc, #172]	; (8006700 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006654:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006656:	c313      	stmia	r3!, {r0, r1, r4}
 8006658:	6812      	ldr	r2, [r2, #0]
 800665a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800665c:	1d3b      	adds	r3, r7, #4
 800665e:	4a29      	ldr	r2, [pc, #164]	; (8006704 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006660:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006662:	c313      	stmia	r3!, {r0, r1, r4}
 8006664:	6812      	ldr	r2, [r2, #0]
 8006666:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006668:	2300      	movs	r3, #0
 800666a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800666c:	2300      	movs	r3, #0
 800666e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006670:	2300      	movs	r3, #0
 8006672:	637b      	str	r3, [r7, #52]	; 0x34
 8006674:	2300      	movs	r3, #0
 8006676:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800667c:	4b22      	ldr	r3, [pc, #136]	; (8006708 <HAL_RCC_GetSysClockFreq+0xc0>)
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006684:	220c      	movs	r2, #12
 8006686:	4013      	ands	r3, r2
 8006688:	2b04      	cmp	r3, #4
 800668a:	d002      	beq.n	8006692 <HAL_RCC_GetSysClockFreq+0x4a>
 800668c:	2b08      	cmp	r3, #8
 800668e:	d003      	beq.n	8006698 <HAL_RCC_GetSysClockFreq+0x50>
 8006690:	e02d      	b.n	80066ee <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006692:	4b1e      	ldr	r3, [pc, #120]	; (800670c <HAL_RCC_GetSysClockFreq+0xc4>)
 8006694:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006696:	e02d      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800669a:	0c9b      	lsrs	r3, r3, #18
 800669c:	220f      	movs	r2, #15
 800669e:	4013      	ands	r3, r2
 80066a0:	2214      	movs	r2, #20
 80066a2:	18ba      	adds	r2, r7, r2
 80066a4:	5cd3      	ldrb	r3, [r2, r3]
 80066a6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80066a8:	4b17      	ldr	r3, [pc, #92]	; (8006708 <HAL_RCC_GetSysClockFreq+0xc0>)
 80066aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ac:	220f      	movs	r2, #15
 80066ae:	4013      	ands	r3, r2
 80066b0:	1d3a      	adds	r2, r7, #4
 80066b2:	5cd3      	ldrb	r3, [r2, r3]
 80066b4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80066b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066b8:	2380      	movs	r3, #128	; 0x80
 80066ba:	025b      	lsls	r3, r3, #9
 80066bc:	4013      	ands	r3, r2
 80066be:	d009      	beq.n	80066d4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80066c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066c2:	4812      	ldr	r0, [pc, #72]	; (800670c <HAL_RCC_GetSysClockFreq+0xc4>)
 80066c4:	f7f9 fd20 	bl	8000108 <__udivsi3>
 80066c8:	0003      	movs	r3, r0
 80066ca:	001a      	movs	r2, r3
 80066cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ce:	4353      	muls	r3, r2
 80066d0:	637b      	str	r3, [r7, #52]	; 0x34
 80066d2:	e009      	b.n	80066e8 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80066d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80066d6:	000a      	movs	r2, r1
 80066d8:	0152      	lsls	r2, r2, #5
 80066da:	1a52      	subs	r2, r2, r1
 80066dc:	0193      	lsls	r3, r2, #6
 80066de:	1a9b      	subs	r3, r3, r2
 80066e0:	00db      	lsls	r3, r3, #3
 80066e2:	185b      	adds	r3, r3, r1
 80066e4:	021b      	lsls	r3, r3, #8
 80066e6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80066e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80066ec:	e002      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80066ee:	4b07      	ldr	r3, [pc, #28]	; (800670c <HAL_RCC_GetSysClockFreq+0xc4>)
 80066f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80066f2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80066f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80066f6:	0018      	movs	r0, r3
 80066f8:	46bd      	mov	sp, r7
 80066fa:	b00f      	add	sp, #60	; 0x3c
 80066fc:	bd90      	pop	{r4, r7, pc}
 80066fe:	46c0      	nop			; (mov r8, r8)
 8006700:	0800860c 	.word	0x0800860c
 8006704:	0800861c 	.word	0x0800861c
 8006708:	40021000 	.word	0x40021000
 800670c:	007a1200 	.word	0x007a1200

08006710 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006714:	4b02      	ldr	r3, [pc, #8]	; (8006720 <HAL_RCC_GetHCLKFreq+0x10>)
 8006716:	681b      	ldr	r3, [r3, #0]
}
 8006718:	0018      	movs	r0, r3
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	46c0      	nop			; (mov r8, r8)
 8006720:	20000014 	.word	0x20000014

08006724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006728:	f7ff fff2 	bl	8006710 <HAL_RCC_GetHCLKFreq>
 800672c:	0001      	movs	r1, r0
 800672e:	4b06      	ldr	r3, [pc, #24]	; (8006748 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	0a1b      	lsrs	r3, r3, #8
 8006734:	2207      	movs	r2, #7
 8006736:	4013      	ands	r3, r2
 8006738:	4a04      	ldr	r2, [pc, #16]	; (800674c <HAL_RCC_GetPCLK1Freq+0x28>)
 800673a:	5cd3      	ldrb	r3, [r2, r3]
 800673c:	40d9      	lsrs	r1, r3
 800673e:	000b      	movs	r3, r1
}    
 8006740:	0018      	movs	r0, r3
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	46c0      	nop			; (mov r8, r8)
 8006748:	40021000 	.word	0x40021000
 800674c:	0800d474 	.word	0x0800d474

08006750 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006758:	2300      	movs	r3, #0
 800675a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800675c:	2300      	movs	r3, #0
 800675e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	2380      	movs	r3, #128	; 0x80
 8006766:	025b      	lsls	r3, r3, #9
 8006768:	4013      	ands	r3, r2
 800676a:	d100      	bne.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800676c:	e08f      	b.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800676e:	2317      	movs	r3, #23
 8006770:	18fb      	adds	r3, r7, r3
 8006772:	2200      	movs	r2, #0
 8006774:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006776:	4b57      	ldr	r3, [pc, #348]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006778:	69da      	ldr	r2, [r3, #28]
 800677a:	2380      	movs	r3, #128	; 0x80
 800677c:	055b      	lsls	r3, r3, #21
 800677e:	4013      	ands	r3, r2
 8006780:	d111      	bne.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006782:	4b54      	ldr	r3, [pc, #336]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006784:	69da      	ldr	r2, [r3, #28]
 8006786:	4b53      	ldr	r3, [pc, #332]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006788:	2180      	movs	r1, #128	; 0x80
 800678a:	0549      	lsls	r1, r1, #21
 800678c:	430a      	orrs	r2, r1
 800678e:	61da      	str	r2, [r3, #28]
 8006790:	4b50      	ldr	r3, [pc, #320]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006792:	69da      	ldr	r2, [r3, #28]
 8006794:	2380      	movs	r3, #128	; 0x80
 8006796:	055b      	lsls	r3, r3, #21
 8006798:	4013      	ands	r3, r2
 800679a:	60bb      	str	r3, [r7, #8]
 800679c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800679e:	2317      	movs	r3, #23
 80067a0:	18fb      	adds	r3, r7, r3
 80067a2:	2201      	movs	r2, #1
 80067a4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067a6:	4b4c      	ldr	r3, [pc, #304]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	2380      	movs	r3, #128	; 0x80
 80067ac:	005b      	lsls	r3, r3, #1
 80067ae:	4013      	ands	r3, r2
 80067b0:	d11a      	bne.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067b2:	4b49      	ldr	r3, [pc, #292]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	4b48      	ldr	r3, [pc, #288]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80067b8:	2180      	movs	r1, #128	; 0x80
 80067ba:	0049      	lsls	r1, r1, #1
 80067bc:	430a      	orrs	r2, r1
 80067be:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067c0:	f7fd feb4 	bl	800452c <HAL_GetTick>
 80067c4:	0003      	movs	r3, r0
 80067c6:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067c8:	e008      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067ca:	f7fd feaf 	bl	800452c <HAL_GetTick>
 80067ce:	0002      	movs	r2, r0
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	2b64      	cmp	r3, #100	; 0x64
 80067d6:	d901      	bls.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80067d8:	2303      	movs	r3, #3
 80067da:	e077      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067dc:	4b3e      	ldr	r3, [pc, #248]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	2380      	movs	r3, #128	; 0x80
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	4013      	ands	r3, r2
 80067e6:	d0f0      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80067e8:	4b3a      	ldr	r3, [pc, #232]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067ea:	6a1a      	ldr	r2, [r3, #32]
 80067ec:	23c0      	movs	r3, #192	; 0xc0
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4013      	ands	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d034      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685a      	ldr	r2, [r3, #4]
 80067fe:	23c0      	movs	r3, #192	; 0xc0
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	4013      	ands	r3, r2
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	429a      	cmp	r2, r3
 8006808:	d02c      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800680a:	4b32      	ldr	r3, [pc, #200]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	4a33      	ldr	r2, [pc, #204]	; (80068dc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006810:	4013      	ands	r3, r2
 8006812:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006814:	4b2f      	ldr	r3, [pc, #188]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006816:	6a1a      	ldr	r2, [r3, #32]
 8006818:	4b2e      	ldr	r3, [pc, #184]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800681a:	2180      	movs	r1, #128	; 0x80
 800681c:	0249      	lsls	r1, r1, #9
 800681e:	430a      	orrs	r2, r1
 8006820:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006822:	4b2c      	ldr	r3, [pc, #176]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006824:	6a1a      	ldr	r2, [r3, #32]
 8006826:	4b2b      	ldr	r3, [pc, #172]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006828:	492d      	ldr	r1, [pc, #180]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 800682a:	400a      	ands	r2, r1
 800682c:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800682e:	4b29      	ldr	r3, [pc, #164]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2201      	movs	r2, #1
 8006838:	4013      	ands	r3, r2
 800683a:	d013      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800683c:	f7fd fe76 	bl	800452c <HAL_GetTick>
 8006840:	0003      	movs	r3, r0
 8006842:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006844:	e009      	b.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006846:	f7fd fe71 	bl	800452c <HAL_GetTick>
 800684a:	0002      	movs	r2, r0
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	4a24      	ldr	r2, [pc, #144]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d901      	bls.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e038      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800685a:	4b1e      	ldr	r3, [pc, #120]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	2202      	movs	r2, #2
 8006860:	4013      	ands	r3, r2
 8006862:	d0f0      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006864:	4b1b      	ldr	r3, [pc, #108]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	4a1c      	ldr	r2, [pc, #112]	; (80068dc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800686a:	4013      	ands	r3, r2
 800686c:	0019      	movs	r1, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685a      	ldr	r2, [r3, #4]
 8006872:	4b18      	ldr	r3, [pc, #96]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006874:	430a      	orrs	r2, r1
 8006876:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006878:	2317      	movs	r3, #23
 800687a:	18fb      	adds	r3, r7, r3
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	2b01      	cmp	r3, #1
 8006880:	d105      	bne.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006882:	4b14      	ldr	r3, [pc, #80]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006884:	69da      	ldr	r2, [r3, #28]
 8006886:	4b13      	ldr	r3, [pc, #76]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006888:	4917      	ldr	r1, [pc, #92]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800688a:	400a      	ands	r2, r1
 800688c:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2201      	movs	r2, #1
 8006894:	4013      	ands	r3, r2
 8006896:	d009      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006898:	4b0e      	ldr	r3, [pc, #56]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800689a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800689c:	2203      	movs	r2, #3
 800689e:	4393      	bics	r3, r2
 80068a0:	0019      	movs	r1, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	689a      	ldr	r2, [r3, #8]
 80068a6:	4b0b      	ldr	r3, [pc, #44]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80068a8:	430a      	orrs	r2, r1
 80068aa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2220      	movs	r2, #32
 80068b2:	4013      	ands	r3, r2
 80068b4:	d009      	beq.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068b6:	4b07      	ldr	r3, [pc, #28]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80068b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ba:	2210      	movs	r2, #16
 80068bc:	4393      	bics	r3, r2
 80068be:	0019      	movs	r1, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	68da      	ldr	r2, [r3, #12]
 80068c4:	4b03      	ldr	r3, [pc, #12]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80068c6:	430a      	orrs	r2, r1
 80068c8:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	0018      	movs	r0, r3
 80068ce:	46bd      	mov	sp, r7
 80068d0:	b006      	add	sp, #24
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	40021000 	.word	0x40021000
 80068d8:	40007000 	.word	0x40007000
 80068dc:	fffffcff 	.word	0xfffffcff
 80068e0:	fffeffff 	.word	0xfffeffff
 80068e4:	00001388 	.word	0x00001388
 80068e8:	efffffff 	.word	0xefffffff

080068ec <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e081      	b.n	8006a02 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	7f5b      	ldrb	r3, [r3, #29]
 8006902:	b2db      	uxtb	r3, r3
 8006904:	2b00      	cmp	r3, #0
 8006906:	d106      	bne.n	8006916 <HAL_RTC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	0018      	movs	r0, r3
 8006912:	f7fb fa8f 	bl	8001e34 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2202      	movs	r2, #2
 800691a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	22ca      	movs	r2, #202	; 0xca
 8006922:	625a      	str	r2, [r3, #36]	; 0x24
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2253      	movs	r2, #83	; 0x53
 800692a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	0018      	movs	r0, r3
 8006930:	f000 f9fb 	bl	8006d2a <RTC_EnterInitMode>
 8006934:	1e03      	subs	r3, r0, #0
 8006936:	d008      	beq.n	800694a <HAL_RTC_Init+0x5e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	22ff      	movs	r2, #255	; 0xff
 800693e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2204      	movs	r2, #4
 8006944:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e05b      	b.n	8006a02 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	689a      	ldr	r2, [r3, #8]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	492d      	ldr	r1, [pc, #180]	; (8006a0c <HAL_RTC_Init+0x120>)
 8006956:	400a      	ands	r2, r1
 8006958:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6899      	ldr	r1, [r3, #8]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685a      	ldr	r2, [r3, #4]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	691b      	ldr	r3, [r3, #16]
 8006968:	431a      	orrs	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	431a      	orrs	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	430a      	orrs	r2, r1
 8006976:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	68d2      	ldr	r2, [r2, #12]
 8006980:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6919      	ldr	r1, [r3, #16]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	041a      	lsls	r2, r3, #16
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	430a      	orrs	r2, r1
 8006994:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68da      	ldr	r2, [r3, #12]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2180      	movs	r1, #128	; 0x80
 80069a2:	438a      	bics	r2, r1
 80069a4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	2220      	movs	r2, #32
 80069ae:	4013      	ands	r3, r2
 80069b0:	d10e      	bne.n	80069d0 <HAL_RTC_Init+0xe4>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	0018      	movs	r0, r3
 80069b6:	f000 f98f 	bl	8006cd8 <HAL_RTC_WaitForSynchro>
 80069ba:	1e03      	subs	r3, r0, #0
 80069bc:	d008      	beq.n	80069d0 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	22ff      	movs	r2, #255	; 0xff
 80069c4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2204      	movs	r2, #4
 80069ca:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e018      	b.n	8006a02 <HAL_RTC_Init+0x116>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	490d      	ldr	r1, [pc, #52]	; (8006a10 <HAL_RTC_Init+0x124>)
 80069dc:	400a      	ands	r2, r1
 80069de:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	699a      	ldr	r2, [r3, #24]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	430a      	orrs	r2, r1
 80069f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	22ff      	movs	r2, #255	; 0xff
 80069f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8006a00:	2300      	movs	r3, #0
  }
}
 8006a02:	0018      	movs	r0, r3
 8006a04:	46bd      	mov	sp, r7
 8006a06:	b002      	add	sp, #8
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	46c0      	nop			; (mov r8, r8)
 8006a0c:	ff8fffbf 	.word	0xff8fffbf
 8006a10:	fffbffff 	.word	0xfffbffff

08006a14 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006a14:	b590      	push	{r4, r7, lr}
 8006a16:	b087      	sub	sp, #28
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006a20:	2300      	movs	r3, #0
 8006a22:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	7f1b      	ldrb	r3, [r3, #28]
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d101      	bne.n	8006a30 <HAL_RTC_SetTime+0x1c>
 8006a2c:	2302      	movs	r3, #2
 8006a2e:	e0a5      	b.n	8006b7c <HAL_RTC_SetTime+0x168>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2201      	movs	r2, #1
 8006a34:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2202      	movs	r2, #2
 8006a3a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d125      	bne.n	8006a8e <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	2240      	movs	r2, #64	; 0x40
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	d102      	bne.n	8006a54 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	2200      	movs	r2, #0
 8006a52:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	0018      	movs	r0, r3
 8006a5a:	f000 f992 	bl	8006d82 <RTC_ByteToBcd2>
 8006a5e:	0003      	movs	r3, r0
 8006a60:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	785b      	ldrb	r3, [r3, #1]
 8006a66:	0018      	movs	r0, r3
 8006a68:	f000 f98b 	bl	8006d82 <RTC_ByteToBcd2>
 8006a6c:	0003      	movs	r3, r0
 8006a6e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006a70:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	789b      	ldrb	r3, [r3, #2]
 8006a76:	0018      	movs	r0, r3
 8006a78:	f000 f983 	bl	8006d82 <RTC_ByteToBcd2>
 8006a7c:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006a7e:	0022      	movs	r2, r4
 8006a80:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	78db      	ldrb	r3, [r3, #3]
 8006a86:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	617b      	str	r3, [r7, #20]
 8006a8c:	e017      	b.n	8006abe <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	2240      	movs	r2, #64	; 0x40
 8006a96:	4013      	ands	r3, r2
 8006a98:	d102      	bne.n	8006aa0 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	785b      	ldrb	r3, [r3, #1]
 8006aaa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006aac:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8006aae:	68ba      	ldr	r2, [r7, #8]
 8006ab0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006ab2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	78db      	ldrb	r3, [r3, #3]
 8006ab8:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006aba:	4313      	orrs	r3, r2
 8006abc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	22ca      	movs	r2, #202	; 0xca
 8006ac4:	625a      	str	r2, [r3, #36]	; 0x24
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2253      	movs	r2, #83	; 0x53
 8006acc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	0018      	movs	r0, r3
 8006ad2:	f000 f92a 	bl	8006d2a <RTC_EnterInitMode>
 8006ad6:	1e03      	subs	r3, r0, #0
 8006ad8:	d00b      	beq.n	8006af2 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	22ff      	movs	r2, #255	; 0xff
 8006ae0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2204      	movs	r2, #4
 8006ae6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e044      	b.n	8006b7c <HAL_RTC_SetTime+0x168>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	697a      	ldr	r2, [r7, #20]
 8006af8:	4922      	ldr	r1, [pc, #136]	; (8006b84 <HAL_RTC_SetTime+0x170>)
 8006afa:	400a      	ands	r2, r1
 8006afc:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	689a      	ldr	r2, [r3, #8]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	491f      	ldr	r1, [pc, #124]	; (8006b88 <HAL_RTC_SetTime+0x174>)
 8006b0a:	400a      	ands	r2, r1
 8006b0c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6899      	ldr	r1, [r3, #8]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	68da      	ldr	r2, [r3, #12]
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	691b      	ldr	r3, [r3, #16]
 8006b1c:	431a      	orrs	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	430a      	orrs	r2, r1
 8006b24:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68da      	ldr	r2, [r3, #12]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2180      	movs	r1, #128	; 0x80
 8006b32:	438a      	bics	r2, r1
 8006b34:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	2220      	movs	r2, #32
 8006b3e:	4013      	ands	r3, r2
 8006b40:	d111      	bne.n	8006b66 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	0018      	movs	r0, r3
 8006b46:	f000 f8c7 	bl	8006cd8 <HAL_RTC_WaitForSynchro>
 8006b4a:	1e03      	subs	r3, r0, #0
 8006b4c:	d00b      	beq.n	8006b66 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	22ff      	movs	r2, #255	; 0xff
 8006b54:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2204      	movs	r2, #4
 8006b5a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e00a      	b.n	8006b7c <HAL_RTC_SetTime+0x168>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	22ff      	movs	r2, #255	; 0xff
 8006b6c:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2201      	movs	r2, #1
 8006b72:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
  }
}
 8006b7c:	0018      	movs	r0, r3
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	b007      	add	sp, #28
 8006b82:	bd90      	pop	{r4, r7, pc}
 8006b84:	007f7f7f 	.word	0x007f7f7f
 8006b88:	fffbffff 	.word	0xfffbffff

08006b8c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006b8c:	b590      	push	{r4, r7, lr}
 8006b8e:	b087      	sub	sp, #28
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	7f1b      	ldrb	r3, [r3, #28]
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_RTC_SetDate+0x1c>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e091      	b.n	8006ccc <HAL_RTC_SetDate+0x140>
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2201      	movs	r2, #1
 8006bac:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2202      	movs	r2, #2
 8006bb2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d10e      	bne.n	8006bd8 <HAL_RTC_SetDate+0x4c>
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	785b      	ldrb	r3, [r3, #1]
 8006bbe:	001a      	movs	r2, r3
 8006bc0:	2310      	movs	r3, #16
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	d008      	beq.n	8006bd8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	785b      	ldrb	r3, [r3, #1]
 8006bca:	2210      	movs	r2, #16
 8006bcc:	4393      	bics	r3, r2
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	330a      	adds	r3, #10
 8006bd2:	b2da      	uxtb	r2, r3
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d11c      	bne.n	8006c18 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	78db      	ldrb	r3, [r3, #3]
 8006be2:	0018      	movs	r0, r3
 8006be4:	f000 f8cd 	bl	8006d82 <RTC_ByteToBcd2>
 8006be8:	0003      	movs	r3, r0
 8006bea:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	785b      	ldrb	r3, [r3, #1]
 8006bf0:	0018      	movs	r0, r3
 8006bf2:	f000 f8c6 	bl	8006d82 <RTC_ByteToBcd2>
 8006bf6:	0003      	movs	r3, r0
 8006bf8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006bfa:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	789b      	ldrb	r3, [r3, #2]
 8006c00:	0018      	movs	r0, r3
 8006c02:	f000 f8be 	bl	8006d82 <RTC_ByteToBcd2>
 8006c06:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006c08:	0022      	movs	r2, r4
 8006c0a:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006c12:	4313      	orrs	r3, r2
 8006c14:	617b      	str	r3, [r7, #20]
 8006c16:	e00e      	b.n	8006c36 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	78db      	ldrb	r3, [r3, #3]
 8006c1c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	785b      	ldrb	r3, [r3, #1]
 8006c22:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006c24:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8006c26:	68ba      	ldr	r2, [r7, #8]
 8006c28:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8006c2a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006c32:	4313      	orrs	r3, r2
 8006c34:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	22ca      	movs	r2, #202	; 0xca
 8006c3c:	625a      	str	r2, [r3, #36]	; 0x24
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2253      	movs	r2, #83	; 0x53
 8006c44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	0018      	movs	r0, r3
 8006c4a:	f000 f86e 	bl	8006d2a <RTC_EnterInitMode>
 8006c4e:	1e03      	subs	r3, r0, #0
 8006c50:	d00b      	beq.n	8006c6a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	22ff      	movs	r2, #255	; 0xff
 8006c58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2204      	movs	r2, #4
 8006c5e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2200      	movs	r2, #0
 8006c64:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e030      	b.n	8006ccc <HAL_RTC_SetDate+0x140>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	4918      	ldr	r1, [pc, #96]	; (8006cd4 <HAL_RTC_SetDate+0x148>)
 8006c72:	400a      	ands	r2, r1
 8006c74:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68da      	ldr	r2, [r3, #12]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2180      	movs	r1, #128	; 0x80
 8006c82:	438a      	bics	r2, r1
 8006c84:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	4013      	ands	r3, r2
 8006c90:	d111      	bne.n	8006cb6 <HAL_RTC_SetDate+0x12a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	0018      	movs	r0, r3
 8006c96:	f000 f81f 	bl	8006cd8 <HAL_RTC_WaitForSynchro>
 8006c9a:	1e03      	subs	r3, r0, #0
 8006c9c:	d00b      	beq.n	8006cb6 <HAL_RTC_SetDate+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	22ff      	movs	r2, #255	; 0xff
 8006ca4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2204      	movs	r2, #4
 8006caa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e00a      	b.n	8006ccc <HAL_RTC_SetDate+0x140>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	22ff      	movs	r2, #255	; 0xff
 8006cbc:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006cca:	2300      	movs	r3, #0
  }
}
 8006ccc:	0018      	movs	r0, r3
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	b007      	add	sp, #28
 8006cd2:	bd90      	pop	{r4, r7, pc}
 8006cd4:	00ffff3f 	.word	0x00ffff3f

08006cd8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68da      	ldr	r2, [r3, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	21a0      	movs	r1, #160	; 0xa0
 8006cf0:	438a      	bics	r2, r1
 8006cf2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006cf4:	f7fd fc1a 	bl	800452c <HAL_GetTick>
 8006cf8:	0003      	movs	r3, r0
 8006cfa:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006cfc:	e00a      	b.n	8006d14 <HAL_RTC_WaitForSynchro+0x3c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006cfe:	f7fd fc15 	bl	800452c <HAL_GetTick>
 8006d02:	0002      	movs	r2, r0
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	1ad2      	subs	r2, r2, r3
 8006d08:	23fa      	movs	r3, #250	; 0xfa
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d901      	bls.n	8006d14 <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e006      	b.n	8006d22 <HAL_RTC_WaitForSynchro+0x4a>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	4013      	ands	r3, r2
 8006d1e:	d0ee      	beq.n	8006cfe <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 8006d20:	2300      	movs	r3, #0
}
 8006d22:	0018      	movs	r0, r3
 8006d24:	46bd      	mov	sp, r7
 8006d26:	b004      	add	sp, #16
 8006d28:	bd80      	pop	{r7, pc}

08006d2a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006d2a:	b580      	push	{r7, lr}
 8006d2c:	b084      	sub	sp, #16
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d32:	2300      	movs	r3, #0
 8006d34:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	68db      	ldr	r3, [r3, #12]
 8006d3c:	2240      	movs	r2, #64	; 0x40
 8006d3e:	4013      	ands	r3, r2
 8006d40:	d11a      	bne.n	8006d78 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2201      	movs	r2, #1
 8006d48:	4252      	negs	r2, r2
 8006d4a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006d4c:	f7fd fbee 	bl	800452c <HAL_GetTick>
 8006d50:	0003      	movs	r3, r0
 8006d52:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006d54:	e00a      	b.n	8006d6c <RTC_EnterInitMode+0x42>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006d56:	f7fd fbe9 	bl	800452c <HAL_GetTick>
 8006d5a:	0002      	movs	r2, r0
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	1ad2      	subs	r2, r2, r3
 8006d60:	23fa      	movs	r3, #250	; 0xfa
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d901      	bls.n	8006d6c <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e006      	b.n	8006d7a <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	2240      	movs	r2, #64	; 0x40
 8006d74:	4013      	ands	r3, r2
 8006d76:	d0ee      	beq.n	8006d56 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006d78:	2300      	movs	r3, #0
}
 8006d7a:	0018      	movs	r0, r3
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	b004      	add	sp, #16
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b084      	sub	sp, #16
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	0002      	movs	r2, r0
 8006d8a:	1dfb      	adds	r3, r7, #7
 8006d8c:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8006d92:	e007      	b.n	8006da4 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	3301      	adds	r3, #1
 8006d98:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006d9a:	1dfb      	adds	r3, r7, #7
 8006d9c:	1dfa      	adds	r2, r7, #7
 8006d9e:	7812      	ldrb	r2, [r2, #0]
 8006da0:	3a0a      	subs	r2, #10
 8006da2:	701a      	strb	r2, [r3, #0]
  while (Value >= 10U)
 8006da4:	1dfb      	adds	r3, r7, #7
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	2b09      	cmp	r3, #9
 8006daa:	d8f3      	bhi.n	8006d94 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	011b      	lsls	r3, r3, #4
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	1dfb      	adds	r3, r7, #7
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	b2db      	uxtb	r3, r3
}
 8006dbc:	0018      	movs	r0, r3
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	b004      	add	sp, #16
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e01e      	b.n	8006e14 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	223d      	movs	r2, #61	; 0x3d
 8006dda:	5c9b      	ldrb	r3, [r3, r2]
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d107      	bne.n	8006df2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	223c      	movs	r2, #60	; 0x3c
 8006de6:	2100      	movs	r1, #0
 8006de8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	0018      	movs	r0, r3
 8006dee:	f7fd f9f3 	bl	80041d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	223d      	movs	r2, #61	; 0x3d
 8006df6:	2102      	movs	r1, #2
 8006df8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	3304      	adds	r3, #4
 8006e02:	0019      	movs	r1, r3
 8006e04:	0010      	movs	r0, r2
 8006e06:	f000 fb3d 	bl	8007484 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	223d      	movs	r2, #61	; 0x3d
 8006e0e:	2101      	movs	r1, #1
 8006e10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	0018      	movs	r0, r3
 8006e16:	46bd      	mov	sp, r7
 8006e18:	b002      	add	sp, #8
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e01e      	b.n	8006e6c <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	223d      	movs	r2, #61	; 0x3d
 8006e32:	5c9b      	ldrb	r3, [r3, r2]
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d107      	bne.n	8006e4a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	223c      	movs	r2, #60	; 0x3c
 8006e3e:	2100      	movs	r1, #0
 8006e40:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	0018      	movs	r0, r3
 8006e46:	f000 f815 	bl	8006e74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	223d      	movs	r2, #61	; 0x3d
 8006e4e:	2102      	movs	r1, #2
 8006e50:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	3304      	adds	r3, #4
 8006e5a:	0019      	movs	r1, r3
 8006e5c:	0010      	movs	r0, r2
 8006e5e:	f000 fb11 	bl	8007484 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	223d      	movs	r2, #61	; 0x3d
 8006e66:	2101      	movs	r1, #1
 8006e68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	0018      	movs	r0, r3
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	b002      	add	sp, #8
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b082      	sub	sp, #8
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e7c:	46c0      	nop			; (mov r8, r8)
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	b002      	add	sp, #8
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6839      	ldr	r1, [r7, #0]
 8006e94:	2201      	movs	r2, #1
 8006e96:	0018      	movs	r0, r3
 8006e98:	f000 fe00 	bl	8007a9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a1a      	ldr	r2, [pc, #104]	; (8006f0c <HAL_TIM_PWM_Start+0x88>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d00e      	beq.n	8006ec4 <HAL_TIM_PWM_Start+0x40>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a19      	ldr	r2, [pc, #100]	; (8006f10 <HAL_TIM_PWM_Start+0x8c>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d009      	beq.n	8006ec4 <HAL_TIM_PWM_Start+0x40>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a17      	ldr	r2, [pc, #92]	; (8006f14 <HAL_TIM_PWM_Start+0x90>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d004      	beq.n	8006ec4 <HAL_TIM_PWM_Start+0x40>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a16      	ldr	r2, [pc, #88]	; (8006f18 <HAL_TIM_PWM_Start+0x94>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d101      	bne.n	8006ec8 <HAL_TIM_PWM_Start+0x44>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e000      	b.n	8006eca <HAL_TIM_PWM_Start+0x46>
 8006ec8:	2300      	movs	r3, #0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d008      	beq.n	8006ee0 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2180      	movs	r1, #128	; 0x80
 8006eda:	0209      	lsls	r1, r1, #8
 8006edc:	430a      	orrs	r2, r1
 8006ede:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	2207      	movs	r2, #7
 8006ee8:	4013      	ands	r3, r2
 8006eea:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2b06      	cmp	r3, #6
 8006ef0:	d007      	beq.n	8006f02 <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2101      	movs	r1, #1
 8006efe:	430a      	orrs	r2, r1
 8006f00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	0018      	movs	r0, r3
 8006f06:	46bd      	mov	sp, r7
 8006f08:	b004      	add	sp, #16
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	40012c00 	.word	0x40012c00
 8006f10:	40014000 	.word	0x40014000
 8006f14:	40014400 	.word	0x40014400
 8006f18:	40014800 	.word	0x40014800

08006f1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d124      	bne.n	8006f7c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	4013      	ands	r3, r2
 8006f3c:	2b02      	cmp	r3, #2
 8006f3e:	d11d      	bne.n	8006f7c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2203      	movs	r2, #3
 8006f46:	4252      	negs	r2, r2
 8006f48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	2203      	movs	r2, #3
 8006f58:	4013      	ands	r3, r2
 8006f5a:	d004      	beq.n	8006f66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	0018      	movs	r0, r3
 8006f60:	f000 fa78 	bl	8007454 <HAL_TIM_IC_CaptureCallback>
 8006f64:	e007      	b.n	8006f76 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	0018      	movs	r0, r3
 8006f6a:	f000 fa6b 	bl	8007444 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	0018      	movs	r0, r3
 8006f72:	f000 fa77 	bl	8007464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	2204      	movs	r2, #4
 8006f84:	4013      	ands	r3, r2
 8006f86:	2b04      	cmp	r3, #4
 8006f88:	d125      	bne.n	8006fd6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	2204      	movs	r2, #4
 8006f92:	4013      	ands	r3, r2
 8006f94:	2b04      	cmp	r3, #4
 8006f96:	d11e      	bne.n	8006fd6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2205      	movs	r2, #5
 8006f9e:	4252      	negs	r2, r2
 8006fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2202      	movs	r2, #2
 8006fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	699a      	ldr	r2, [r3, #24]
 8006fae:	23c0      	movs	r3, #192	; 0xc0
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	d004      	beq.n	8006fc0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	0018      	movs	r0, r3
 8006fba:	f000 fa4b 	bl	8007454 <HAL_TIM_IC_CaptureCallback>
 8006fbe:	e007      	b.n	8006fd0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	0018      	movs	r0, r3
 8006fc4:	f000 fa3e 	bl	8007444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	0018      	movs	r0, r3
 8006fcc:	f000 fa4a 	bl	8007464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	2208      	movs	r2, #8
 8006fde:	4013      	ands	r3, r2
 8006fe0:	2b08      	cmp	r3, #8
 8006fe2:	d124      	bne.n	800702e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	2208      	movs	r2, #8
 8006fec:	4013      	ands	r3, r2
 8006fee:	2b08      	cmp	r3, #8
 8006ff0:	d11d      	bne.n	800702e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2209      	movs	r2, #9
 8006ff8:	4252      	negs	r2, r2
 8006ffa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2204      	movs	r2, #4
 8007000:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	69db      	ldr	r3, [r3, #28]
 8007008:	2203      	movs	r2, #3
 800700a:	4013      	ands	r3, r2
 800700c:	d004      	beq.n	8007018 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	0018      	movs	r0, r3
 8007012:	f000 fa1f 	bl	8007454 <HAL_TIM_IC_CaptureCallback>
 8007016:	e007      	b.n	8007028 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	0018      	movs	r0, r3
 800701c:	f000 fa12 	bl	8007444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	0018      	movs	r0, r3
 8007024:	f000 fa1e 	bl	8007464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	2210      	movs	r2, #16
 8007036:	4013      	ands	r3, r2
 8007038:	2b10      	cmp	r3, #16
 800703a:	d125      	bne.n	8007088 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	2210      	movs	r2, #16
 8007044:	4013      	ands	r3, r2
 8007046:	2b10      	cmp	r3, #16
 8007048:	d11e      	bne.n	8007088 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2211      	movs	r2, #17
 8007050:	4252      	negs	r2, r2
 8007052:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2208      	movs	r2, #8
 8007058:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	69da      	ldr	r2, [r3, #28]
 8007060:	23c0      	movs	r3, #192	; 0xc0
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	4013      	ands	r3, r2
 8007066:	d004      	beq.n	8007072 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	0018      	movs	r0, r3
 800706c:	f000 f9f2 	bl	8007454 <HAL_TIM_IC_CaptureCallback>
 8007070:	e007      	b.n	8007082 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	0018      	movs	r0, r3
 8007076:	f000 f9e5 	bl	8007444 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	0018      	movs	r0, r3
 800707e:	f000 f9f1 	bl	8007464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	2201      	movs	r2, #1
 8007090:	4013      	ands	r3, r2
 8007092:	2b01      	cmp	r3, #1
 8007094:	d10f      	bne.n	80070b6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	2201      	movs	r2, #1
 800709e:	4013      	ands	r3, r2
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d108      	bne.n	80070b6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2202      	movs	r2, #2
 80070aa:	4252      	negs	r2, r2
 80070ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	0018      	movs	r0, r3
 80070b2:	f000 f9bf 	bl	8007434 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	2280      	movs	r2, #128	; 0x80
 80070be:	4013      	ands	r3, r2
 80070c0:	2b80      	cmp	r3, #128	; 0x80
 80070c2:	d10f      	bne.n	80070e4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	2280      	movs	r2, #128	; 0x80
 80070cc:	4013      	ands	r3, r2
 80070ce:	2b80      	cmp	r3, #128	; 0x80
 80070d0:	d108      	bne.n	80070e4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2281      	movs	r2, #129	; 0x81
 80070d8:	4252      	negs	r2, r2
 80070da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	0018      	movs	r0, r3
 80070e0:	f000 fdbe 	bl	8007c60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	2240      	movs	r2, #64	; 0x40
 80070ec:	4013      	ands	r3, r2
 80070ee:	2b40      	cmp	r3, #64	; 0x40
 80070f0:	d10f      	bne.n	8007112 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	2240      	movs	r2, #64	; 0x40
 80070fa:	4013      	ands	r3, r2
 80070fc:	2b40      	cmp	r3, #64	; 0x40
 80070fe:	d108      	bne.n	8007112 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	2241      	movs	r2, #65	; 0x41
 8007106:	4252      	negs	r2, r2
 8007108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	0018      	movs	r0, r3
 800710e:	f000 f9b1 	bl	8007474 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	2220      	movs	r2, #32
 800711a:	4013      	ands	r3, r2
 800711c:	2b20      	cmp	r3, #32
 800711e:	d10f      	bne.n	8007140 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	2220      	movs	r2, #32
 8007128:	4013      	ands	r3, r2
 800712a:	2b20      	cmp	r3, #32
 800712c:	d108      	bne.n	8007140 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2221      	movs	r2, #33	; 0x21
 8007134:	4252      	negs	r2, r2
 8007136:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	0018      	movs	r0, r3
 800713c:	f000 fd88 	bl	8007c50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007140:	46c0      	nop			; (mov r8, r8)
 8007142:	46bd      	mov	sp, r7
 8007144:	b002      	add	sp, #8
 8007146:	bd80      	pop	{r7, pc}

08007148 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	223c      	movs	r2, #60	; 0x3c
 8007158:	5c9b      	ldrb	r3, [r3, r2]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d101      	bne.n	8007162 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800715e:	2302      	movs	r3, #2
 8007160:	e0a4      	b.n	80072ac <HAL_TIM_PWM_ConfigChannel+0x164>
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	223c      	movs	r2, #60	; 0x3c
 8007166:	2101      	movs	r1, #1
 8007168:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	223d      	movs	r2, #61	; 0x3d
 800716e:	2102      	movs	r1, #2
 8007170:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2b04      	cmp	r3, #4
 8007176:	d029      	beq.n	80071cc <HAL_TIM_PWM_ConfigChannel+0x84>
 8007178:	d802      	bhi.n	8007180 <HAL_TIM_PWM_ConfigChannel+0x38>
 800717a:	2b00      	cmp	r3, #0
 800717c:	d005      	beq.n	800718a <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 800717e:	e08c      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8007180:	2b08      	cmp	r3, #8
 8007182:	d046      	beq.n	8007212 <HAL_TIM_PWM_ConfigChannel+0xca>
 8007184:	2b0c      	cmp	r3, #12
 8007186:	d065      	beq.n	8007254 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8007188:	e087      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68ba      	ldr	r2, [r7, #8]
 8007190:	0011      	movs	r1, r2
 8007192:	0018      	movs	r0, r3
 8007194:	f000 f9ec 	bl	8007570 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	699a      	ldr	r2, [r3, #24]
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2108      	movs	r1, #8
 80071a4:	430a      	orrs	r2, r1
 80071a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	699a      	ldr	r2, [r3, #24]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2104      	movs	r1, #4
 80071b4:	438a      	bics	r2, r1
 80071b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	6999      	ldr	r1, [r3, #24]
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	691a      	ldr	r2, [r3, #16]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	430a      	orrs	r2, r1
 80071c8:	619a      	str	r2, [r3, #24]
      break;
 80071ca:	e066      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68ba      	ldr	r2, [r7, #8]
 80071d2:	0011      	movs	r1, r2
 80071d4:	0018      	movs	r0, r3
 80071d6:	f000 fa53 	bl	8007680 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	699a      	ldr	r2, [r3, #24]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2180      	movs	r1, #128	; 0x80
 80071e6:	0109      	lsls	r1, r1, #4
 80071e8:	430a      	orrs	r2, r1
 80071ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	699a      	ldr	r2, [r3, #24]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	492f      	ldr	r1, [pc, #188]	; (80072b4 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80071f8:	400a      	ands	r2, r1
 80071fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6999      	ldr	r1, [r3, #24]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	021a      	lsls	r2, r3, #8
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	619a      	str	r2, [r3, #24]
      break;
 8007210:	e043      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	0011      	movs	r1, r2
 800721a:	0018      	movs	r0, r3
 800721c:	f000 fab4 	bl	8007788 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	69da      	ldr	r2, [r3, #28]
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2108      	movs	r1, #8
 800722c:	430a      	orrs	r2, r1
 800722e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	69da      	ldr	r2, [r3, #28]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2104      	movs	r1, #4
 800723c:	438a      	bics	r2, r1
 800723e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	69d9      	ldr	r1, [r3, #28]
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	691a      	ldr	r2, [r3, #16]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	430a      	orrs	r2, r1
 8007250:	61da      	str	r2, [r3, #28]
      break;
 8007252:	e022      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68ba      	ldr	r2, [r7, #8]
 800725a:	0011      	movs	r1, r2
 800725c:	0018      	movs	r0, r3
 800725e:	f000 fb19 	bl	8007894 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	69da      	ldr	r2, [r3, #28]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2180      	movs	r1, #128	; 0x80
 800726e:	0109      	lsls	r1, r1, #4
 8007270:	430a      	orrs	r2, r1
 8007272:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	69da      	ldr	r2, [r3, #28]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	490d      	ldr	r1, [pc, #52]	; (80072b4 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8007280:	400a      	ands	r2, r1
 8007282:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	69d9      	ldr	r1, [r3, #28]
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	021a      	lsls	r2, r3, #8
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	430a      	orrs	r2, r1
 8007296:	61da      	str	r2, [r3, #28]
      break;
 8007298:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	223d      	movs	r2, #61	; 0x3d
 800729e:	2101      	movs	r1, #1
 80072a0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	223c      	movs	r2, #60	; 0x3c
 80072a6:	2100      	movs	r1, #0
 80072a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	0018      	movs	r0, r3
 80072ae:	46bd      	mov	sp, r7
 80072b0:	b004      	add	sp, #16
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	fffffbff 	.word	0xfffffbff

080072b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	223c      	movs	r2, #60	; 0x3c
 80072c6:	5c9b      	ldrb	r3, [r3, r2]
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d101      	bne.n	80072d0 <HAL_TIM_ConfigClockSource+0x18>
 80072cc:	2302      	movs	r3, #2
 80072ce:	e0ab      	b.n	8007428 <HAL_TIM_ConfigClockSource+0x170>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	223c      	movs	r2, #60	; 0x3c
 80072d4:	2101      	movs	r1, #1
 80072d6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	223d      	movs	r2, #61	; 0x3d
 80072dc:	2102      	movs	r1, #2
 80072de:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2277      	movs	r2, #119	; 0x77
 80072ec:	4393      	bics	r3, r2
 80072ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	4a4f      	ldr	r2, [pc, #316]	; (8007430 <HAL_TIM_ConfigClockSource+0x178>)
 80072f4:	4013      	ands	r3, r2
 80072f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2b40      	cmp	r3, #64	; 0x40
 8007306:	d100      	bne.n	800730a <HAL_TIM_ConfigClockSource+0x52>
 8007308:	e06b      	b.n	80073e2 <HAL_TIM_ConfigClockSource+0x12a>
 800730a:	d80e      	bhi.n	800732a <HAL_TIM_ConfigClockSource+0x72>
 800730c:	2b10      	cmp	r3, #16
 800730e:	d100      	bne.n	8007312 <HAL_TIM_ConfigClockSource+0x5a>
 8007310:	e077      	b.n	8007402 <HAL_TIM_ConfigClockSource+0x14a>
 8007312:	d803      	bhi.n	800731c <HAL_TIM_ConfigClockSource+0x64>
 8007314:	2b00      	cmp	r3, #0
 8007316:	d100      	bne.n	800731a <HAL_TIM_ConfigClockSource+0x62>
 8007318:	e073      	b.n	8007402 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800731a:	e07c      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800731c:	2b20      	cmp	r3, #32
 800731e:	d100      	bne.n	8007322 <HAL_TIM_ConfigClockSource+0x6a>
 8007320:	e06f      	b.n	8007402 <HAL_TIM_ConfigClockSource+0x14a>
 8007322:	2b30      	cmp	r3, #48	; 0x30
 8007324:	d100      	bne.n	8007328 <HAL_TIM_ConfigClockSource+0x70>
 8007326:	e06c      	b.n	8007402 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8007328:	e075      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800732a:	2b70      	cmp	r3, #112	; 0x70
 800732c:	d00e      	beq.n	800734c <HAL_TIM_ConfigClockSource+0x94>
 800732e:	d804      	bhi.n	800733a <HAL_TIM_ConfigClockSource+0x82>
 8007330:	2b50      	cmp	r3, #80	; 0x50
 8007332:	d036      	beq.n	80073a2 <HAL_TIM_ConfigClockSource+0xea>
 8007334:	2b60      	cmp	r3, #96	; 0x60
 8007336:	d044      	beq.n	80073c2 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8007338:	e06d      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800733a:	2280      	movs	r2, #128	; 0x80
 800733c:	0152      	lsls	r2, r2, #5
 800733e:	4293      	cmp	r3, r2
 8007340:	d068      	beq.n	8007414 <HAL_TIM_ConfigClockSource+0x15c>
 8007342:	2280      	movs	r2, #128	; 0x80
 8007344:	0192      	lsls	r2, r2, #6
 8007346:	4293      	cmp	r3, r2
 8007348:	d017      	beq.n	800737a <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800734a:	e064      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6818      	ldr	r0, [r3, #0]
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	6899      	ldr	r1, [r3, #8]
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	f000 fb7e 	bl	8007a5c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2277      	movs	r2, #119	; 0x77
 800736c:	4313      	orrs	r3, r2
 800736e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68fa      	ldr	r2, [r7, #12]
 8007376:	609a      	str	r2, [r3, #8]
      break;
 8007378:	e04d      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6818      	ldr	r0, [r3, #0]
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	6899      	ldr	r1, [r3, #8]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	685a      	ldr	r2, [r3, #4]
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	f000 fb67 	bl	8007a5c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	689a      	ldr	r2, [r3, #8]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2180      	movs	r1, #128	; 0x80
 800739a:	01c9      	lsls	r1, r1, #7
 800739c:	430a      	orrs	r2, r1
 800739e:	609a      	str	r2, [r3, #8]
      break;
 80073a0:	e039      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6818      	ldr	r0, [r3, #0]
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	6859      	ldr	r1, [r3, #4]
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	001a      	movs	r2, r3
 80073b0:	f000 fada 	bl	8007968 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2150      	movs	r1, #80	; 0x50
 80073ba:	0018      	movs	r0, r3
 80073bc:	f000 fb34 	bl	8007a28 <TIM_ITRx_SetConfig>
      break;
 80073c0:	e029      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	6859      	ldr	r1, [r3, #4]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	001a      	movs	r2, r3
 80073d0:	f000 faf8 	bl	80079c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2160      	movs	r1, #96	; 0x60
 80073da:	0018      	movs	r0, r3
 80073dc:	f000 fb24 	bl	8007a28 <TIM_ITRx_SetConfig>
      break;
 80073e0:	e019      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6818      	ldr	r0, [r3, #0]
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	6859      	ldr	r1, [r3, #4]
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	001a      	movs	r2, r3
 80073f0:	f000 faba 	bl	8007968 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2140      	movs	r1, #64	; 0x40
 80073fa:	0018      	movs	r0, r3
 80073fc:	f000 fb14 	bl	8007a28 <TIM_ITRx_SetConfig>
      break;
 8007400:	e009      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	0019      	movs	r1, r3
 800740c:	0010      	movs	r0, r2
 800740e:	f000 fb0b 	bl	8007a28 <TIM_ITRx_SetConfig>
      break;
 8007412:	e000      	b.n	8007416 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8007414:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	223d      	movs	r2, #61	; 0x3d
 800741a:	2101      	movs	r1, #1
 800741c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	223c      	movs	r2, #60	; 0x3c
 8007422:	2100      	movs	r1, #0
 8007424:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007426:	2300      	movs	r3, #0
}
 8007428:	0018      	movs	r0, r3
 800742a:	46bd      	mov	sp, r7
 800742c:	b004      	add	sp, #16
 800742e:	bd80      	pop	{r7, pc}
 8007430:	ffff00ff 	.word	0xffff00ff

08007434 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800743c:	46c0      	nop			; (mov r8, r8)
 800743e:	46bd      	mov	sp, r7
 8007440:	b002      	add	sp, #8
 8007442:	bd80      	pop	{r7, pc}

08007444 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800744c:	46c0      	nop			; (mov r8, r8)
 800744e:	46bd      	mov	sp, r7
 8007450:	b002      	add	sp, #8
 8007452:	bd80      	pop	{r7, pc}

08007454 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800745c:	46c0      	nop			; (mov r8, r8)
 800745e:	46bd      	mov	sp, r7
 8007460:	b002      	add	sp, #8
 8007462:	bd80      	pop	{r7, pc}

08007464 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800746c:	46c0      	nop			; (mov r8, r8)
 800746e:	46bd      	mov	sp, r7
 8007470:	b002      	add	sp, #8
 8007472:	bd80      	pop	{r7, pc}

08007474 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800747c:	46c0      	nop			; (mov r8, r8)
 800747e:	46bd      	mov	sp, r7
 8007480:	b002      	add	sp, #8
 8007482:	bd80      	pop	{r7, pc}

08007484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	4a2f      	ldr	r2, [pc, #188]	; (8007554 <TIM_Base_SetConfig+0xd0>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d003      	beq.n	80074a4 <TIM_Base_SetConfig+0x20>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	4a2e      	ldr	r2, [pc, #184]	; (8007558 <TIM_Base_SetConfig+0xd4>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d108      	bne.n	80074b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2270      	movs	r2, #112	; 0x70
 80074a8:	4393      	bics	r3, r2
 80074aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	68fa      	ldr	r2, [r7, #12]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a26      	ldr	r2, [pc, #152]	; (8007554 <TIM_Base_SetConfig+0xd0>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d013      	beq.n	80074e6 <TIM_Base_SetConfig+0x62>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a25      	ldr	r2, [pc, #148]	; (8007558 <TIM_Base_SetConfig+0xd4>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d00f      	beq.n	80074e6 <TIM_Base_SetConfig+0x62>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a24      	ldr	r2, [pc, #144]	; (800755c <TIM_Base_SetConfig+0xd8>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d00b      	beq.n	80074e6 <TIM_Base_SetConfig+0x62>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a23      	ldr	r2, [pc, #140]	; (8007560 <TIM_Base_SetConfig+0xdc>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d007      	beq.n	80074e6 <TIM_Base_SetConfig+0x62>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a22      	ldr	r2, [pc, #136]	; (8007564 <TIM_Base_SetConfig+0xe0>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d003      	beq.n	80074e6 <TIM_Base_SetConfig+0x62>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a21      	ldr	r2, [pc, #132]	; (8007568 <TIM_Base_SetConfig+0xe4>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d108      	bne.n	80074f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	4a20      	ldr	r2, [pc, #128]	; (800756c <TIM_Base_SetConfig+0xe8>)
 80074ea:	4013      	ands	r3, r2
 80074ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2280      	movs	r2, #128	; 0x80
 80074fc:	4393      	bics	r3, r2
 80074fe:	001a      	movs	r2, r3
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	695b      	ldr	r3, [r3, #20]
 8007504:	4313      	orrs	r3, r2
 8007506:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	689a      	ldr	r2, [r3, #8]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a0c      	ldr	r2, [pc, #48]	; (8007554 <TIM_Base_SetConfig+0xd0>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d00b      	beq.n	800753e <TIM_Base_SetConfig+0xba>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a0d      	ldr	r2, [pc, #52]	; (8007560 <TIM_Base_SetConfig+0xdc>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d007      	beq.n	800753e <TIM_Base_SetConfig+0xba>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a0c      	ldr	r2, [pc, #48]	; (8007564 <TIM_Base_SetConfig+0xe0>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d003      	beq.n	800753e <TIM_Base_SetConfig+0xba>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a0b      	ldr	r2, [pc, #44]	; (8007568 <TIM_Base_SetConfig+0xe4>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d103      	bne.n	8007546 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	691a      	ldr	r2, [r3, #16]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	615a      	str	r2, [r3, #20]
}
 800754c:	46c0      	nop			; (mov r8, r8)
 800754e:	46bd      	mov	sp, r7
 8007550:	b004      	add	sp, #16
 8007552:	bd80      	pop	{r7, pc}
 8007554:	40012c00 	.word	0x40012c00
 8007558:	40000400 	.word	0x40000400
 800755c:	40002000 	.word	0x40002000
 8007560:	40014000 	.word	0x40014000
 8007564:	40014400 	.word	0x40014400
 8007568:	40014800 	.word	0x40014800
 800756c:	fffffcff 	.word	0xfffffcff

08007570 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6a1b      	ldr	r3, [r3, #32]
 800757e:	2201      	movs	r2, #1
 8007580:	4393      	bics	r3, r2
 8007582:	001a      	movs	r2, r3
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a1b      	ldr	r3, [r3, #32]
 800758c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2270      	movs	r2, #112	; 0x70
 800759e:	4393      	bics	r3, r2
 80075a0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2203      	movs	r2, #3
 80075a6:	4393      	bics	r3, r2
 80075a8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	68fa      	ldr	r2, [r7, #12]
 80075b0:	4313      	orrs	r3, r2
 80075b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	2202      	movs	r2, #2
 80075b8:	4393      	bics	r3, r2
 80075ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	697a      	ldr	r2, [r7, #20]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a27      	ldr	r2, [pc, #156]	; (8007668 <TIM_OC1_SetConfig+0xf8>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d00b      	beq.n	80075e6 <TIM_OC1_SetConfig+0x76>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a26      	ldr	r2, [pc, #152]	; (800766c <TIM_OC1_SetConfig+0xfc>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d007      	beq.n	80075e6 <TIM_OC1_SetConfig+0x76>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4a25      	ldr	r2, [pc, #148]	; (8007670 <TIM_OC1_SetConfig+0x100>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d003      	beq.n	80075e6 <TIM_OC1_SetConfig+0x76>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a24      	ldr	r2, [pc, #144]	; (8007674 <TIM_OC1_SetConfig+0x104>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d10c      	bne.n	8007600 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	2208      	movs	r2, #8
 80075ea:	4393      	bics	r3, r2
 80075ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	68db      	ldr	r3, [r3, #12]
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	2204      	movs	r2, #4
 80075fc:	4393      	bics	r3, r2
 80075fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4a19      	ldr	r2, [pc, #100]	; (8007668 <TIM_OC1_SetConfig+0xf8>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d00b      	beq.n	8007620 <TIM_OC1_SetConfig+0xb0>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a18      	ldr	r2, [pc, #96]	; (800766c <TIM_OC1_SetConfig+0xfc>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d007      	beq.n	8007620 <TIM_OC1_SetConfig+0xb0>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a17      	ldr	r2, [pc, #92]	; (8007670 <TIM_OC1_SetConfig+0x100>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d003      	beq.n	8007620 <TIM_OC1_SetConfig+0xb0>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a16      	ldr	r2, [pc, #88]	; (8007674 <TIM_OC1_SetConfig+0x104>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d111      	bne.n	8007644 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	4a15      	ldr	r2, [pc, #84]	; (8007678 <TIM_OC1_SetConfig+0x108>)
 8007624:	4013      	ands	r3, r2
 8007626:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	4a14      	ldr	r2, [pc, #80]	; (800767c <TIM_OC1_SetConfig+0x10c>)
 800762c:	4013      	ands	r3, r2
 800762e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	695b      	ldr	r3, [r3, #20]
 8007634:	693a      	ldr	r2, [r7, #16]
 8007636:	4313      	orrs	r3, r2
 8007638:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	699b      	ldr	r3, [r3, #24]
 800763e:	693a      	ldr	r2, [r7, #16]
 8007640:	4313      	orrs	r3, r2
 8007642:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68fa      	ldr	r2, [r7, #12]
 800764e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	685a      	ldr	r2, [r3, #4]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	621a      	str	r2, [r3, #32]
}
 800765e:	46c0      	nop			; (mov r8, r8)
 8007660:	46bd      	mov	sp, r7
 8007662:	b006      	add	sp, #24
 8007664:	bd80      	pop	{r7, pc}
 8007666:	46c0      	nop			; (mov r8, r8)
 8007668:	40012c00 	.word	0x40012c00
 800766c:	40014000 	.word	0x40014000
 8007670:	40014400 	.word	0x40014400
 8007674:	40014800 	.word	0x40014800
 8007678:	fffffeff 	.word	0xfffffeff
 800767c:	fffffdff 	.word	0xfffffdff

08007680 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b086      	sub	sp, #24
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6a1b      	ldr	r3, [r3, #32]
 800768e:	2210      	movs	r2, #16
 8007690:	4393      	bics	r3, r2
 8007692:	001a      	movs	r2, r3
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a1b      	ldr	r3, [r3, #32]
 800769c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	699b      	ldr	r3, [r3, #24]
 80076a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	4a2e      	ldr	r2, [pc, #184]	; (8007768 <TIM_OC2_SetConfig+0xe8>)
 80076ae:	4013      	ands	r3, r2
 80076b0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	4a2d      	ldr	r2, [pc, #180]	; (800776c <TIM_OC2_SetConfig+0xec>)
 80076b6:	4013      	ands	r3, r2
 80076b8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	021b      	lsls	r3, r3, #8
 80076c0:	68fa      	ldr	r2, [r7, #12]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	2220      	movs	r2, #32
 80076ca:	4393      	bics	r3, r2
 80076cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	011b      	lsls	r3, r3, #4
 80076d4:	697a      	ldr	r2, [r7, #20]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a24      	ldr	r2, [pc, #144]	; (8007770 <TIM_OC2_SetConfig+0xf0>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d10d      	bne.n	80076fe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	2280      	movs	r2, #128	; 0x80
 80076e6:	4393      	bics	r3, r2
 80076e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	68db      	ldr	r3, [r3, #12]
 80076ee:	011b      	lsls	r3, r3, #4
 80076f0:	697a      	ldr	r2, [r7, #20]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	2240      	movs	r2, #64	; 0x40
 80076fa:	4393      	bics	r3, r2
 80076fc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a1b      	ldr	r2, [pc, #108]	; (8007770 <TIM_OC2_SetConfig+0xf0>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d00b      	beq.n	800771e <TIM_OC2_SetConfig+0x9e>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a1a      	ldr	r2, [pc, #104]	; (8007774 <TIM_OC2_SetConfig+0xf4>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d007      	beq.n	800771e <TIM_OC2_SetConfig+0x9e>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a19      	ldr	r2, [pc, #100]	; (8007778 <TIM_OC2_SetConfig+0xf8>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d003      	beq.n	800771e <TIM_OC2_SetConfig+0x9e>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a18      	ldr	r2, [pc, #96]	; (800777c <TIM_OC2_SetConfig+0xfc>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d113      	bne.n	8007746 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	4a17      	ldr	r2, [pc, #92]	; (8007780 <TIM_OC2_SetConfig+0x100>)
 8007722:	4013      	ands	r3, r2
 8007724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	4a16      	ldr	r2, [pc, #88]	; (8007784 <TIM_OC2_SetConfig+0x104>)
 800772a:	4013      	ands	r3, r2
 800772c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	695b      	ldr	r3, [r3, #20]
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	4313      	orrs	r3, r2
 8007738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	693a      	ldr	r2, [r7, #16]
 8007742:	4313      	orrs	r3, r2
 8007744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	693a      	ldr	r2, [r7, #16]
 800774a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	697a      	ldr	r2, [r7, #20]
 800775e:	621a      	str	r2, [r3, #32]
}
 8007760:	46c0      	nop			; (mov r8, r8)
 8007762:	46bd      	mov	sp, r7
 8007764:	b006      	add	sp, #24
 8007766:	bd80      	pop	{r7, pc}
 8007768:	ffff8fff 	.word	0xffff8fff
 800776c:	fffffcff 	.word	0xfffffcff
 8007770:	40012c00 	.word	0x40012c00
 8007774:	40014000 	.word	0x40014000
 8007778:	40014400 	.word	0x40014400
 800777c:	40014800 	.word	0x40014800
 8007780:	fffffbff 	.word	0xfffffbff
 8007784:	fffff7ff 	.word	0xfffff7ff

08007788 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b086      	sub	sp, #24
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	4a35      	ldr	r2, [pc, #212]	; (800786c <TIM_OC3_SetConfig+0xe4>)
 8007798:	401a      	ands	r2, r3
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a1b      	ldr	r3, [r3, #32]
 80077a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	69db      	ldr	r3, [r3, #28]
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2270      	movs	r2, #112	; 0x70
 80077b4:	4393      	bics	r3, r2
 80077b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2203      	movs	r2, #3
 80077bc:	4393      	bics	r3, r2
 80077be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	68fa      	ldr	r2, [r7, #12]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	4a28      	ldr	r2, [pc, #160]	; (8007870 <TIM_OC3_SetConfig+0xe8>)
 80077ce:	4013      	ands	r3, r2
 80077d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	021b      	lsls	r3, r3, #8
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	4313      	orrs	r3, r2
 80077dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a24      	ldr	r2, [pc, #144]	; (8007874 <TIM_OC3_SetConfig+0xec>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d10d      	bne.n	8007802 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	4a23      	ldr	r2, [pc, #140]	; (8007878 <TIM_OC3_SetConfig+0xf0>)
 80077ea:	4013      	ands	r3, r2
 80077ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	021b      	lsls	r3, r3, #8
 80077f4:	697a      	ldr	r2, [r7, #20]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	4a1f      	ldr	r2, [pc, #124]	; (800787c <TIM_OC3_SetConfig+0xf4>)
 80077fe:	4013      	ands	r3, r2
 8007800:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a1b      	ldr	r2, [pc, #108]	; (8007874 <TIM_OC3_SetConfig+0xec>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d00b      	beq.n	8007822 <TIM_OC3_SetConfig+0x9a>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4a1c      	ldr	r2, [pc, #112]	; (8007880 <TIM_OC3_SetConfig+0xf8>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d007      	beq.n	8007822 <TIM_OC3_SetConfig+0x9a>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a1b      	ldr	r2, [pc, #108]	; (8007884 <TIM_OC3_SetConfig+0xfc>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d003      	beq.n	8007822 <TIM_OC3_SetConfig+0x9a>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a1a      	ldr	r2, [pc, #104]	; (8007888 <TIM_OC3_SetConfig+0x100>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d113      	bne.n	800784a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	4a19      	ldr	r2, [pc, #100]	; (800788c <TIM_OC3_SetConfig+0x104>)
 8007826:	4013      	ands	r3, r2
 8007828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	4a18      	ldr	r2, [pc, #96]	; (8007890 <TIM_OC3_SetConfig+0x108>)
 800782e:	4013      	ands	r3, r2
 8007830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	695b      	ldr	r3, [r3, #20]
 8007836:	011b      	lsls	r3, r3, #4
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	4313      	orrs	r3, r2
 800783c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	011b      	lsls	r3, r3, #4
 8007844:	693a      	ldr	r2, [r7, #16]
 8007846:	4313      	orrs	r3, r2
 8007848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	693a      	ldr	r2, [r7, #16]
 800784e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	685a      	ldr	r2, [r3, #4]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	621a      	str	r2, [r3, #32]
}
 8007864:	46c0      	nop			; (mov r8, r8)
 8007866:	46bd      	mov	sp, r7
 8007868:	b006      	add	sp, #24
 800786a:	bd80      	pop	{r7, pc}
 800786c:	fffffeff 	.word	0xfffffeff
 8007870:	fffffdff 	.word	0xfffffdff
 8007874:	40012c00 	.word	0x40012c00
 8007878:	fffff7ff 	.word	0xfffff7ff
 800787c:	fffffbff 	.word	0xfffffbff
 8007880:	40014000 	.word	0x40014000
 8007884:	40014400 	.word	0x40014400
 8007888:	40014800 	.word	0x40014800
 800788c:	ffffefff 	.word	0xffffefff
 8007890:	ffffdfff 	.word	0xffffdfff

08007894 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b086      	sub	sp, #24
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a1b      	ldr	r3, [r3, #32]
 80078a2:	4a28      	ldr	r2, [pc, #160]	; (8007944 <TIM_OC4_SetConfig+0xb0>)
 80078a4:	401a      	ands	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	69db      	ldr	r3, [r3, #28]
 80078ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	4a22      	ldr	r2, [pc, #136]	; (8007948 <TIM_OC4_SetConfig+0xb4>)
 80078c0:	4013      	ands	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	4a21      	ldr	r2, [pc, #132]	; (800794c <TIM_OC4_SetConfig+0xb8>)
 80078c8:	4013      	ands	r3, r2
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	021b      	lsls	r3, r3, #8
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	4a1d      	ldr	r2, [pc, #116]	; (8007950 <TIM_OC4_SetConfig+0xbc>)
 80078dc:	4013      	ands	r3, r2
 80078de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	031b      	lsls	r3, r3, #12
 80078e6:	693a      	ldr	r2, [r7, #16]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a19      	ldr	r2, [pc, #100]	; (8007954 <TIM_OC4_SetConfig+0xc0>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d00b      	beq.n	800790c <TIM_OC4_SetConfig+0x78>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a18      	ldr	r2, [pc, #96]	; (8007958 <TIM_OC4_SetConfig+0xc4>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d007      	beq.n	800790c <TIM_OC4_SetConfig+0x78>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a17      	ldr	r2, [pc, #92]	; (800795c <TIM_OC4_SetConfig+0xc8>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d003      	beq.n	800790c <TIM_OC4_SetConfig+0x78>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a16      	ldr	r2, [pc, #88]	; (8007960 <TIM_OC4_SetConfig+0xcc>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d109      	bne.n	8007920 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	4a15      	ldr	r2, [pc, #84]	; (8007964 <TIM_OC4_SetConfig+0xd0>)
 8007910:	4013      	ands	r3, r2
 8007912:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	695b      	ldr	r3, [r3, #20]
 8007918:	019b      	lsls	r3, r3, #6
 800791a:	697a      	ldr	r2, [r7, #20]
 800791c:	4313      	orrs	r3, r2
 800791e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	697a      	ldr	r2, [r7, #20]
 8007924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	685a      	ldr	r2, [r3, #4]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	621a      	str	r2, [r3, #32]
}
 800793a:	46c0      	nop			; (mov r8, r8)
 800793c:	46bd      	mov	sp, r7
 800793e:	b006      	add	sp, #24
 8007940:	bd80      	pop	{r7, pc}
 8007942:	46c0      	nop			; (mov r8, r8)
 8007944:	ffffefff 	.word	0xffffefff
 8007948:	ffff8fff 	.word	0xffff8fff
 800794c:	fffffcff 	.word	0xfffffcff
 8007950:	ffffdfff 	.word	0xffffdfff
 8007954:	40012c00 	.word	0x40012c00
 8007958:	40014000 	.word	0x40014000
 800795c:	40014400 	.word	0x40014400
 8007960:	40014800 	.word	0x40014800
 8007964:	ffffbfff 	.word	0xffffbfff

08007968 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b086      	sub	sp, #24
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6a1b      	ldr	r3, [r3, #32]
 8007978:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	2201      	movs	r2, #1
 8007980:	4393      	bics	r3, r2
 8007982:	001a      	movs	r2, r3
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	22f0      	movs	r2, #240	; 0xf0
 8007992:	4393      	bics	r3, r2
 8007994:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	011b      	lsls	r3, r3, #4
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	4313      	orrs	r3, r2
 800799e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	220a      	movs	r2, #10
 80079a4:	4393      	bics	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079a8:	697a      	ldr	r2, [r7, #20]
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	621a      	str	r2, [r3, #32]
}
 80079bc:	46c0      	nop			; (mov r8, r8)
 80079be:	46bd      	mov	sp, r7
 80079c0:	b006      	add	sp, #24
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b086      	sub	sp, #24
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6a1b      	ldr	r3, [r3, #32]
 80079d4:	2210      	movs	r2, #16
 80079d6:	4393      	bics	r3, r2
 80079d8:	001a      	movs	r2, r3
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	699b      	ldr	r3, [r3, #24]
 80079e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6a1b      	ldr	r3, [r3, #32]
 80079e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	4a0d      	ldr	r2, [pc, #52]	; (8007a24 <TIM_TI2_ConfigInputStage+0x60>)
 80079ee:	4013      	ands	r3, r2
 80079f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	031b      	lsls	r3, r3, #12
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	22a0      	movs	r2, #160	; 0xa0
 8007a00:	4393      	bics	r3, r2
 8007a02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	011b      	lsls	r3, r3, #4
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	697a      	ldr	r2, [r7, #20]
 8007a12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	621a      	str	r2, [r3, #32]
}
 8007a1a:	46c0      	nop			; (mov r8, r8)
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	b006      	add	sp, #24
 8007a20:	bd80      	pop	{r7, pc}
 8007a22:	46c0      	nop			; (mov r8, r8)
 8007a24:	ffff0fff 	.word	0xffff0fff

08007a28 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2270      	movs	r2, #112	; 0x70
 8007a3c:	4393      	bics	r3, r2
 8007a3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	2207      	movs	r2, #7
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	68fa      	ldr	r2, [r7, #12]
 8007a50:	609a      	str	r2, [r3, #8]
}
 8007a52:	46c0      	nop			; (mov r8, r8)
 8007a54:	46bd      	mov	sp, r7
 8007a56:	b004      	add	sp, #16
 8007a58:	bd80      	pop	{r7, pc}
	...

08007a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b086      	sub	sp, #24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
 8007a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	689b      	ldr	r3, [r3, #8]
 8007a6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	4a09      	ldr	r2, [pc, #36]	; (8007a98 <TIM_ETR_SetConfig+0x3c>)
 8007a74:	4013      	ands	r3, r2
 8007a76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	021a      	lsls	r2, r3, #8
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	431a      	orrs	r2, r3
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	609a      	str	r2, [r3, #8]
}
 8007a90:	46c0      	nop			; (mov r8, r8)
 8007a92:	46bd      	mov	sp, r7
 8007a94:	b006      	add	sp, #24
 8007a96:	bd80      	pop	{r7, pc}
 8007a98:	ffff00ff 	.word	0xffff00ff

08007a9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b086      	sub	sp, #24
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	221f      	movs	r2, #31
 8007aac:	4013      	ands	r3, r2
 8007aae:	2201      	movs	r2, #1
 8007ab0:	409a      	lsls	r2, r3
 8007ab2:	0013      	movs	r3, r2
 8007ab4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	697a      	ldr	r2, [r7, #20]
 8007abc:	43d2      	mvns	r2, r2
 8007abe:	401a      	ands	r2, r3
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6a1a      	ldr	r2, [r3, #32]
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	211f      	movs	r1, #31
 8007acc:	400b      	ands	r3, r1
 8007ace:	6879      	ldr	r1, [r7, #4]
 8007ad0:	4099      	lsls	r1, r3
 8007ad2:	000b      	movs	r3, r1
 8007ad4:	431a      	orrs	r2, r3
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	621a      	str	r2, [r3, #32]
}
 8007ada:	46c0      	nop			; (mov r8, r8)
 8007adc:	46bd      	mov	sp, r7
 8007ade:	b006      	add	sp, #24
 8007ae0:	bd80      	pop	{r7, pc}
	...

08007ae4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	223c      	movs	r2, #60	; 0x3c
 8007af2:	5c9b      	ldrb	r3, [r3, r2]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d101      	bne.n	8007afc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007af8:	2302      	movs	r3, #2
 8007afa:	e041      	b.n	8007b80 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	223c      	movs	r2, #60	; 0x3c
 8007b00:	2101      	movs	r1, #1
 8007b02:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	223d      	movs	r2, #61	; 0x3d
 8007b08:	2102      	movs	r1, #2
 8007b0a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2270      	movs	r2, #112	; 0x70
 8007b20:	4393      	bics	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	68fa      	ldr	r2, [r7, #12]
 8007b34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a13      	ldr	r2, [pc, #76]	; (8007b88 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d009      	beq.n	8007b54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a11      	ldr	r2, [pc, #68]	; (8007b8c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d004      	beq.n	8007b54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a10      	ldr	r2, [pc, #64]	; (8007b90 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d10c      	bne.n	8007b6e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2280      	movs	r2, #128	; 0x80
 8007b58:	4393      	bics	r3, r2
 8007b5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	68ba      	ldr	r2, [r7, #8]
 8007b6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	223d      	movs	r2, #61	; 0x3d
 8007b72:	2101      	movs	r1, #1
 8007b74:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	223c      	movs	r2, #60	; 0x3c
 8007b7a:	2100      	movs	r1, #0
 8007b7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	0018      	movs	r0, r3
 8007b82:	46bd      	mov	sp, r7
 8007b84:	b004      	add	sp, #16
 8007b86:	bd80      	pop	{r7, pc}
 8007b88:	40012c00 	.word	0x40012c00
 8007b8c:	40000400 	.word	0x40000400
 8007b90:	40014000 	.word	0x40014000

08007b94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	223c      	movs	r2, #60	; 0x3c
 8007ba6:	5c9b      	ldrb	r3, [r3, r2]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d101      	bne.n	8007bb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007bac:	2302      	movs	r3, #2
 8007bae:	e03e      	b.n	8007c2e <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	223c      	movs	r2, #60	; 0x3c
 8007bb4:	2101      	movs	r1, #1
 8007bb6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	22ff      	movs	r2, #255	; 0xff
 8007bbc:	4393      	bics	r3, r2
 8007bbe:	001a      	movs	r2, r3
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	4a1b      	ldr	r2, [pc, #108]	; (8007c38 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8007bcc:	401a      	ands	r2, r3
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	4a18      	ldr	r2, [pc, #96]	; (8007c3c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8007bda:	401a      	ands	r2, r3
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	4313      	orrs	r3, r2
 8007be2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	4a16      	ldr	r2, [pc, #88]	; (8007c40 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8007be8:	401a      	ands	r2, r3
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	4a13      	ldr	r2, [pc, #76]	; (8007c44 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8007bf6:	401a      	ands	r2, r3
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	691b      	ldr	r3, [r3, #16]
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	4a11      	ldr	r2, [pc, #68]	; (8007c48 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8007c04:	401a      	ands	r2, r3
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	4a0e      	ldr	r2, [pc, #56]	; (8007c4c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8007c12:	401a      	ands	r2, r3
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	69db      	ldr	r3, [r3, #28]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	223c      	movs	r2, #60	; 0x3c
 8007c28:	2100      	movs	r1, #0
 8007c2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	0018      	movs	r0, r3
 8007c30:	46bd      	mov	sp, r7
 8007c32:	b004      	add	sp, #16
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	46c0      	nop			; (mov r8, r8)
 8007c38:	fffffcff 	.word	0xfffffcff
 8007c3c:	fffffbff 	.word	0xfffffbff
 8007c40:	fffff7ff 	.word	0xfffff7ff
 8007c44:	ffffefff 	.word	0xffffefff
 8007c48:	ffffdfff 	.word	0xffffdfff
 8007c4c:	ffffbfff 	.word	0xffffbfff

08007c50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b082      	sub	sp, #8
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c58:	46c0      	nop			; (mov r8, r8)
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	b002      	add	sp, #8
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c68:	46c0      	nop			; (mov r8, r8)
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	b002      	add	sp, #8
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e044      	b.n	8007d0c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d107      	bne.n	8007c9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2270      	movs	r2, #112	; 0x70
 8007c8e:	2100      	movs	r1, #0
 8007c90:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	0018      	movs	r0, r3
 8007c96:	f7fc fb9b 	bl	80043d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2224      	movs	r2, #36	; 0x24
 8007c9e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2101      	movs	r1, #1
 8007cac:	438a      	bics	r2, r1
 8007cae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	0018      	movs	r0, r3
 8007cb4:	f000 f830 	bl	8007d18 <UART_SetConfig>
 8007cb8:	0003      	movs	r3, r0
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d101      	bne.n	8007cc2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e024      	b.n	8007d0c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d003      	beq.n	8007cd2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	0018      	movs	r0, r3
 8007cce:	f000 f9a9 	bl	8008024 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	685a      	ldr	r2, [r3, #4]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	490d      	ldr	r1, [pc, #52]	; (8007d14 <HAL_UART_Init+0xa4>)
 8007cde:	400a      	ands	r2, r1
 8007ce0:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	689a      	ldr	r2, [r3, #8]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2108      	movs	r1, #8
 8007cee:	438a      	bics	r2, r1
 8007cf0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	430a      	orrs	r2, r1
 8007d00:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	0018      	movs	r0, r3
 8007d06:	f000 fa41 	bl	800818c <UART_CheckIdleState>
 8007d0a:	0003      	movs	r3, r0
}
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	b002      	add	sp, #8
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	fffff7ff 	.word	0xfffff7ff

08007d18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b088      	sub	sp, #32
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007d20:	2300      	movs	r3, #0
 8007d22:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d24:	2317      	movs	r3, #23
 8007d26:	18fb      	adds	r3, r7, r3
 8007d28:	2200      	movs	r2, #0
 8007d2a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689a      	ldr	r2, [r3, #8]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	431a      	orrs	r2, r3
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	431a      	orrs	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	69db      	ldr	r3, [r3, #28]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4aad      	ldr	r2, [pc, #692]	; (8008000 <UART_SetConfig+0x2e8>)
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	0019      	movs	r1, r3
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	430a      	orrs	r2, r1
 8007d58:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	4aa8      	ldr	r2, [pc, #672]	; (8008004 <UART_SetConfig+0x2ec>)
 8007d62:	4013      	ands	r3, r2
 8007d64:	0019      	movs	r1, r3
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	68da      	ldr	r2, [r3, #12]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	430a      	orrs	r2, r1
 8007d70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a1b      	ldr	r3, [r3, #32]
 8007d7c:	693a      	ldr	r2, [r7, #16]
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	4a9f      	ldr	r2, [pc, #636]	; (8008008 <UART_SetConfig+0x2f0>)
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	0019      	movs	r1, r3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	693a      	ldr	r2, [r7, #16]
 8007d94:	430a      	orrs	r2, r1
 8007d96:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a9b      	ldr	r2, [pc, #620]	; (800800c <UART_SetConfig+0x2f4>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d125      	bne.n	8007dee <UART_SetConfig+0xd6>
 8007da2:	4b9b      	ldr	r3, [pc, #620]	; (8008010 <UART_SetConfig+0x2f8>)
 8007da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007da6:	2203      	movs	r2, #3
 8007da8:	4013      	ands	r3, r2
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d00f      	beq.n	8007dce <UART_SetConfig+0xb6>
 8007dae:	d304      	bcc.n	8007dba <UART_SetConfig+0xa2>
 8007db0:	2b02      	cmp	r3, #2
 8007db2:	d011      	beq.n	8007dd8 <UART_SetConfig+0xc0>
 8007db4:	2b03      	cmp	r3, #3
 8007db6:	d005      	beq.n	8007dc4 <UART_SetConfig+0xac>
 8007db8:	e013      	b.n	8007de2 <UART_SetConfig+0xca>
 8007dba:	231f      	movs	r3, #31
 8007dbc:	18fb      	adds	r3, r7, r3
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	701a      	strb	r2, [r3, #0]
 8007dc2:	e022      	b.n	8007e0a <UART_SetConfig+0xf2>
 8007dc4:	231f      	movs	r3, #31
 8007dc6:	18fb      	adds	r3, r7, r3
 8007dc8:	2202      	movs	r2, #2
 8007dca:	701a      	strb	r2, [r3, #0]
 8007dcc:	e01d      	b.n	8007e0a <UART_SetConfig+0xf2>
 8007dce:	231f      	movs	r3, #31
 8007dd0:	18fb      	adds	r3, r7, r3
 8007dd2:	2204      	movs	r2, #4
 8007dd4:	701a      	strb	r2, [r3, #0]
 8007dd6:	e018      	b.n	8007e0a <UART_SetConfig+0xf2>
 8007dd8:	231f      	movs	r3, #31
 8007dda:	18fb      	adds	r3, r7, r3
 8007ddc:	2208      	movs	r2, #8
 8007dde:	701a      	strb	r2, [r3, #0]
 8007de0:	e013      	b.n	8007e0a <UART_SetConfig+0xf2>
 8007de2:	231f      	movs	r3, #31
 8007de4:	18fb      	adds	r3, r7, r3
 8007de6:	2210      	movs	r2, #16
 8007de8:	701a      	strb	r2, [r3, #0]
 8007dea:	46c0      	nop			; (mov r8, r8)
 8007dec:	e00d      	b.n	8007e0a <UART_SetConfig+0xf2>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a88      	ldr	r2, [pc, #544]	; (8008014 <UART_SetConfig+0x2fc>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d104      	bne.n	8007e02 <UART_SetConfig+0xea>
 8007df8:	231f      	movs	r3, #31
 8007dfa:	18fb      	adds	r3, r7, r3
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	701a      	strb	r2, [r3, #0]
 8007e00:	e003      	b.n	8007e0a <UART_SetConfig+0xf2>
 8007e02:	231f      	movs	r3, #31
 8007e04:	18fb      	adds	r3, r7, r3
 8007e06:	2210      	movs	r2, #16
 8007e08:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	69da      	ldr	r2, [r3, #28]
 8007e0e:	2380      	movs	r3, #128	; 0x80
 8007e10:	021b      	lsls	r3, r3, #8
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d000      	beq.n	8007e18 <UART_SetConfig+0x100>
 8007e16:	e07d      	b.n	8007f14 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8007e18:	231f      	movs	r3, #31
 8007e1a:	18fb      	adds	r3, r7, r3
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	2b02      	cmp	r3, #2
 8007e20:	d01c      	beq.n	8007e5c <UART_SetConfig+0x144>
 8007e22:	dc02      	bgt.n	8007e2a <UART_SetConfig+0x112>
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d005      	beq.n	8007e34 <UART_SetConfig+0x11c>
 8007e28:	e04b      	b.n	8007ec2 <UART_SetConfig+0x1aa>
 8007e2a:	2b04      	cmp	r3, #4
 8007e2c:	d025      	beq.n	8007e7a <UART_SetConfig+0x162>
 8007e2e:	2b08      	cmp	r3, #8
 8007e30:	d037      	beq.n	8007ea2 <UART_SetConfig+0x18a>
 8007e32:	e046      	b.n	8007ec2 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e34:	f7fe fc76 	bl	8006724 <HAL_RCC_GetPCLK1Freq>
 8007e38:	0003      	movs	r3, r0
 8007e3a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	005a      	lsls	r2, r3, #1
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	085b      	lsrs	r3, r3, #1
 8007e46:	18d2      	adds	r2, r2, r3
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	0019      	movs	r1, r3
 8007e4e:	0010      	movs	r0, r2
 8007e50:	f7f8 f95a 	bl	8000108 <__udivsi3>
 8007e54:	0003      	movs	r3, r0
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	61bb      	str	r3, [r7, #24]
        break;
 8007e5a:	e037      	b.n	8007ecc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	085b      	lsrs	r3, r3, #1
 8007e62:	4a6d      	ldr	r2, [pc, #436]	; (8008018 <UART_SetConfig+0x300>)
 8007e64:	189a      	adds	r2, r3, r2
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	0019      	movs	r1, r3
 8007e6c:	0010      	movs	r0, r2
 8007e6e:	f7f8 f94b 	bl	8000108 <__udivsi3>
 8007e72:	0003      	movs	r3, r0
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	61bb      	str	r3, [r7, #24]
        break;
 8007e78:	e028      	b.n	8007ecc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e7a:	f7fe fbe5 	bl	8006648 <HAL_RCC_GetSysClockFreq>
 8007e7e:	0003      	movs	r3, r0
 8007e80:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	005a      	lsls	r2, r3, #1
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	085b      	lsrs	r3, r3, #1
 8007e8c:	18d2      	adds	r2, r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	0019      	movs	r1, r3
 8007e94:	0010      	movs	r0, r2
 8007e96:	f7f8 f937 	bl	8000108 <__udivsi3>
 8007e9a:	0003      	movs	r3, r0
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	61bb      	str	r3, [r7, #24]
        break;
 8007ea0:	e014      	b.n	8007ecc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	085b      	lsrs	r3, r3, #1
 8007ea8:	2280      	movs	r2, #128	; 0x80
 8007eaa:	0252      	lsls	r2, r2, #9
 8007eac:	189a      	adds	r2, r3, r2
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	0019      	movs	r1, r3
 8007eb4:	0010      	movs	r0, r2
 8007eb6:	f7f8 f927 	bl	8000108 <__udivsi3>
 8007eba:	0003      	movs	r3, r0
 8007ebc:	b29b      	uxth	r3, r3
 8007ebe:	61bb      	str	r3, [r7, #24]
        break;
 8007ec0:	e004      	b.n	8007ecc <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8007ec2:	2317      	movs	r3, #23
 8007ec4:	18fb      	adds	r3, r7, r3
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	701a      	strb	r2, [r3, #0]
        break;
 8007eca:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	2b0f      	cmp	r3, #15
 8007ed0:	d91b      	bls.n	8007f0a <UART_SetConfig+0x1f2>
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	4a51      	ldr	r2, [pc, #324]	; (800801c <UART_SetConfig+0x304>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d817      	bhi.n	8007f0a <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	b29a      	uxth	r2, r3
 8007ede:	200a      	movs	r0, #10
 8007ee0:	183b      	adds	r3, r7, r0
 8007ee2:	210f      	movs	r1, #15
 8007ee4:	438a      	bics	r2, r1
 8007ee6:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	085b      	lsrs	r3, r3, #1
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	2207      	movs	r2, #7
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	b299      	uxth	r1, r3
 8007ef4:	183b      	adds	r3, r7, r0
 8007ef6:	183a      	adds	r2, r7, r0
 8007ef8:	8812      	ldrh	r2, [r2, #0]
 8007efa:	430a      	orrs	r2, r1
 8007efc:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	183a      	adds	r2, r7, r0
 8007f04:	8812      	ldrh	r2, [r2, #0]
 8007f06:	60da      	str	r2, [r3, #12]
 8007f08:	e06c      	b.n	8007fe4 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8007f0a:	2317      	movs	r3, #23
 8007f0c:	18fb      	adds	r3, r7, r3
 8007f0e:	2201      	movs	r2, #1
 8007f10:	701a      	strb	r2, [r3, #0]
 8007f12:	e067      	b.n	8007fe4 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8007f14:	231f      	movs	r3, #31
 8007f16:	18fb      	adds	r3, r7, r3
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	d01b      	beq.n	8007f56 <UART_SetConfig+0x23e>
 8007f1e:	dc02      	bgt.n	8007f26 <UART_SetConfig+0x20e>
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d005      	beq.n	8007f30 <UART_SetConfig+0x218>
 8007f24:	e049      	b.n	8007fba <UART_SetConfig+0x2a2>
 8007f26:	2b04      	cmp	r3, #4
 8007f28:	d024      	beq.n	8007f74 <UART_SetConfig+0x25c>
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d035      	beq.n	8007f9a <UART_SetConfig+0x282>
 8007f2e:	e044      	b.n	8007fba <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f30:	f7fe fbf8 	bl	8006724 <HAL_RCC_GetPCLK1Freq>
 8007f34:	0003      	movs	r3, r0
 8007f36:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	085a      	lsrs	r2, r3, #1
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	18d2      	adds	r2, r2, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	0019      	movs	r1, r3
 8007f48:	0010      	movs	r0, r2
 8007f4a:	f7f8 f8dd 	bl	8000108 <__udivsi3>
 8007f4e:	0003      	movs	r3, r0
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	61bb      	str	r3, [r7, #24]
        break;
 8007f54:	e036      	b.n	8007fc4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	085b      	lsrs	r3, r3, #1
 8007f5c:	4a30      	ldr	r2, [pc, #192]	; (8008020 <UART_SetConfig+0x308>)
 8007f5e:	189a      	adds	r2, r3, r2
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	0019      	movs	r1, r3
 8007f66:	0010      	movs	r0, r2
 8007f68:	f7f8 f8ce 	bl	8000108 <__udivsi3>
 8007f6c:	0003      	movs	r3, r0
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	61bb      	str	r3, [r7, #24]
        break;
 8007f72:	e027      	b.n	8007fc4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f74:	f7fe fb68 	bl	8006648 <HAL_RCC_GetSysClockFreq>
 8007f78:	0003      	movs	r3, r0
 8007f7a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	085a      	lsrs	r2, r3, #1
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	18d2      	adds	r2, r2, r3
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	0019      	movs	r1, r3
 8007f8c:	0010      	movs	r0, r2
 8007f8e:	f7f8 f8bb 	bl	8000108 <__udivsi3>
 8007f92:	0003      	movs	r3, r0
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	61bb      	str	r3, [r7, #24]
        break;
 8007f98:	e014      	b.n	8007fc4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	085b      	lsrs	r3, r3, #1
 8007fa0:	2280      	movs	r2, #128	; 0x80
 8007fa2:	0212      	lsls	r2, r2, #8
 8007fa4:	189a      	adds	r2, r3, r2
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	0019      	movs	r1, r3
 8007fac:	0010      	movs	r0, r2
 8007fae:	f7f8 f8ab 	bl	8000108 <__udivsi3>
 8007fb2:	0003      	movs	r3, r0
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	61bb      	str	r3, [r7, #24]
        break;
 8007fb8:	e004      	b.n	8007fc4 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8007fba:	2317      	movs	r3, #23
 8007fbc:	18fb      	adds	r3, r7, r3
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	701a      	strb	r2, [r3, #0]
        break;
 8007fc2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	2b0f      	cmp	r3, #15
 8007fc8:	d908      	bls.n	8007fdc <UART_SetConfig+0x2c4>
 8007fca:	69bb      	ldr	r3, [r7, #24]
 8007fcc:	4a13      	ldr	r2, [pc, #76]	; (800801c <UART_SetConfig+0x304>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d804      	bhi.n	8007fdc <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	69ba      	ldr	r2, [r7, #24]
 8007fd8:	60da      	str	r2, [r3, #12]
 8007fda:	e003      	b.n	8007fe4 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8007fdc:	2317      	movs	r3, #23
 8007fde:	18fb      	adds	r3, r7, r3
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007ff0:	2317      	movs	r3, #23
 8007ff2:	18fb      	adds	r3, r7, r3
 8007ff4:	781b      	ldrb	r3, [r3, #0]
}
 8007ff6:	0018      	movs	r0, r3
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	b008      	add	sp, #32
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	46c0      	nop			; (mov r8, r8)
 8008000:	ffff69f3 	.word	0xffff69f3
 8008004:	ffffcfff 	.word	0xffffcfff
 8008008:	fffff4ff 	.word	0xfffff4ff
 800800c:	40013800 	.word	0x40013800
 8008010:	40021000 	.word	0x40021000
 8008014:	40004400 	.word	0x40004400
 8008018:	00f42400 	.word	0x00f42400
 800801c:	0000ffff 	.word	0x0000ffff
 8008020:	007a1200 	.word	0x007a1200

08008024 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b082      	sub	sp, #8
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008030:	2201      	movs	r2, #1
 8008032:	4013      	ands	r3, r2
 8008034:	d00b      	beq.n	800804e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	4a4a      	ldr	r2, [pc, #296]	; (8008168 <UART_AdvFeatureConfig+0x144>)
 800803e:	4013      	ands	r3, r2
 8008040:	0019      	movs	r1, r3
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	430a      	orrs	r2, r1
 800804c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008052:	2202      	movs	r2, #2
 8008054:	4013      	ands	r3, r2
 8008056:	d00b      	beq.n	8008070 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	4a43      	ldr	r2, [pc, #268]	; (800816c <UART_AdvFeatureConfig+0x148>)
 8008060:	4013      	ands	r3, r2
 8008062:	0019      	movs	r1, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	430a      	orrs	r2, r1
 800806e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008074:	2204      	movs	r2, #4
 8008076:	4013      	ands	r3, r2
 8008078:	d00b      	beq.n	8008092 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	4a3b      	ldr	r2, [pc, #236]	; (8008170 <UART_AdvFeatureConfig+0x14c>)
 8008082:	4013      	ands	r3, r2
 8008084:	0019      	movs	r1, r3
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	430a      	orrs	r2, r1
 8008090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008096:	2208      	movs	r2, #8
 8008098:	4013      	ands	r3, r2
 800809a:	d00b      	beq.n	80080b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	4a34      	ldr	r2, [pc, #208]	; (8008174 <UART_AdvFeatureConfig+0x150>)
 80080a4:	4013      	ands	r3, r2
 80080a6:	0019      	movs	r1, r3
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	430a      	orrs	r2, r1
 80080b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b8:	2210      	movs	r2, #16
 80080ba:	4013      	ands	r3, r2
 80080bc:	d00b      	beq.n	80080d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	4a2c      	ldr	r2, [pc, #176]	; (8008178 <UART_AdvFeatureConfig+0x154>)
 80080c6:	4013      	ands	r3, r2
 80080c8:	0019      	movs	r1, r3
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	430a      	orrs	r2, r1
 80080d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080da:	2220      	movs	r2, #32
 80080dc:	4013      	ands	r3, r2
 80080de:	d00b      	beq.n	80080f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	4a25      	ldr	r2, [pc, #148]	; (800817c <UART_AdvFeatureConfig+0x158>)
 80080e8:	4013      	ands	r3, r2
 80080ea:	0019      	movs	r1, r3
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	430a      	orrs	r2, r1
 80080f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fc:	2240      	movs	r2, #64	; 0x40
 80080fe:	4013      	ands	r3, r2
 8008100:	d01d      	beq.n	800813e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	4a1d      	ldr	r2, [pc, #116]	; (8008180 <UART_AdvFeatureConfig+0x15c>)
 800810a:	4013      	ands	r3, r2
 800810c:	0019      	movs	r1, r3
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800811e:	2380      	movs	r3, #128	; 0x80
 8008120:	035b      	lsls	r3, r3, #13
 8008122:	429a      	cmp	r2, r3
 8008124:	d10b      	bne.n	800813e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	4a15      	ldr	r2, [pc, #84]	; (8008184 <UART_AdvFeatureConfig+0x160>)
 800812e:	4013      	ands	r3, r2
 8008130:	0019      	movs	r1, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	430a      	orrs	r2, r1
 800813c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008142:	2280      	movs	r2, #128	; 0x80
 8008144:	4013      	ands	r3, r2
 8008146:	d00b      	beq.n	8008160 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	4a0e      	ldr	r2, [pc, #56]	; (8008188 <UART_AdvFeatureConfig+0x164>)
 8008150:	4013      	ands	r3, r2
 8008152:	0019      	movs	r1, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	430a      	orrs	r2, r1
 800815e:	605a      	str	r2, [r3, #4]
  }
}
 8008160:	46c0      	nop			; (mov r8, r8)
 8008162:	46bd      	mov	sp, r7
 8008164:	b002      	add	sp, #8
 8008166:	bd80      	pop	{r7, pc}
 8008168:	fffdffff 	.word	0xfffdffff
 800816c:	fffeffff 	.word	0xfffeffff
 8008170:	fffbffff 	.word	0xfffbffff
 8008174:	ffff7fff 	.word	0xffff7fff
 8008178:	ffffefff 	.word	0xffffefff
 800817c:	ffffdfff 	.word	0xffffdfff
 8008180:	ffefffff 	.word	0xffefffff
 8008184:	ff9fffff 	.word	0xff9fffff
 8008188:	fff7ffff 	.word	0xfff7ffff

0800818c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af02      	add	r7, sp, #8
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800819a:	f7fc f9c7 	bl	800452c <HAL_GetTick>
 800819e:	0003      	movs	r3, r0
 80081a0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2208      	movs	r2, #8
 80081aa:	4013      	ands	r3, r2
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	d10d      	bne.n	80081cc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081b0:	68fa      	ldr	r2, [r7, #12]
 80081b2:	2380      	movs	r3, #128	; 0x80
 80081b4:	0399      	lsls	r1, r3, #14
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	4b16      	ldr	r3, [pc, #88]	; (8008214 <UART_CheckIdleState+0x88>)
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	0013      	movs	r3, r2
 80081be:	2200      	movs	r2, #0
 80081c0:	f000 f82a 	bl	8008218 <UART_WaitOnFlagUntilTimeout>
 80081c4:	1e03      	subs	r3, r0, #0
 80081c6:	d001      	beq.n	80081cc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e01f      	b.n	800820c <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2204      	movs	r2, #4
 80081d4:	4013      	ands	r3, r2
 80081d6:	2b04      	cmp	r3, #4
 80081d8:	d10d      	bne.n	80081f6 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081da:	68fa      	ldr	r2, [r7, #12]
 80081dc:	2380      	movs	r3, #128	; 0x80
 80081de:	03d9      	lsls	r1, r3, #15
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	4b0c      	ldr	r3, [pc, #48]	; (8008214 <UART_CheckIdleState+0x88>)
 80081e4:	9300      	str	r3, [sp, #0]
 80081e6:	0013      	movs	r3, r2
 80081e8:	2200      	movs	r2, #0
 80081ea:	f000 f815 	bl	8008218 <UART_WaitOnFlagUntilTimeout>
 80081ee:	1e03      	subs	r3, r0, #0
 80081f0:	d001      	beq.n	80081f6 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081f2:	2303      	movs	r3, #3
 80081f4:	e00a      	b.n	800820c <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2220      	movs	r2, #32
 80081fa:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2220      	movs	r2, #32
 8008200:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2270      	movs	r2, #112	; 0x70
 8008206:	2100      	movs	r1, #0
 8008208:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800820a:	2300      	movs	r3, #0
}
 800820c:	0018      	movs	r0, r3
 800820e:	46bd      	mov	sp, r7
 8008210:	b004      	add	sp, #16
 8008212:	bd80      	pop	{r7, pc}
 8008214:	01ffffff 	.word	0x01ffffff

08008218 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	603b      	str	r3, [r7, #0]
 8008224:	1dfb      	adds	r3, r7, #7
 8008226:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008228:	e05d      	b.n	80082e6 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	3301      	adds	r3, #1
 800822e:	d05a      	beq.n	80082e6 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008230:	f7fc f97c 	bl	800452c <HAL_GetTick>
 8008234:	0002      	movs	r2, r0
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	69ba      	ldr	r2, [r7, #24]
 800823c:	429a      	cmp	r2, r3
 800823e:	d302      	bcc.n	8008246 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d11b      	bne.n	800827e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	492f      	ldr	r1, [pc, #188]	; (8008310 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8008252:	400a      	ands	r2, r1
 8008254:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	689a      	ldr	r2, [r3, #8]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2101      	movs	r1, #1
 8008262:	438a      	bics	r2, r1
 8008264:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2220      	movs	r2, #32
 800826a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2220      	movs	r2, #32
 8008270:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2270      	movs	r2, #112	; 0x70
 8008276:	2100      	movs	r1, #0
 8008278:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800827a:	2303      	movs	r3, #3
 800827c:	e043      	b.n	8008306 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2204      	movs	r2, #4
 8008286:	4013      	ands	r3, r2
 8008288:	d02d      	beq.n	80082e6 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	69da      	ldr	r2, [r3, #28]
 8008290:	2380      	movs	r3, #128	; 0x80
 8008292:	011b      	lsls	r3, r3, #4
 8008294:	401a      	ands	r2, r3
 8008296:	2380      	movs	r3, #128	; 0x80
 8008298:	011b      	lsls	r3, r3, #4
 800829a:	429a      	cmp	r2, r3
 800829c:	d123      	bne.n	80082e6 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2280      	movs	r2, #128	; 0x80
 80082a4:	0112      	lsls	r2, r2, #4
 80082a6:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4917      	ldr	r1, [pc, #92]	; (8008310 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80082b4:	400a      	ands	r2, r1
 80082b6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689a      	ldr	r2, [r3, #8]
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	2101      	movs	r1, #1
 80082c4:	438a      	bics	r2, r1
 80082c6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2220      	movs	r2, #32
 80082cc:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2220      	movs	r2, #32
 80082d2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2220      	movs	r2, #32
 80082d8:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2270      	movs	r2, #112	; 0x70
 80082de:	2100      	movs	r1, #0
 80082e0:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 80082e2:	2303      	movs	r3, #3
 80082e4:	e00f      	b.n	8008306 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	69db      	ldr	r3, [r3, #28]
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	4013      	ands	r3, r2
 80082f0:	68ba      	ldr	r2, [r7, #8]
 80082f2:	1ad3      	subs	r3, r2, r3
 80082f4:	425a      	negs	r2, r3
 80082f6:	4153      	adcs	r3, r2
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	001a      	movs	r2, r3
 80082fc:	1dfb      	adds	r3, r7, #7
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	429a      	cmp	r2, r3
 8008302:	d092      	beq.n	800822a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	0018      	movs	r0, r3
 8008308:	46bd      	mov	sp, r7
 800830a:	b004      	add	sp, #16
 800830c:	bd80      	pop	{r7, pc}
 800830e:	46c0      	nop			; (mov r8, r8)
 8008310:	fffffe5f 	.word	0xfffffe5f

08008314 <__libc_init_array>:
 8008314:	b570      	push	{r4, r5, r6, lr}
 8008316:	2600      	movs	r6, #0
 8008318:	4d0c      	ldr	r5, [pc, #48]	; (800834c <__libc_init_array+0x38>)
 800831a:	4c0d      	ldr	r4, [pc, #52]	; (8008350 <__libc_init_array+0x3c>)
 800831c:	1b64      	subs	r4, r4, r5
 800831e:	10a4      	asrs	r4, r4, #2
 8008320:	42a6      	cmp	r6, r4
 8008322:	d109      	bne.n	8008338 <__libc_init_array+0x24>
 8008324:	2600      	movs	r6, #0
 8008326:	f000 f879 	bl	800841c <_init>
 800832a:	4d0a      	ldr	r5, [pc, #40]	; (8008354 <__libc_init_array+0x40>)
 800832c:	4c0a      	ldr	r4, [pc, #40]	; (8008358 <__libc_init_array+0x44>)
 800832e:	1b64      	subs	r4, r4, r5
 8008330:	10a4      	asrs	r4, r4, #2
 8008332:	42a6      	cmp	r6, r4
 8008334:	d105      	bne.n	8008342 <__libc_init_array+0x2e>
 8008336:	bd70      	pop	{r4, r5, r6, pc}
 8008338:	00b3      	lsls	r3, r6, #2
 800833a:	58eb      	ldr	r3, [r5, r3]
 800833c:	4798      	blx	r3
 800833e:	3601      	adds	r6, #1
 8008340:	e7ee      	b.n	8008320 <__libc_init_array+0xc>
 8008342:	00b3      	lsls	r3, r6, #2
 8008344:	58eb      	ldr	r3, [r5, r3]
 8008346:	4798      	blx	r3
 8008348:	3601      	adds	r6, #1
 800834a:	e7f2      	b.n	8008332 <__libc_init_array+0x1e>
 800834c:	0800d4a4 	.word	0x0800d4a4
 8008350:	0800d4a4 	.word	0x0800d4a4
 8008354:	0800d4a4 	.word	0x0800d4a4
 8008358:	0800d4a8 	.word	0x0800d4a8

0800835c <__itoa>:
 800835c:	1e93      	subs	r3, r2, #2
 800835e:	b510      	push	{r4, lr}
 8008360:	000c      	movs	r4, r1
 8008362:	2b22      	cmp	r3, #34	; 0x22
 8008364:	d904      	bls.n	8008370 <__itoa+0x14>
 8008366:	2300      	movs	r3, #0
 8008368:	001c      	movs	r4, r3
 800836a:	700b      	strb	r3, [r1, #0]
 800836c:	0020      	movs	r0, r4
 800836e:	bd10      	pop	{r4, pc}
 8008370:	2a0a      	cmp	r2, #10
 8008372:	d109      	bne.n	8008388 <__itoa+0x2c>
 8008374:	2800      	cmp	r0, #0
 8008376:	da07      	bge.n	8008388 <__itoa+0x2c>
 8008378:	232d      	movs	r3, #45	; 0x2d
 800837a:	700b      	strb	r3, [r1, #0]
 800837c:	2101      	movs	r1, #1
 800837e:	4240      	negs	r0, r0
 8008380:	1861      	adds	r1, r4, r1
 8008382:	f000 f80f 	bl	80083a4 <__utoa>
 8008386:	e7f1      	b.n	800836c <__itoa+0x10>
 8008388:	2100      	movs	r1, #0
 800838a:	e7f9      	b.n	8008380 <__itoa+0x24>

0800838c <itoa>:
 800838c:	b510      	push	{r4, lr}
 800838e:	f7ff ffe5 	bl	800835c <__itoa>
 8008392:	bd10      	pop	{r4, pc}

08008394 <memset>:
 8008394:	0003      	movs	r3, r0
 8008396:	1812      	adds	r2, r2, r0
 8008398:	4293      	cmp	r3, r2
 800839a:	d100      	bne.n	800839e <memset+0xa>
 800839c:	4770      	bx	lr
 800839e:	7019      	strb	r1, [r3, #0]
 80083a0:	3301      	adds	r3, #1
 80083a2:	e7f9      	b.n	8008398 <memset+0x4>

080083a4 <__utoa>:
 80083a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083a6:	0017      	movs	r7, r2
 80083a8:	b08d      	sub	sp, #52	; 0x34
 80083aa:	2225      	movs	r2, #37	; 0x25
 80083ac:	0006      	movs	r6, r0
 80083ae:	000d      	movs	r5, r1
 80083b0:	a802      	add	r0, sp, #8
 80083b2:	4914      	ldr	r1, [pc, #80]	; (8008404 <__utoa+0x60>)
 80083b4:	f000 f828 	bl	8008408 <memcpy>
 80083b8:	aa02      	add	r2, sp, #8
 80083ba:	1ebb      	subs	r3, r7, #2
 80083bc:	2400      	movs	r4, #0
 80083be:	9201      	str	r2, [sp, #4]
 80083c0:	2b22      	cmp	r3, #34	; 0x22
 80083c2:	d905      	bls.n	80083d0 <__utoa+0x2c>
 80083c4:	702c      	strb	r4, [r5, #0]
 80083c6:	0025      	movs	r5, r4
 80083c8:	0028      	movs	r0, r5
 80083ca:	b00d      	add	sp, #52	; 0x34
 80083cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ce:	0014      	movs	r4, r2
 80083d0:	0030      	movs	r0, r6
 80083d2:	0039      	movs	r1, r7
 80083d4:	f7f7 ff1e 	bl	8000214 <__aeabi_uidivmod>
 80083d8:	4684      	mov	ip, r0
 80083da:	9801      	ldr	r0, [sp, #4]
 80083dc:	1c62      	adds	r2, r4, #1
 80083de:	18ab      	adds	r3, r5, r2
 80083e0:	5c41      	ldrb	r1, [r0, r1]
 80083e2:	1e5e      	subs	r6, r3, #1
 80083e4:	7031      	strb	r1, [r6, #0]
 80083e6:	4666      	mov	r6, ip
 80083e8:	2e00      	cmp	r6, #0
 80083ea:	d1f0      	bne.n	80083ce <__utoa+0x2a>
 80083ec:	701e      	strb	r6, [r3, #0]
 80083ee:	002b      	movs	r3, r5
 80083f0:	1b5a      	subs	r2, r3, r5
 80083f2:	4294      	cmp	r4, r2
 80083f4:	dde8      	ble.n	80083c8 <__utoa+0x24>
 80083f6:	781a      	ldrb	r2, [r3, #0]
 80083f8:	5d29      	ldrb	r1, [r5, r4]
 80083fa:	7019      	strb	r1, [r3, #0]
 80083fc:	552a      	strb	r2, [r5, r4]
 80083fe:	3301      	adds	r3, #1
 8008400:	3c01      	subs	r4, #1
 8008402:	e7f5      	b.n	80083f0 <__utoa+0x4c>
 8008404:	0800d47c 	.word	0x0800d47c

08008408 <memcpy>:
 8008408:	2300      	movs	r3, #0
 800840a:	b510      	push	{r4, lr}
 800840c:	429a      	cmp	r2, r3
 800840e:	d100      	bne.n	8008412 <memcpy+0xa>
 8008410:	bd10      	pop	{r4, pc}
 8008412:	5ccc      	ldrb	r4, [r1, r3]
 8008414:	54c4      	strb	r4, [r0, r3]
 8008416:	3301      	adds	r3, #1
 8008418:	e7f8      	b.n	800840c <memcpy+0x4>
	...

0800841c <_init>:
 800841c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841e:	46c0      	nop			; (mov r8, r8)
 8008420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008422:	bc08      	pop	{r3}
 8008424:	469e      	mov	lr, r3
 8008426:	4770      	bx	lr

08008428 <_fini>:
 8008428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800842a:	46c0      	nop			; (mov r8, r8)
 800842c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800842e:	bc08      	pop	{r3}
 8008430:	469e      	mov	lr, r3
 8008432:	4770      	bx	lr
