## The Future of Multicore Scaling

> ##多核缩放的未来

For more than 30 years, researchers and designers have predicted the end of uniprocessors and their dominance by multiprocessors. Until the early years of this century, this prediction was constantly proven wrong. As we saw in [Chapter 3](#_bookmark93), the costs of trying to find and exploit more ILP became prohibitive in efficiency (both in silicon area and in power). Of course, multicore does not magically solve the power problem because it clearly increases both the transistor count and the active number of transistors switching, which are the two dominant contributions to power. As we will see in this section, energy issues are likely to limit multicore scaling more severely than previously thought.

> 30 多年来，研究人员和设计师预测了统一处理器的终结及其主导地位。直到本世纪初，这种预测一直被证明是错误的。正如我们在[第 3 章](#\_ bookmark93)中看到的那样，试图寻找和利用更多 ILP 的成本在效率上变得过于敏锐(无论是在硅区还是权力)。当然，Multicore 不会神奇地解决功率问题，因为它显然增加了晶体管计数和晶体管切换的主动数，这是对功率的两个主要贡献。正如我们将在本节中看到的那样，能量问题可能比以前想象的要严重地限制多核心缩放。

ILP scaling failed because of both limitations in the ILP available and the efficiency of exploiting that ILP. Similarly, a combination of two factors means that simply scaling performance by adding cores is unlikely to be broadly successful. This combination arises from the challenges posed by Amdahl’s Law, which assesses the efficiency of exploiting parallelism, and the end of Dennard’s Scaling, which dictates the energy required for a multicore processor.

> ILP 缩放量失败了，因为可用的 ILP 都有两个局限性以及利用该 ILP 的效率。同样，两个因素的组合意味着简单地通过添加核心来扩展性能是不可能在广泛成功的。这种组合源于 Amdahl 定律所面临的挑战，该定律评估了利用并行性的效率，以及丹纳德缩放的结束，这决定了多核心处理器所需的能量。

To understand these factors, we take a simple model of both technology scaling (based on an extensive and highly detailed analysis in Esmaeilzadeh et al. (2012)). Let’s start by reviewing energy consumption and power in CMOS. Recall from [Chapter 1](#_bookmark2) that the energy to switch a transistor is given as

> 为了理解这些因素，我们采用了两种技术缩放的简单模型(基于 Esmaeilzadeh 等人(2012 年)的广泛且高度详细的分析)。首先，让我们回顾 CMO 中的能源消耗和功率。从[第 1 章](#\_ bookmark2)回忆起，切换晶体管的能量被称为

CMOS scaling is limited primarily by thermal power, which is a combination of static leakage power and dynamic power, which tends to dominate. Power is given by

> CMOS 缩放主要受热功率的限制，这是静态泄漏功率和动态功率的组合，它倾向于主导。电源由

Figure 5.36 A comparison of the 22 nm technology of 2016 with a future 11 nm technology, likely to be available sometime between 2022 and 2024. The characteristics of the 11 nm technology are based on the International Technology Roadmap for Semiconductors, which has been recently discontinued because of uncertainty about the continuation of Moore’s Law and what scaling characteristics will be seen.

> 图 5.36 2016 年 22 nm 技术与未来的 11 nm 技术的比较，可能在 2022 年至 2024 年之间的某个时候可用。11nm 技术的特征基于国际技术路线图，该路线图已是已有的，该路线图已是最近由于对摩尔定律的继续进行不确定性以及将看到哪些扩展特征的不确定性。

To understand the implications of how energy and power scale, let’s compare today’s 22 nm technology with a technology projected to be available in 2021– 24 (depending on the rate at which Moore’s Law continues to slow down). [Figure 5.36](#_bookmark260) shows this comparison based on technology projections and resulting effects on energy and power scaling. Notice that power scaling &gt; 1.0 means that the future device consumes more power; in this case, 1.79 as much.

> 为了了解能源和电力量表的含义，让我们将当今的 22 nm 技术与预计将于 2021 24 年提供的技术进行比较(取决于摩尔法律继续放慢速度的速度)。[图 5.36](#\_ bookmark260)根据技术预测以及对能量和功率缩放的影响显示了此比较。请注意，功率缩放＆GT;1.0 意味着未来的设备会消耗更多的功率；在这种情况下，1.79 同样多。

Consider the implications of this for one of the latest Intel Xeon processors, the E7-8890, which has 24 cores, 7.2 billion transistors (including almost 70 MiB of cache), operates at 2.2 GHz, has a thermal power rating of 165 watts, and a die size of 456 mm<sup>2</sup>. The clock frequency is already limited by power dissipation: a 4-core version has a clock of 3.2 GHz, and a 10-core version has a 2.8 GHz clock. With the 11 nm technology, the same size die would accommodate 96 cores with almost 280 MiB of cache and operate at a clock rate (assuming perfect frequency scaling) of 4.9 GHz. Unfortunately, with all cores operating and no efficiency improvements, it would consume 165 1.79 295 watts. If we assume the 165-W heat dissipation limit remains, then only 54 cores can be active. This limit yields a maximum performance speedup of 54/24 2.25 over a 5–6 year period, less than onehalf the performance scaling seen in the late 1990s. Furthermore, we may have Amdahl’s Law effects, as the next example shows.

> 考虑一下这对最新的英特尔 Xeon 处理器之一的含义，E7-8890 具有 24 个核心，有 72 亿晶体管(包括近 70 个 MIB 的缓存)为 2.2 GHz，其热功率额定值为 165 瓦，为 165 瓦，和 456 毫米<sup> 2 </sup>的模具尺寸。时钟频率已经受功率耗散的限制：4 核版本的时钟为 3.2 GHz，而 10 核版本的时钟具有 2.8 GHz 时钟。使用 11 nm 技术，相同尺寸的模具将容纳 96 个核心，并以近 280 个 MIB 的缓存，并以 4.9 GHz 的时钟速率(假设频率缩放)运行。不幸的是，由于所有核心运行且没有提高效率，它将消耗 165 1.79 295 瓦。如果我们假设仍然存在 165-W 的散热限制，则只能有 54 个核心。在 5 6 年内，该限制的最大性能速度为 54/24 2.25，小于 1990 年代后期的性能缩放的一半。此外，正如下一个示例所示，我们可能会产生 Amdahl 的法律效果。

Example Suppose we have a 96-core future generation processor, but on average only 54 cores can be busy. Suppose that 90% of the time, we can use all available cores; 9% of the time, we can use 50 cores; and 1% of the time is strictly serial. How much speedup might we expect? Assume that cores can be turned off when not in use and draw no power and assume that the use of a different number of cores is distributed so that we need to worry only about average power consumption. How would the multicore speedup compare to the 24-processor count version that can use all its processor 99% of the time?

> 示例假设我们有一个 96 核未来的处理器，但平均只有 54 个内核才能忙碌。假设 90％的时间，我们可以使用所有可用的内核；9％的时间，我们可以使用 50 个核心；1％的时间是严格的系列。我们期望多少加速？假设不使用时可以关闭内核，也可以不汲取电源，并假设使用不同数量的核心已分发，因此我们只需要担心平均功耗。多功能加速度与 24 处理器计数版本相比，该版本可以在 99％的时间内使用所有处理器？

_Answer_ We can find how many cores can be used for the 90% of the time when more than 54 are usable, as follows:

> *ANSWER* 我们可以找到 90％的时间可用 54 多个可用的时间，如下所示：

When considering both power constraints and Amdahl’s Law effects, the 96processor version achieves less than a factor of 2 speedup over the 24-processor version. In fact, the speedup from clock rate increase nearly matches the speedup from the 4 processor count increase. We comment on these issues further in the concluding remarks.

> 在考虑功率约束和 Amdahl 的法律效果时，96 处理器版本的实现不到 24 处理器版本的 2 倍。实际上，时钟速率增加的加速几乎与 4 处理器计数的加速相匹配。我们在总结的评论中进一步评论了这些问题。
