// Needs ~500 cycles
               // MAIN:
00000000011000000000000010010011 //0 ADDI x1, x0, 6   x1 = 6 
00000000001000000000000100010011 //4 ADDI x2, x0, 2   x2 = 2
00000010001000001000000110110011 //8 MUL  x3, x1, x2  x3 = 12
00000010001000011100001000110011 //12 DIV  x4, x3, x2  x4 = 6
00000010001000011111001010110011 //16 REMU x5, x3, x2  x5 = 0
00000000001100000010000000100011 //20 SW   x3, 0(x0)   mem[0] = 12
00000000000000000010001100000011 //24 LW   x6, 0(x0)   x6 = 12
00000000011000011000010001100011 //28 BEQ  x3, x6, next taken
00000000000100000000001110010011 //32 ADDI x7, x0, 1   skipped
00000000100000000000010101101111 //36 JAL x10, end
00000000000100000000010000010011 //40 ADDI x8, x0, 1    skipped
00000111101100000000010010010011 //44 ADDI x9, x0, 123     
00000000000000000000000001101111 //48 halt jumps to itself
00000000000100000000111100010011 //52 no-op, writes x30 <= 1
00000000000100000000111110010011 //56 no op writes x31 <= 1
