

================================================================
== Vivado HLS Report for 'tancalc'
================================================================
* Date:           Thu Nov  7 02:22:02 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  769|  769|  769|  769|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- mainloop           |  768|  768|       192|          -|          -|     4|    no    |
        | + data_read_loop    |   35|   35|         5|          1|          1|    32|    yes   |
        | + calculation_loop  |  139|  139|        13|          1|          1|   128|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 10 11 12 13 14 }
  Pipeline-1 : II = 1, D = 13, States = { 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 15 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 35 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 22 
35 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i1024"   --->   Operation 36 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i1024"   --->   Operation 37 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_2 = alloca i1024"   --->   Operation 38 'alloca' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_3 = alloca i1024"   --->   Operation 39 'alloca' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_4 = alloca i1024"   --->   Operation 40 'alloca' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_5 = alloca i1024"   --->   Operation 41 'alloca' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_6 = alloca i1024"   --->   Operation 42 'alloca' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_7 = alloca i1024"   --->   Operation 43 'alloca' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_8 = alloca i1024"   --->   Operation 44 'alloca' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_9 = alloca i1024"   --->   Operation 45 'alloca' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_10 = alloca i1024"   --->   Operation 46 'alloca' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_11 = alloca i1024"   --->   Operation 47 'alloca' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_12 = alloca i1024"   --->   Operation 48 'alloca' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_13 = alloca i1024"   --->   Operation 49 'alloca' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_14 = alloca i1024"   --->   Operation 50 'alloca' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_15 = alloca i1024"   --->   Operation 51 'alloca' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmprpop_local_0_0992 = alloca i11"   --->   Operation 52 'alloca' 'cmprpop_local_0_0992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cmprpop_local_1_0993 = alloca i11"   --->   Operation 53 'alloca' 'cmprpop_local_1_0993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cmprpop_local_2_0994 = alloca i11"   --->   Operation 54 'alloca' 'cmprpop_local_2_0994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cmprpop_local_3_0995 = alloca i11"   --->   Operation 55 'alloca' 'cmprpop_local_3_0995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cmprpop_local_4_0996 = alloca i11"   --->   Operation 56 'alloca' 'cmprpop_local_4_0996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cmprpop_local_5_0997 = alloca i11"   --->   Operation 57 'alloca' 'cmprpop_local_5_0997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cmprpop_local_6_0998 = alloca i11"   --->   Operation 58 'alloca' 'cmprpop_local_6_0998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cmprpop_local_7_0999 = alloca i11"   --->   Operation 59 'alloca' 'cmprpop_local_7_0999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cmprpop_local_8_01000 = alloca i11"   --->   Operation 60 'alloca' 'cmprpop_local_8_01000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cmprpop_local_9_01001 = alloca i11"   --->   Operation 61 'alloca' 'cmprpop_local_9_01001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cmprpop_local_10_01002 = alloca i11"   --->   Operation 62 'alloca' 'cmprpop_local_10_01002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cmprpop_local_11_01003 = alloca i11"   --->   Operation 63 'alloca' 'cmprpop_local_11_01003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cmprpop_local_12_01004 = alloca i11"   --->   Operation 64 'alloca' 'cmprpop_local_12_01004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cmprpop_local_13_01005 = alloca i11"   --->   Operation 65 'alloca' 'cmprpop_local_13_01005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cmprpop_local_14_01006 = alloca i11"   --->   Operation 66 'alloca' 'cmprpop_local_14_01006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cmprpop_local_15_01007 = alloca i11"   --->   Operation 67 'alloca' 'cmprpop_local_15_01007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ref_local_3_V = alloca i1024"   --->   Operation 68 'alloca' 'ref_local_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ref_local_3_V_1 = alloca i1024"   --->   Operation 69 'alloca' 'ref_local_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ref_local_3_V_2 = alloca i1024"   --->   Operation 70 'alloca' 'ref_local_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ref_local_3_V_3 = alloca i1024"   --->   Operation 71 'alloca' 'ref_local_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%refpop_local_3_V_1 = alloca i11"   --->   Operation 72 'alloca' 'refpop_local_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%refpop_local_3_V_2 = alloca i11"   --->   Operation 73 'alloca' 'refpop_local_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%refpop_local_3_V_3 = alloca i11"   --->   Operation 74 'alloca' 'refpop_local_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%refpop_local_3_V_4 = alloca i11"   --->   Operation 75 'alloca' 'refpop_local_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%output_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_V)"   --->   Operation 76 'read' 'output_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_V)"   --->   Operation 77 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_5 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %output_V_read, i32 6, i32 63)"   --->   Operation 78 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast7 = zext i58 %tmp_5 to i60"   --->   Operation 79 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_V1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %input_V_read, i32 6, i32 63)"   --->   Operation 80 'partselect' 'input_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty = zext i58 %input_V1 to i64"   --->   Operation 81 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast = zext i58 %input_V1 to i59"   --->   Operation 82 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512* %gmem0, i64 %empty"   --->   Operation 83 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !106"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !112"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @tancalc_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8192, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:47]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:48]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_V, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:50]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %output_V, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:51]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:52]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.60ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:68]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%cmpr_chunk_num_0 = phi i3 [ 0, %0 ], [ %cmpr_chunk_num, %mainloop_end ]"   --->   Operation 93 'phi' 'cmpr_chunk_num_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.49ns)   --->   "%icmp_ln68 = icmp eq i3 %cmpr_chunk_num_0, -4" [tancoeff/tancoeff/tancalc.cpp:68]   --->   Operation 94 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 95 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.26ns)   --->   "%cmpr_chunk_num = add i3 %cmpr_chunk_num_0, 1" [tancoeff/tancoeff/tancalc.cpp:68]   --->   Operation 96 'add' 'cmpr_chunk_num' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %4, label %mainloop_begin" [tancoeff/tancoeff/tancalc.cpp:68]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i3 %cmpr_chunk_num_0 to i2" [tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 98 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4(i2 -2, i2 %trunc_ln69, i4 0)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 99 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i8 %or_ln to i59" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 100 'zext' 'zext_ln219' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.78ns)   --->   "%add_ln219 = add i59 %p_cast, %zext_ln219" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 101 'add' 'add_ln219' <Predicate = (!icmp_ln68)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/tancalc.cpp:110]   --->   Operation 102 'ret' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i59 %add_ln219 to i64" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 103 'zext' 'zext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i512* %gmem0, i64 %zext_ln219_1" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 104 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [7/7] (2.43ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 105 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 106 [6/7] (2.43ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 106 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 107 [5/7] (2.43ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 107 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 108 [4/7] (2.43ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 108 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 109 [3/7] (2.43ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 109 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 110 [2/7] (2.43ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 110 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [tancoeff/tancoeff/tancalc.cpp:68]   --->   Operation 111 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [tancoeff/tancoeff/tancalc.cpp:68]   --->   Operation 112 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/7] (2.43ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 113 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 114 [1/1] (0.60ns)   --->   "br label %2" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.60>

State 10 <SV = 9> <Delay = 0.74>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%data_part_num_0_i = phi i6 [ 0, %mainloop_begin ], [ %data_part_num, %data_read_loop_end ]"   --->   Operation 115 'phi' 'data_part_num_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.61ns)   --->   "%icmp_ln27 = icmp eq i6 %data_part_num_0_i, -32" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 116 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 117 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.43ns)   --->   "%data_part_num = add i6 %data_part_num_0_i, 1" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 118 'add' 'data_part_num' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %data_read.exit, label %data_read_loop_begin" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %data_part_num_0_i, i32 1, i32 4)" [tancoeff/tancoeff/tancalc.cpp:29->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 120 'partselect' 'trunc_ln29_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %data_part_num_0_i to i1" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 121 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 122 [1/1] (2.43ns)   --->   "%temp_input_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem0_addr_1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 122 'read' 'temp_input_V' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 123 'br' <Predicate = (trunc_ln29_2 == 14)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 124 'br' <Predicate = (trunc_ln29_2 == 13)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 125 'br' <Predicate = (trunc_ln29_2 == 12)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 126 'br' <Predicate = (trunc_ln29_2 == 11)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 127 'br' <Predicate = (trunc_ln29_2 == 10)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 128 'br' <Predicate = (trunc_ln29_2 == 9)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 129 'br' <Predicate = (trunc_ln29_2 == 8)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 130 'br' <Predicate = (trunc_ln29_2 == 7)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 131 'br' <Predicate = (trunc_ln29_2 == 6)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 132 'br' <Predicate = (trunc_ln29_2 == 5)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 133 'br' <Predicate = (trunc_ln29_2 == 4)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 134 'br' <Predicate = (trunc_ln29_2 == 3)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 135 'br' <Predicate = (trunc_ln29_2 == 2)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 136 'br' <Predicate = (trunc_ln29_2 == 1)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 137 'br' <Predicate = (trunc_ln29_2 == 0)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 138 'br' <Predicate = (trunc_ln29_2 == 15)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.75>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 140 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:28->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 141 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln30, i9 0)" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 142 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%num_hi = or i10 %shl_ln1, 511" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 143 'or' 'num_hi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_s = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %temp_input_V)" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 144 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.61ns)   --->   "switch i4 %trunc_ln29_2, label %branch23 [
    i4 0, label %data_read_loop_begin.data_read_loop_end_crit_edge
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
    i4 7, label %branch15
    i4 -8, label %branch16
    i4 -7, label %branch17
    i4 -6, label %branch18
    i4 -5, label %branch19
    i4 -4, label %branch20
    i4 -3, label %branch21
    i4 -2, label %branch22
  ]" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 145 'switch' <Predicate = true> <Delay = 0.61>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_14" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 146 'store' <Predicate = (trunc_ln29_2 == 14)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_13" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 147 'store' <Predicate = (trunc_ln29_2 == 13)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_12" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 148 'store' <Predicate = (trunc_ln29_2 == 12)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_11" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 149 'store' <Predicate = (trunc_ln29_2 == 11)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_10" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 150 'store' <Predicate = (trunc_ln29_2 == 10)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_9" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 151 'store' <Predicate = (trunc_ln29_2 == 9)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_8" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 152 'store' <Predicate = (trunc_ln29_2 == 8)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_7" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 153 'store' <Predicate = (trunc_ln29_2 == 7)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_6" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 154 'store' <Predicate = (trunc_ln29_2 == 6)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_5" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 155 'store' <Predicate = (trunc_ln29_2 == 5)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_4" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 156 'store' <Predicate = (trunc_ln29_2 == 4)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_3" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 157 'store' <Predicate = (trunc_ln29_2 == 3)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_2" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 158 'store' <Predicate = (trunc_ln29_2 == 2)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_1" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 159 'store' <Predicate = (trunc_ln29_2 == 1)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_s" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 160 'store' <Predicate = (trunc_ln29_2 == 0)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "store i1024 %p_Result_s, i1024* %p_Val2_15" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 161 'store' <Predicate = (trunc_ln29_2 == 15)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%zext_ln647_2 = zext i10 %num_hi to i11" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 162 'zext' 'zext_ln647_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%xor_ln647_1 = xor i11 %zext_ln647_2, 1023" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 163 'xor' 'xor_ln647_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%zext_ln647_3 = zext i11 %xor_ln647_1 to i1024" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 164 'zext' 'zext_ln647_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%lshr_ln647_1 = lshr i1024 -1, %zext_ln647_3" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 165 'lshr' 'lshr_ln647_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.75ns) (out node of the LUT)   --->   "%p_Result_1 = and i1024 %p_Result_s, %lshr_ln647_1" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 166 'and' 'p_Result_1' <Predicate = (!icmp_ln27)> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = trunc i1024 %p_Result_1 to i512" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 167 'trunc' 'trunc_ln364_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 168 [2/2] (2.43ns)   --->   "%cmprpop_local_s = call fastcc i10 @popcnt(i512 %trunc_ln364_1)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 168 'call' 'cmprpop_local_s' <Predicate = (!icmp_ln27)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.48>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%cmprpop_local_0_0992_load_1 = load i11* %cmprpop_local_0_0992"   --->   Operation 169 'load' 'cmprpop_local_0_0992_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%cmprpop_local_1_0993_load_1 = load i11* %cmprpop_local_1_0993"   --->   Operation 170 'load' 'cmprpop_local_1_0993_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%cmprpop_local_2_0994_load_1 = load i11* %cmprpop_local_2_0994"   --->   Operation 171 'load' 'cmprpop_local_2_0994_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%cmprpop_local_3_0995_load_1 = load i11* %cmprpop_local_3_0995"   --->   Operation 172 'load' 'cmprpop_local_3_0995_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%cmprpop_local_4_0996_load_1 = load i11* %cmprpop_local_4_0996"   --->   Operation 173 'load' 'cmprpop_local_4_0996_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%cmprpop_local_5_0997_load_1 = load i11* %cmprpop_local_5_0997"   --->   Operation 174 'load' 'cmprpop_local_5_0997_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%cmprpop_local_6_0998_load_1 = load i11* %cmprpop_local_6_0998"   --->   Operation 175 'load' 'cmprpop_local_6_0998_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%cmprpop_local_7_0999_load_1 = load i11* %cmprpop_local_7_0999"   --->   Operation 176 'load' 'cmprpop_local_7_0999_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%cmprpop_local_8_01000_load_1 = load i11* %cmprpop_local_8_01000"   --->   Operation 177 'load' 'cmprpop_local_8_01000_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%cmprpop_local_9_01001_load_1 = load i11* %cmprpop_local_9_01001"   --->   Operation 178 'load' 'cmprpop_local_9_01001_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%cmprpop_local_10_01002_load_1 = load i11* %cmprpop_local_10_01002"   --->   Operation 179 'load' 'cmprpop_local_10_01002_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%cmprpop_local_11_01003_load_1 = load i11* %cmprpop_local_11_01003"   --->   Operation 180 'load' 'cmprpop_local_11_01003_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%cmprpop_local_12_01004_load_1 = load i11* %cmprpop_local_12_01004"   --->   Operation 181 'load' 'cmprpop_local_12_01004_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%cmprpop_local_13_01005_load_1 = load i11* %cmprpop_local_13_01005"   --->   Operation 182 'load' 'cmprpop_local_13_01005_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%cmprpop_local_14_01006_load_1 = load i11* %cmprpop_local_14_01006"   --->   Operation 183 'load' 'cmprpop_local_14_01006_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%cmprpop_local_15_01007_load_1 = load i11* %cmprpop_local_15_01007"   --->   Operation 184 'load' 'cmprpop_local_15_01007_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 185 [1/2] (0.99ns)   --->   "%cmprpop_local_s = call fastcc i10 @popcnt(i512 %trunc_ln364_1)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 185 'call' 'cmprpop_local_s' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %cmprpop_local_s to i11" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 186 'zext' 'zext_ln35' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.49ns)   --->   "%cmprpop_local_0_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %zext_ln35, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 187 'mux' 'cmprpop_local_0_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (0.49ns)   --->   "%cmprpop_local_1_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_1_0993_load_1, i11 %zext_ln35, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 188 'mux' 'cmprpop_local_1_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.49ns)   --->   "%cmprpop_local_2_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %zext_ln35, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 189 'mux' 'cmprpop_local_2_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.49ns)   --->   "%cmprpop_local_3_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %zext_ln35, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 190 'mux' 'cmprpop_local_3_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.49ns)   --->   "%cmprpop_local_4_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %zext_ln35, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 191 'mux' 'cmprpop_local_4_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.49ns)   --->   "%cmprpop_local_5_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %zext_ln35, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 192 'mux' 'cmprpop_local_5_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.49ns)   --->   "%cmprpop_local_6_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %zext_ln35, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 193 'mux' 'cmprpop_local_6_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.49ns)   --->   "%cmprpop_local_7_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %zext_ln35, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 194 'mux' 'cmprpop_local_7_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.49ns)   --->   "%cmprpop_local_8_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %zext_ln35, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 195 'mux' 'cmprpop_local_8_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.49ns)   --->   "%cmprpop_local_9_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %zext_ln35, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 196 'mux' 'cmprpop_local_9_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.49ns)   --->   "%cmprpop_local_10_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %zext_ln35, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 197 'mux' 'cmprpop_local_10_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.49ns)   --->   "%cmprpop_local_11_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %zext_ln35, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 198 'mux' 'cmprpop_local_11_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.49ns)   --->   "%cmprpop_local_12_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %zext_ln35, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 199 'mux' 'cmprpop_local_12_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.49ns)   --->   "%cmprpop_local_13_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %zext_ln35, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 200 'mux' 'cmprpop_local_13_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.49ns)   --->   "%cmprpop_local_14_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %zext_ln35, i11 %cmprpop_local_14_01006_load_1, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 201 'mux' 'cmprpop_local_14_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.49ns)   --->   "%cmprpop_local_15_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %zext_ln35, i4 %trunc_ln29_2)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 202 'mux' 'cmprpop_local_15_2' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)" [tancoeff/tancoeff/tancalc.cpp:42->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 203 'specregionend' 'empty_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_15_2, i11* %cmprpop_local_15_01007" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 204 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_14_2, i11* %cmprpop_local_14_01006" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 205 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_13_2, i11* %cmprpop_local_13_01005" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 206 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_12_2, i11* %cmprpop_local_12_01004" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 207 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_11_2, i11* %cmprpop_local_11_01003" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 208 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_10_2, i11* %cmprpop_local_10_01002" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 209 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_9_2, i11* %cmprpop_local_9_01001" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 210 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_8_2, i11* %cmprpop_local_8_01000" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 211 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_7_2, i11* %cmprpop_local_7_0999" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 212 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_6_2, i11* %cmprpop_local_6_0998" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 213 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_5_2, i11* %cmprpop_local_5_0997" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 214 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_4_2, i11* %cmprpop_local_4_0996" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 215 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_3_2, i11* %cmprpop_local_3_0995" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 216 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_2_2, i11* %cmprpop_local_2_0994" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 217 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_1_2, i11* %cmprpop_local_1_0993" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 218 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_2, i11* %cmprpop_local_0_0992" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 219 'store' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "br label %2" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69]   --->   Operation 220 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 2.43>
ST_15 : Operation 221 [7/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 221 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 2.43>
ST_16 : Operation 222 [6/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 222 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 2.43>
ST_17 : Operation 223 [5/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 223 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 2.43>
ST_18 : Operation 224 [4/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 224 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 2.43>
ST_19 : Operation 225 [3/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 225 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 2.43>
ST_20 : Operation 226 [2/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 226 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 2.43>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%cmprpop_local_0_0992_load = load i11* %cmprpop_local_0_0992" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 227 'load' 'cmprpop_local_0_0992_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%cmprpop_local_1_0993_load = load i11* %cmprpop_local_1_0993" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 228 'load' 'cmprpop_local_1_0993_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%cmprpop_local_2_0994_load = load i11* %cmprpop_local_2_0994" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 229 'load' 'cmprpop_local_2_0994_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%cmprpop_local_3_0995_load = load i11* %cmprpop_local_3_0995" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 230 'load' 'cmprpop_local_3_0995_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%cmprpop_local_4_0996_load = load i11* %cmprpop_local_4_0996" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 231 'load' 'cmprpop_local_4_0996_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%cmprpop_local_5_0997_load = load i11* %cmprpop_local_5_0997" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 232 'load' 'cmprpop_local_5_0997_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%cmprpop_local_6_0998_load = load i11* %cmprpop_local_6_0998" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 233 'load' 'cmprpop_local_6_0998_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%cmprpop_local_7_0999_load = load i11* %cmprpop_local_7_0999" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 234 'load' 'cmprpop_local_7_0999_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%cmprpop_local_8_01000_load = load i11* %cmprpop_local_8_01000" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 235 'load' 'cmprpop_local_8_01000_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%cmprpop_local_9_01001_load = load i11* %cmprpop_local_9_01001" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 236 'load' 'cmprpop_local_9_01001_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%cmprpop_local_10_01002_load = load i11* %cmprpop_local_10_01002" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 237 'load' 'cmprpop_local_10_01002_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%cmprpop_local_11_01003_load = load i11* %cmprpop_local_11_01003" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 238 'load' 'cmprpop_local_11_01003_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%cmprpop_local_12_01004_load = load i11* %cmprpop_local_12_01004" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 239 'load' 'cmprpop_local_12_01004_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%cmprpop_local_13_01005_load = load i11* %cmprpop_local_13_01005" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 240 'load' 'cmprpop_local_13_01005_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%cmprpop_local_14_01006_load = load i11* %cmprpop_local_14_01006" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 241 'load' 'cmprpop_local_14_01006_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%cmprpop_local_15_01007_load = load i11* %cmprpop_local_15_01007" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 242 'load' 'cmprpop_local_15_01007_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln69, i6 0)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 243 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %shl_ln to i9" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 244 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i11 %cmprpop_local_0_0992_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 245 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i11 %cmprpop_local_1_0993_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 246 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i11 %cmprpop_local_2_0994_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 247 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i11 %cmprpop_local_3_0995_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 248 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i11 %cmprpop_local_4_0996_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 249 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i11 %cmprpop_local_5_0997_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 250 'zext' 'zext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i11 %cmprpop_local_6_0998_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 251 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i11 %cmprpop_local_7_0999_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 252 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i11 %cmprpop_local_8_01000_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 253 'zext' 'zext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln215_20 = zext i11 %cmprpop_local_9_01001_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 254 'zext' 'zext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln215_21 = zext i11 %cmprpop_local_10_01002_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 255 'zext' 'zext_ln215_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln215_24 = zext i11 %cmprpop_local_11_01003_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 256 'zext' 'zext_ln215_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln215_25 = zext i11 %cmprpop_local_12_01004_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 257 'zext' 'zext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln215_28 = zext i11 %cmprpop_local_13_01005_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 258 'zext' 'zext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln215_29 = zext i11 %cmprpop_local_14_01006_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 259 'zext' 'zext_ln215_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln215_32 = zext i11 %cmprpop_local_15_01007_load to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 260 'zext' 'zext_ln215_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [1/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 261 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 262 [1/1] (0.60ns)   --->   "br label %3" [tancoeff/tancoeff/tancalc.cpp:71]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.60>

State 22 <SV = 17> <Delay = 0.70>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%data_part_num_0 = phi i8 [ 0, %data_read.exit ], [ %data_part_num_1, %calculation_loop_end ]"   --->   Operation 263 'phi' 'data_part_num_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.58ns)   --->   "%icmp_ln71 = icmp eq i8 %data_part_num_0, -128" [tancoeff/tancoeff/tancalc.cpp:71]   --->   Operation 264 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 265 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.48ns)   --->   "%data_part_num_1 = add i8 %data_part_num_0, 1" [tancoeff/tancoeff/tancalc.cpp:71]   --->   Operation 266 'add' 'data_part_num_1' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %mainloop_end, label %calculation_loop_begin" [tancoeff/tancoeff/tancalc.cpp:71]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str12)" [tancoeff/tancoeff/tancalc.cpp:71]   --->   Operation 268 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %data_part_num_0, i32 1, i32 2)" [tancoeff/tancoeff/tancalc.cpp:73]   --->   Operation 269 'partselect' 'trunc_ln73_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i8 %data_part_num_0 to i1" [tancoeff/tancoeff/tancalc.cpp:74]   --->   Operation 270 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str12, i32 %tmp_2)" [tancoeff/tancoeff/tancalc.cpp:108]   --->   Operation 271 'specregionend' 'empty_13' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "br label %3" [tancoeff/tancoeff/tancalc.cpp:71]   --->   Operation 272 'br' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 2.43>
ST_23 : Operation 273 [1/1] (2.43ns)   --->   "%temp_input_V_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem0_addr)" [tancoeff/tancoeff/tancalc.cpp:77]   --->   Operation 273 'read' 'temp_input_V_1' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 0.75>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln2 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln74, i9 0)" [tancoeff/tancoeff/tancalc.cpp:74]   --->   Operation 274 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%num_hi_1 = or i10 %shl_ln2, 511" [tancoeff/tancoeff/tancalc.cpp:74]   --->   Operation 275 'or' 'num_hi_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%ref_local_0_V = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %temp_input_V_1)" [tancoeff/tancoeff/tancalc.cpp:79]   --->   Operation 276 'bitconcatenate' 'ref_local_0_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%zext_ln647 = zext i10 %num_hi_1 to i11" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 277 'zext' 'zext_ln647' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%xor_ln647 = xor i11 %zext_ln647, 1023" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 278 'xor' 'xor_ln647' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%zext_ln647_1 = zext i11 %xor_ln647 to i1024" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 279 'zext' 'zext_ln647_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%lshr_ln647 = lshr i1024 -1, %zext_ln647_1" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 280 'lshr' 'lshr_ln647' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 281 [1/1] (0.75ns) (out node of the LUT)   --->   "%p_Result_2 = and i1024 %ref_local_0_V, %lshr_ln647" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 281 'and' 'p_Result_2' <Predicate = true> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i1024 %p_Result_2 to i512" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 282 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "store i1024 %ref_local_0_V, i1024* %ref_local_3_V_2" [tancoeff/tancoeff/tancalc.cpp:79]   --->   Operation 283 'store' <Predicate = (trunc_ln73_1 == 2)> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "store i1024 %ref_local_0_V, i1024* %ref_local_3_V_1" [tancoeff/tancoeff/tancalc.cpp:79]   --->   Operation 284 'store' <Predicate = (trunc_ln73_1 == 1)> <Delay = 0.00>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "store i1024 %ref_local_0_V, i1024* %ref_local_3_V" [tancoeff/tancoeff/tancalc.cpp:79]   --->   Operation 285 'store' <Predicate = (trunc_ln73_1 == 0)> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "store i1024 %ref_local_0_V, i1024* %ref_local_3_V_3" [tancoeff/tancoeff/tancalc.cpp:79]   --->   Operation 286 'store' <Predicate = (trunc_ln73_1 == 3)> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (0.60ns)   --->   "%icmp_ln88 = icmp eq i10 %num_hi_1, -1" [tancoeff/tancoeff/tancalc.cpp:88]   --->   Operation 287 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader366.0_ifconv, label %calculation_loop_end" [tancoeff/tancoeff/tancalc.cpp:88]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %data_part_num_1, i32 1, i32 7)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 289 'partselect' 'trunc_ln1' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 2.43>
ST_25 : Operation 290 [2/2] (2.43ns)   --->   "%refpop_local_3_V = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 290 'call' 'refpop_local_3_V' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%p_Val2_load = load i1024* %p_Val2_s" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 291 'load' 'p_Val2_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i1024* %p_Val2_1" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 292 'load' 'p_Val2_1_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%p_Val2_2_load = load i1024* %p_Val2_2" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 293 'load' 'p_Val2_2_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%p_Val2_3_load = load i1024* %p_Val2_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 294 'load' 'p_Val2_3_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%p_Val2_4_load = load i1024* %p_Val2_4" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 295 'load' 'p_Val2_4_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%p_Val2_5_load = load i1024* %p_Val2_5" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 296 'load' 'p_Val2_5_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%p_Val2_6_load = load i1024* %p_Val2_6" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 297 'load' 'p_Val2_6_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%p_Val2_7_load = load i1024* %p_Val2_7" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 298 'load' 'p_Val2_7_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%p_Val2_8_load = load i1024* %p_Val2_8" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 299 'load' 'p_Val2_8_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%p_Val2_9_load = load i1024* %p_Val2_9" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 300 'load' 'p_Val2_9_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%p_Val2_10_load = load i1024* %p_Val2_10" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 301 'load' 'p_Val2_10_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "%p_Val2_11_load = load i1024* %p_Val2_11" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 302 'load' 'p_Val2_11_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%p_Val2_12_load = load i1024* %p_Val2_12" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 303 'load' 'p_Val2_12_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (0.00ns)   --->   "%p_Val2_13_load = load i1024* %p_Val2_13" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 304 'load' 'p_Val2_13_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%p_Val2_14_load = load i1024* %p_Val2_14" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 305 'load' 'p_Val2_14_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%p_Val2_15_load = load i1024* %p_Val2_15" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 306 'load' 'p_Val2_15_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%ref_local_3_V_load = load i1024* %ref_local_3_V" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 307 'load' 'ref_local_3_V_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%ref_local_3_V_1_load = load i1024* %ref_local_3_V_1" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 308 'load' 'ref_local_3_V_1_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%ref_local_3_V_2_load = load i1024* %ref_local_3_V_2" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 309 'load' 'ref_local_3_V_2_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%ref_local_3_V_3_load = load i1024* %ref_local_3_V_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 310 'load' 'ref_local_3_V_3_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_25 : Operation 311 [1/1] (0.39ns)   --->   "%tmp_3 = call i1024 @_ssdm_op_Mux.ap_auto.4i1024.i2(i1024 %ref_local_3_V_load, i1024 %ref_local_3_V_1_load, i1024 %ref_local_3_V_2_load, i1024 %ref_local_3_V_3_load, i2 %trunc_ln73_1)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 311 'mux' 'tmp_3' <Predicate = (icmp_ln88)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 312 [1/1] (0.35ns)   --->   "%and_ln1355 = and i1024 %p_Val2_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 312 'and' 'and_ln1355' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 313 [1/1] (0.35ns)   --->   "%and_ln1355_1 = and i1024 %p_Val2_1_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 313 'and' 'and_ln1355_1' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 314 [1/1] (0.35ns)   --->   "%and_ln1355_2 = and i1024 %p_Val2_2_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 314 'and' 'and_ln1355_2' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 315 [1/1] (0.35ns)   --->   "%and_ln1355_3 = and i1024 %p_Val2_3_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 315 'and' 'and_ln1355_3' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 316 [1/1] (0.35ns)   --->   "%and_ln1355_4 = and i1024 %p_Val2_4_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 316 'and' 'and_ln1355_4' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/1] (0.35ns)   --->   "%and_ln1355_5 = and i1024 %p_Val2_5_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 317 'and' 'and_ln1355_5' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.35ns)   --->   "%and_ln1355_6 = and i1024 %p_Val2_6_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 318 'and' 'and_ln1355_6' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (0.35ns)   --->   "%and_ln1355_7 = and i1024 %p_Val2_7_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 319 'and' 'and_ln1355_7' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 320 [1/1] (0.35ns)   --->   "%and_ln1355_8 = and i1024 %p_Val2_8_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 320 'and' 'and_ln1355_8' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 321 [1/1] (0.35ns)   --->   "%and_ln1355_9 = and i1024 %p_Val2_9_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 321 'and' 'and_ln1355_9' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [1/1] (0.35ns)   --->   "%and_ln1355_10 = and i1024 %p_Val2_10_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 322 'and' 'and_ln1355_10' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 323 [1/1] (0.35ns)   --->   "%and_ln1355_11 = and i1024 %p_Val2_11_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 323 'and' 'and_ln1355_11' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (0.35ns)   --->   "%and_ln1355_12 = and i1024 %p_Val2_12_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 324 'and' 'and_ln1355_12' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 325 [1/1] (0.35ns)   --->   "%and_ln1355_13 = and i1024 %p_Val2_13_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 325 'and' 'and_ln1355_13' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 326 [1/1] (0.35ns)   --->   "%and_ln1355_14 = and i1024 %p_Val2_14_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 326 'and' 'and_ln1355_14' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (0.35ns)   --->   "%and_ln1355_15 = and i1024 %p_Val2_15_load, %tmp_3" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 327 'and' 'and_ln1355_15' <Predicate = (icmp_ln88)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 2.14>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str12) nounwind" [tancoeff/tancoeff/tancalc.cpp:71]   --->   Operation 328 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:72]   --->   Operation 329 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/2] (0.99ns)   --->   "%refpop_local_3_V = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 330 'call' 'refpop_local_3_V' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%refpop_local_0_V = zext i10 %refpop_local_3_V to i11" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 331 'zext' 'refpop_local_0_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln73_1, label %branch3 [
    i2 0, label %calculation_loop_begin.branch0_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [tancoeff/tancoeff/tancalc.cpp:79]   --->   Operation 332 'switch' <Predicate = true> <Delay = 0.65>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "store i11 %refpop_local_0_V, i11* %refpop_local_3_V_3" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 333 'store' <Predicate = (trunc_ln73_1 == 2)> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 334 'br' <Predicate = (trunc_ln73_1 == 2)> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "store i11 %refpop_local_0_V, i11* %refpop_local_3_V_2" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 335 'store' <Predicate = (trunc_ln73_1 == 1)> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 336 'br' <Predicate = (trunc_ln73_1 == 1)> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (0.00ns)   --->   "store i11 %refpop_local_0_V, i11* %refpop_local_3_V_1" [tancoeff/tancoeff/tancalc.cpp:79]   --->   Operation 337 'store' <Predicate = (trunc_ln73_1 == 0)> <Delay = 0.00>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:79]   --->   Operation 338 'br' <Predicate = (trunc_ln73_1 == 0)> <Delay = 0.00>
ST_26 : Operation 339 [1/1] (0.00ns)   --->   "store i11 %refpop_local_0_V, i11* %refpop_local_3_V_4" [tancoeff/tancoeff/tancalc.cpp:80]   --->   Operation 339 'store' <Predicate = (trunc_ln73_1 == 3)> <Delay = 0.00>
ST_26 : Operation 340 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 340 'br' <Predicate = (trunc_ln73_1 == 3)> <Delay = 0.00>
ST_26 : Operation 341 [2/2] (2.14ns)   --->   "%op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 341 'call' 'op2_V_assign_2' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 342 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 342 'call' 'op2_V_assign_2_0_1' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 343 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 343 'call' 'op2_V_assign_2_0_2' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 344 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 344 'call' 'op2_V_assign_2_0_3' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 345 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 345 'call' 'op2_V_assign_2_0_4' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 346 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 346 'call' 'op2_V_assign_2_0_5' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 347 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 347 'call' 'op2_V_assign_2_0_6' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 348 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 348 'call' 'op2_V_assign_2_0_7' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 349 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 349 'call' 'op2_V_assign_2_0_8' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 350 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 350 'call' 'op2_V_assign_2_0_9' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 351 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 351 'call' 'op2_V_assign_2_0_s' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 352 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 352 'call' 'op2_V_assign_2_0_10' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 353 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 353 'call' 'op2_V_assign_2_0_11' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 354 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 354 'call' 'op2_V_assign_2_0_12' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 355 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 355 'call' 'op2_V_assign_2_0_13' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 356 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 356 'call' 'op2_V_assign_2_0_14' <Predicate = (icmp_ln88)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 22> <Delay = 1.67>
ST_27 : Operation 357 [1/1] (0.00ns)   --->   "%refpop_local_3_V_1_load = load i11* %refpop_local_3_V_1" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 357 'load' 'refpop_local_3_V_1_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_27 : Operation 358 [1/1] (0.00ns)   --->   "%refpop_local_3_V_2_load = load i11* %refpop_local_3_V_2" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 358 'load' 'refpop_local_3_V_2_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%refpop_local_3_V_3_load = load i11* %refpop_local_3_V_3" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 359 'load' 'refpop_local_3_V_3_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%refpop_local_3_V_4_load = load i11* %refpop_local_3_V_4" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 360 'load' 'refpop_local_3_V_4_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_27 : Operation 361 [1/2] (1.53ns)   --->   "%op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 361 'call' 'op2_V_assign_2' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 362 [1/1] (0.39ns)   --->   "%tmp_4 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 %refpop_local_3_V_1_load, i11 %refpop_local_3_V_2_load, i11 %refpop_local_3_V_3_load, i11 %refpop_local_3_V_4_load, i2 %trunc_ln73_1)" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 362 'mux' 'tmp_4' <Predicate = (icmp_ln88)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 363 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 363 'call' 'op2_V_assign_2_0_1' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 364 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 364 'call' 'op2_V_assign_2_0_2' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 365 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 365 'call' 'op2_V_assign_2_0_3' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 366 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 366 'call' 'op2_V_assign_2_0_4' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 367 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 367 'call' 'op2_V_assign_2_0_5' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 368 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 368 'call' 'op2_V_assign_2_0_6' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 369 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 369 'call' 'op2_V_assign_2_0_7' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 370 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 370 'call' 'op2_V_assign_2_0_8' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 371 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 371 'call' 'op2_V_assign_2_0_9' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 372 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 372 'call' 'op2_V_assign_2_0_s' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 373 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 373 'call' 'op2_V_assign_2_0_10' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 374 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 374 'call' 'op2_V_assign_2_0_11' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 375 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 375 'call' 'op2_V_assign_2_0_12' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 376 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 376 'call' 'op2_V_assign_2_0_13' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 377 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)" [tancoeff/tancoeff/tancalc.cpp:94]   --->   Operation 377 'call' 'op2_V_assign_2_0_14' <Predicate = (icmp_ln88)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 378 [1/1] (0.40ns)   --->   "%add_ln105 = add i7 %trunc_ln1, -1" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 378 'add' 'add_ln105' <Predicate = (icmp_ln88)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i7 %add_ln105 to i9" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 379 'sext' 'sext_ln105' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (0.48ns)   --->   "%add_ln105_1 = add i9 %sext_ln105, %zext_ln105" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 380 'add' 'add_ln105_1' <Predicate = (icmp_ln88)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i9 %add_ln105_1 to i60" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 381 'sext' 'sext_ln332' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (0.78ns)   --->   "%add_ln332 = add i60 %sext_ln332, %p_cast7" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 382 'add' 'add_ln332' <Predicate = (icmp_ln88)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.43>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i11 %tmp_4 to i12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 383 'zext' 'zext_ln215' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.53ns)   --->   "%add_ln1353 = add i12 %zext_ln215, %zext_ln215_1" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 384 'add' 'add_ln1353' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i12 %add_ln1353 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 385 'zext' 'zext_ln215_2' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i11 %op2_V_assign_2 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 386 'zext' 'zext_ln215_3' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.52ns)   --->   "%sub_ln1354 = sub i13 %zext_ln215_2, %zext_ln215_3" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 387 'sub' 'sub_ln1354' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [1/1] (0.53ns)   --->   "%add_ln1353_1 = add i12 %zext_ln215, %zext_ln215_4" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 388 'add' 'add_ln1353_1' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i12 %add_ln1353_1 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 389 'zext' 'zext_ln215_6' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i11 %op2_V_assign_2_0_1 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 390 'zext' 'zext_ln215_7' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (0.52ns)   --->   "%sub_ln1354_1 = sub i13 %zext_ln215_6, %zext_ln215_7" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 391 'sub' 'sub_ln1354_1' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 392 [1/1] (0.53ns)   --->   "%add_ln1353_2 = add i12 %zext_ln215, %zext_ln215_5" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 392 'add' 'add_ln1353_2' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i12 %add_ln1353_2 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 393 'zext' 'zext_ln215_10' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i11 %op2_V_assign_2_0_2 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 394 'zext' 'zext_ln215_11' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 395 [1/1] (0.52ns)   --->   "%sub_ln1354_2 = sub i13 %zext_ln215_10, %zext_ln215_11" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 395 'sub' 'sub_ln1354_2' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 396 [1/1] (0.64ns)   --->   "%icmp_ln95 = icmp slt i13 %zext_ln215_11, %sub_ln1354_2" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 396 'icmp' 'icmp_ln95' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_2)   --->   "%xor_ln95 = xor i1 %icmp_ln95, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 397 'xor' 'xor_ln95' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 398 [1/1] (0.53ns)   --->   "%add_ln1353_3 = add i12 %zext_ln215, %zext_ln215_8" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 398 'add' 'add_ln1353_3' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i12 %add_ln1353_3 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 399 'zext' 'zext_ln215_14' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i11 %op2_V_assign_2_0_3 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 400 'zext' 'zext_ln215_15' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (0.52ns)   --->   "%sub_ln1354_3 = sub i13 %zext_ln215_14, %zext_ln215_15" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 401 'sub' 'sub_ln1354_3' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 402 [1/1] (0.64ns)   --->   "%icmp_ln95_1 = icmp slt i13 %zext_ln215_15, %sub_ln1354_3" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 402 'icmp' 'icmp_ln95_1' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_2)   --->   "%xor_ln95_1 = xor i1 %icmp_ln95_1, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 403 'xor' 'xor_ln95_1' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [1/1] (0.53ns)   --->   "%add_ln1353_4 = add i12 %zext_ln215, %zext_ln215_9" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 404 'add' 'add_ln1353_4' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i12 %add_ln1353_4 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 405 'zext' 'zext_ln215_18' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i11 %op2_V_assign_2_0_4 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 406 'zext' 'zext_ln215_19' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (0.52ns)   --->   "%sub_ln1354_4 = sub i13 %zext_ln215_18, %zext_ln215_19" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 407 'sub' 'sub_ln1354_4' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 408 [1/1] (0.64ns)   --->   "%icmp_ln95_2 = icmp slt i13 %zext_ln215_19, %sub_ln1354_4" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 408 'icmp' 'icmp_ln95_2' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_6)   --->   "%xor_ln95_2 = xor i1 %icmp_ln95_2, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 409 'xor' 'xor_ln95_2' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 410 [1/1] (0.53ns)   --->   "%add_ln1353_5 = add i12 %zext_ln215, %zext_ln215_12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 410 'add' 'add_ln1353_5' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln215_22 = zext i12 %add_ln1353_5 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 411 'zext' 'zext_ln215_22' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln215_23 = zext i11 %op2_V_assign_2_0_5 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 412 'zext' 'zext_ln215_23' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 413 [1/1] (0.52ns)   --->   "%sub_ln1354_5 = sub i13 %zext_ln215_22, %zext_ln215_23" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 413 'sub' 'sub_ln1354_5' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 414 [1/1] (0.64ns)   --->   "%icmp_ln95_3 = icmp slt i13 %zext_ln215_23, %sub_ln1354_5" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 414 'icmp' 'icmp_ln95_3' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_6)   --->   "%xor_ln95_3 = xor i1 %icmp_ln95_3, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 415 'xor' 'xor_ln95_3' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 416 [1/1] (0.53ns)   --->   "%add_ln1353_6 = add i12 %zext_ln215, %zext_ln215_13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 416 'add' 'add_ln1353_6' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln215_26 = zext i12 %add_ln1353_6 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 417 'zext' 'zext_ln215_26' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln215_27 = zext i11 %op2_V_assign_2_0_6 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 418 'zext' 'zext_ln215_27' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (0.52ns)   --->   "%sub_ln1354_6 = sub i13 %zext_ln215_26, %zext_ln215_27" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 419 'sub' 'sub_ln1354_6' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 420 [1/1] (0.64ns)   --->   "%icmp_ln95_4 = icmp slt i13 %zext_ln215_27, %sub_ln1354_6" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 420 'icmp' 'icmp_ln95_4' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_6)   --->   "%xor_ln95_4 = xor i1 %icmp_ln95_4, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 421 'xor' 'xor_ln95_4' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 422 [1/1] (0.53ns)   --->   "%add_ln1353_7 = add i12 %zext_ln215, %zext_ln215_16" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 422 'add' 'add_ln1353_7' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln215_30 = zext i12 %add_ln1353_7 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 423 'zext' 'zext_ln215_30' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln215_31 = zext i11 %op2_V_assign_2_0_7 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 424 'zext' 'zext_ln215_31' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 425 [1/1] (0.52ns)   --->   "%sub_ln1354_7 = sub i13 %zext_ln215_30, %zext_ln215_31" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 425 'sub' 'sub_ln1354_7' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 426 [1/1] (0.64ns)   --->   "%icmp_ln95_5 = icmp slt i13 %zext_ln215_31, %sub_ln1354_7" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 426 'icmp' 'icmp_ln95_5' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_6)   --->   "%xor_ln95_5 = xor i1 %icmp_ln95_5, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 427 'xor' 'xor_ln95_5' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 428 [1/1] (0.53ns)   --->   "%add_ln1353_8 = add i12 %zext_ln215, %zext_ln215_17" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 428 'add' 'add_ln1353_8' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln215_33 = zext i12 %add_ln1353_8 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 429 'zext' 'zext_ln215_33' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln215_34 = zext i11 %op2_V_assign_2_0_8 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 430 'zext' 'zext_ln215_34' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (0.52ns)   --->   "%sub_ln1354_8 = sub i13 %zext_ln215_33, %zext_ln215_34" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 431 'sub' 'sub_ln1354_8' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 432 [1/1] (0.64ns)   --->   "%icmp_ln95_6 = icmp slt i13 %zext_ln215_34, %sub_ln1354_8" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 432 'icmp' 'icmp_ln95_6' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_9)   --->   "%xor_ln95_6 = xor i1 %icmp_ln95_6, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 433 'xor' 'xor_ln95_6' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 434 [1/1] (0.53ns)   --->   "%add_ln1353_9 = add i12 %zext_ln215, %zext_ln215_20" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 434 'add' 'add_ln1353_9' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln215_35 = zext i12 %add_ln1353_9 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 435 'zext' 'zext_ln215_35' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln215_36 = zext i11 %op2_V_assign_2_0_9 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 436 'zext' 'zext_ln215_36' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 437 [1/1] (0.52ns)   --->   "%sub_ln1354_9 = sub i13 %zext_ln215_35, %zext_ln215_36" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 437 'sub' 'sub_ln1354_9' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [1/1] (0.64ns)   --->   "%icmp_ln95_7 = icmp slt i13 %zext_ln215_36, %sub_ln1354_9" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 438 'icmp' 'icmp_ln95_7' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_9)   --->   "%xor_ln95_7 = xor i1 %icmp_ln95_7, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 439 'xor' 'xor_ln95_7' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 440 [1/1] (0.53ns)   --->   "%add_ln1353_10 = add i12 %zext_ln215, %zext_ln215_21" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 440 'add' 'add_ln1353_10' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln215_37 = zext i12 %add_ln1353_10 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 441 'zext' 'zext_ln215_37' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln215_38 = zext i11 %op2_V_assign_2_0_s to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 442 'zext' 'zext_ln215_38' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 443 [1/1] (0.52ns)   --->   "%sub_ln1354_10 = sub i13 %zext_ln215_37, %zext_ln215_38" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 443 'sub' 'sub_ln1354_10' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 444 [1/1] (0.64ns)   --->   "%icmp_ln95_8 = icmp slt i13 %zext_ln215_38, %sub_ln1354_10" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 444 'icmp' 'icmp_ln95_8' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_9)   --->   "%xor_ln95_8 = xor i1 %icmp_ln95_8, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 445 'xor' 'xor_ln95_8' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 446 [1/1] (0.53ns)   --->   "%add_ln1353_11 = add i12 %zext_ln215, %zext_ln215_24" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 446 'add' 'add_ln1353_11' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln215_39 = zext i12 %add_ln1353_11 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 447 'zext' 'zext_ln215_39' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln215_40 = zext i11 %op2_V_assign_2_0_10 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 448 'zext' 'zext_ln215_40' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 449 [1/1] (0.52ns)   --->   "%sub_ln1354_11 = sub i13 %zext_ln215_39, %zext_ln215_40" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 449 'sub' 'sub_ln1354_11' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 450 [1/1] (0.64ns)   --->   "%icmp_ln95_9 = icmp slt i13 %zext_ln215_40, %sub_ln1354_11" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 450 'icmp' 'icmp_ln95_9' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_9)   --->   "%xor_ln95_9 = xor i1 %icmp_ln95_9, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 451 'xor' 'xor_ln95_9' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 452 [1/1] (0.53ns)   --->   "%add_ln1353_12 = add i12 %zext_ln215, %zext_ln215_25" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 452 'add' 'add_ln1353_12' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln215_41 = zext i12 %add_ln1353_12 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 453 'zext' 'zext_ln215_41' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln215_42 = zext i11 %op2_V_assign_2_0_11 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 454 'zext' 'zext_ln215_42' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 455 [1/1] (0.52ns)   --->   "%sub_ln1354_12 = sub i13 %zext_ln215_41, %zext_ln215_42" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 455 'sub' 'sub_ln1354_12' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 456 [1/1] (0.64ns)   --->   "%icmp_ln95_10 = icmp slt i13 %zext_ln215_42, %sub_ln1354_12" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 456 'icmp' 'icmp_ln95_10' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_14)   --->   "%xor_ln95_10 = xor i1 %icmp_ln95_10, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 457 'xor' 'xor_ln95_10' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 458 [1/1] (0.53ns)   --->   "%add_ln1353_13 = add i12 %zext_ln215, %zext_ln215_28" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 458 'add' 'add_ln1353_13' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln215_43 = zext i12 %add_ln1353_13 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 459 'zext' 'zext_ln215_43' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln215_44 = zext i11 %op2_V_assign_2_0_12 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 460 'zext' 'zext_ln215_44' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 461 [1/1] (0.52ns)   --->   "%sub_ln1354_13 = sub i13 %zext_ln215_43, %zext_ln215_44" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 461 'sub' 'sub_ln1354_13' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 462 [1/1] (0.64ns)   --->   "%icmp_ln95_11 = icmp slt i13 %zext_ln215_44, %sub_ln1354_13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 462 'icmp' 'icmp_ln95_11' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_14)   --->   "%xor_ln95_11 = xor i1 %icmp_ln95_11, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 463 'xor' 'xor_ln95_11' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 464 [1/1] (0.53ns)   --->   "%add_ln1353_14 = add i12 %zext_ln215, %zext_ln215_29" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 464 'add' 'add_ln1353_14' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln215_45 = zext i12 %add_ln1353_14 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 465 'zext' 'zext_ln215_45' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln215_46 = zext i11 %op2_V_assign_2_0_13 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 466 'zext' 'zext_ln215_46' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (0.52ns)   --->   "%sub_ln1354_14 = sub i13 %zext_ln215_45, %zext_ln215_46" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 467 'sub' 'sub_ln1354_14' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 468 [1/1] (0.64ns)   --->   "%icmp_ln95_12 = icmp slt i13 %zext_ln215_46, %sub_ln1354_14" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 468 'icmp' 'icmp_ln95_12' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_14)   --->   "%xor_ln95_12 = xor i1 %icmp_ln95_12, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 469 'xor' 'xor_ln95_12' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 470 [1/1] (0.53ns)   --->   "%add_ln1353_15 = add i12 %zext_ln215, %zext_ln215_32" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 470 'add' 'add_ln1353_15' <Predicate = (icmp_ln88)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln215_47 = zext i12 %add_ln1353_15 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 471 'zext' 'zext_ln215_47' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln215_48 = zext i11 %op2_V_assign_2_0_14 to i13" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 472 'zext' 'zext_ln215_48' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.52ns)   --->   "%sub_ln1354_15 = sub i13 %zext_ln215_47, %zext_ln215_48" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 473 'sub' 'sub_ln1354_15' <Predicate = (icmp_ln88)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 474 [1/1] (0.64ns)   --->   "%icmp_ln95_13 = icmp slt i13 %zext_ln215_3, %sub_ln1354" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 474 'icmp' 'icmp_ln95_13' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_2)   --->   "%xor_ln95_13 = xor i1 %icmp_ln95_13, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 475 'xor' 'xor_ln95_13' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 476 [1/1] (0.64ns)   --->   "%icmp_ln95_14 = icmp slt i13 %zext_ln215_7, %sub_ln1354_1" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 476 'icmp' 'icmp_ln95_14' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_2)   --->   "%xor_ln95_14 = xor i1 %icmp_ln95_14, true" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 477 'xor' 'xor_ln95_14' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 478 [1/1] (0.64ns)   --->   "%icmp_ln103 = icmp slt i13 %zext_ln215_48, %sub_ln1354_15" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 478 'icmp' 'icmp_ln103' <Predicate = (icmp_ln88)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_14)   --->   "%xor_ln103 = xor i1 %icmp_ln103, true" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 479 'xor' 'xor_ln103' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_2)   --->   "%or_ln103 = or i1 %xor_ln95_13, %xor_ln95_14" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 480 'or' 'or_ln103' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_2)   --->   "%or_ln103_1 = or i1 %xor_ln95, %xor_ln95_1" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 481 'or' 'or_ln103_1' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 482 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln103_2 = or i1 %or_ln103_1, %or_ln103" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 482 'or' 'or_ln103_2' <Predicate = (icmp_ln88)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_6)   --->   "%or_ln103_3 = or i1 %xor_ln95_2, %xor_ln95_3" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 483 'or' 'or_ln103_3' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_6)   --->   "%or_ln103_4 = or i1 %xor_ln95_4, %xor_ln95_5" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 484 'or' 'or_ln103_4' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_6)   --->   "%or_ln103_5 = or i1 %or_ln103_4, %or_ln103_3" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 485 'or' 'or_ln103_5' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 486 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln103_6 = or i1 %or_ln103_5, %or_ln103_2" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 486 'or' 'or_ln103_6' <Predicate = (icmp_ln88)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_9)   --->   "%or_ln103_7 = or i1 %xor_ln95_6, %xor_ln95_7" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 487 'or' 'or_ln103_7' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_9)   --->   "%or_ln103_8 = or i1 %xor_ln95_8, %xor_ln95_9" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 488 'or' 'or_ln103_8' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 489 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln103_9 = or i1 %or_ln103_8, %or_ln103_7" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 489 'or' 'or_ln103_9' <Predicate = (icmp_ln88)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_14)   --->   "%or_ln103_10 = or i1 %xor_ln95_10, %xor_ln95_11" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 490 'or' 'or_ln103_10' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_14)   --->   "%or_ln103_11 = or i1 %xor_ln103, %xor_ln95_12" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 491 'or' 'or_ln103_11' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_14)   --->   "%or_ln103_12 = or i1 %or_ln103_11, %or_ln103_10" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 492 'or' 'or_ln103_12' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_14)   --->   "%or_ln103_13 = or i1 %or_ln103_12, %or_ln103_9" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 493 'or' 'or_ln103_13' <Predicate = (icmp_ln88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 494 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln103_14 = or i1 %or_ln103_13, %or_ln103_6" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 494 'or' 'or_ln103_14' <Predicate = (icmp_ln88)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln332_1 = sext i60 %add_ln332 to i64" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 495 'sext' 'sext_ln332_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512* %gmem1, i64 %sext_ln332_1" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 496 'getelementptr' 'gmem1_addr' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (2.43ns)   --->   "%gmem1_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %gmem1_addr, i32 1)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 497 'writereq' 'gmem1_addr_req' <Predicate = (icmp_ln88)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 2.43>
ST_29 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i1 %or_ln103_14 to i512" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 498 'zext' 'zext_ln295' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_29 : Operation 499 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i512P(i512* %gmem1_addr, i512 %zext_ln295, i64 -1)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 499 'write' <Predicate = (icmp_ln88)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 2.43>
ST_30 : Operation 500 [5/5] (2.43ns)   --->   "%gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 500 'writeresp' 'gmem1_addr_resp' <Predicate = (icmp_ln88)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 2.43>
ST_31 : Operation 501 [4/5] (2.43ns)   --->   "%gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 501 'writeresp' 'gmem1_addr_resp' <Predicate = (icmp_ln88)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 2.43>
ST_32 : Operation 502 [3/5] (2.43ns)   --->   "%gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 502 'writeresp' 'gmem1_addr_resp' <Predicate = (icmp_ln88)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 28> <Delay = 2.43>
ST_33 : Operation 503 [2/5] (2.43ns)   --->   "%gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 503 'writeresp' 'gmem1_addr_resp' <Predicate = (icmp_ln88)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 29> <Delay = 2.43>
ST_34 : Operation 504 [1/5] (2.43ns)   --->   "%gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)" [tancoeff/tancoeff/tancalc.cpp:105]   --->   Operation 504 'writeresp' 'gmem1_addr_resp' <Predicate = (icmp_ln88)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 505 [1/1] (0.00ns)   --->   "br label %calculation_loop_end" [tancoeff/tancoeff/tancalc.cpp:107]   --->   Operation 505 'br' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 35 <SV = 18> <Delay = 0.00>
ST_35 : Operation 506 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)" [tancoeff/tancoeff/tancalc.cpp:109]   --->   Operation 506 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 507 [1/1] (0.00ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:68]   --->   Operation 507 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'output_V' [45]  (1 ns)

 <State 2>: 0.786ns
The critical path consists of the following:
	'phi' operation ('cmpr_chunk_num') with incoming values : ('cmpr_chunk_num', tancoeff/tancoeff/tancalc.cpp:68) [63]  (0 ns)
	'add' operation ('add_ln219', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [74]  (0.786 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr_1', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [76]  (0 ns)
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [77]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [77]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [77]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [77]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [77]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [77]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [77]  (2.43 ns)

 <State 10>: 0.741ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln27', tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:69) [81]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:69) [93]  (2.43 ns)

 <State 12>: 0.758ns
The critical path consists of the following:
	'or' operation ('num_hi', tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:69) [92]  (0 ns)
	'xor' operation ('xor_ln647_1', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69) [162]  (0 ns)
	'lshr' operation ('lshr_ln647_1', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69) [164]  (0 ns)
	'and' operation ('__Result__', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69) [165]  (0.758 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	'call' operation ('cmprpop_local_s', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69) to 'popcnt' [167]  (2.43 ns)

 <State 14>: 1.49ns
The critical path consists of the following:
	'call' operation ('cmprpop_local_s', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69) to 'popcnt' [167]  (0.993 ns)
	'mux' operation ('cmprpop_local_0_2', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:69) [169]  (0.493 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:77) [238]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:77) [238]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:77) [238]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:77) [238]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:77) [238]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:77) [238]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:77) [238]  (2.43 ns)

 <State 22>: 0.703ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln71', tancoeff/tancoeff/tancalc.cpp:71) [242]  (0.581 ns)
	blocking operation 0.122 ns on control path)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:77) [254]  (2.43 ns)

 <State 24>: 0.758ns
The critical path consists of the following:
	'or' operation ('num_hi', tancoeff/tancoeff/tancalc.cpp:74) [253]  (0 ns)
	'xor' operation ('xor_ln647', tancoeff/tancoeff/tancalc.cpp:80) [257]  (0 ns)
	'lshr' operation ('lshr_ln647', tancoeff/tancoeff/tancalc.cpp:80) [259]  (0 ns)
	'and' operation ('__Result__', tancoeff/tancoeff/tancalc.cpp:80) [260]  (0.758 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	'call' operation ('refpop_local_3_V', tancoeff/tancoeff/tancalc.cpp:80) to 'popcnt' [262]  (2.43 ns)

 <State 26>: 2.15ns
The critical path consists of the following:
	'call' operation ('op2_V_assign_2', tancoeff/tancoeff/tancalc.cpp:94) to 'popcntdata' [311]  (2.15 ns)

 <State 27>: 1.67ns
The critical path consists of the following:
	'add' operation ('add_ln105', tancoeff/tancoeff/tancalc.cpp:105) [457]  (0.404 ns)
	'add' operation ('add_ln105_1', tancoeff/tancoeff/tancalc.cpp:105) [459]  (0.481 ns)
	'add' operation ('add_ln332', tancoeff/tancoeff/tancalc.cpp:105) [461]  (0.786 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', tancoeff/tancoeff/tancalc.cpp:105) [463]  (0 ns)
	bus request on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:105) [464]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:105) [465]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:105) [466]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:105) [466]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:105) [466]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:105) [466]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus access on port 'gmem1' (tancoeff/tancoeff/tancalc.cpp:105) [466]  (2.43 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
