
LoRa_GNSS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003488  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08003594  08003594  00004594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037c0  080037c0  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  080037c0  080037c0  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037c0  080037c0  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037c0  080037c0  000047c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080037c4  080037c4  000047c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080037c8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000044d0  2000000c  080037d4  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200044dc  080037d4  000054dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000095a0  00000000  00000000  00005035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ca2  00000000  00000000  0000e5d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  00010278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b1  00000000  00000000  000109f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016641  00000000  00000000  00010fa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009fa1  00000000  00000000  000275ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081c78  00000000  00000000  0003158b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3203  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c74  00000000  00000000  000b3248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000b4ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800357c 	.word	0x0800357c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800357c 	.word	0x0800357c

0800014c <loraGnssMain>:
#include "main.h"

Global_t Glo_st = {0};

void loraGnssMain()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
//		UartDmaInit(&huart1, &hdma_usart1_rx, &Glo_st.usartDma1_st);
		UartDmaInit(&huart2, &hdma_usart2_rx, &Glo_st.usartDma2_st);
 8000150:	4a27      	ldr	r2, [pc, #156]	@ (80001f0 <loraGnssMain+0xa4>)
 8000152:	4928      	ldr	r1, [pc, #160]	@ (80001f4 <loraGnssMain+0xa8>)
 8000154:	4828      	ldr	r0, [pc, #160]	@ (80001f8 <loraGnssMain+0xac>)
 8000156:	f000 f9ab 	bl	80004b0 <UartDmaInit>
		UartDmaInit(&huart3, &hdma_usart3_rx, &Glo_st.usartDma3_st);
 800015a:	4a28      	ldr	r2, [pc, #160]	@ (80001fc <loraGnssMain+0xb0>)
 800015c:	4928      	ldr	r1, [pc, #160]	@ (8000200 <loraGnssMain+0xb4>)
 800015e:	4829      	ldr	r0, [pc, #164]	@ (8000204 <loraGnssMain+0xb8>)
 8000160:	f000 f9a6 	bl	80004b0 <UartDmaInit>

		Glo_st.lora_st.adres_u8 = 0x01;
 8000164:	4b28      	ldr	r3, [pc, #160]	@ (8000208 <loraGnssMain+0xbc>)
 8000166:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800016a:	2201      	movs	r2, #1
 800016c:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
		Glo_st.lora_st.kanal_u8 = 0x04;
 8000170:	4b25      	ldr	r3, [pc, #148]	@ (8000208 <loraGnssMain+0xbc>)
 8000172:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000176:	2204      	movs	r2, #4
 8000178:	f883 2149 	strb.w	r2, [r3, #329]	@ 0x149

	while(1)
	{
		if(1 == Glo_st._100HzFlag_u8)
 800017c:	4b22      	ldr	r3, [pc, #136]	@ (8000208 <loraGnssMain+0xbc>)
 800017e:	7a9b      	ldrb	r3, [r3, #10]
 8000180:	2b01      	cmp	r3, #1
 8000182:	d1fb      	bne.n	800017c <loraGnssMain+0x30>
		{
			Lora_veri_gonderme_cevrimi(&Glo_st.usartDma2_st, &Glo_st.veri_pkt_st, &Glo_st.lora_st);
 8000184:	4a21      	ldr	r2, [pc, #132]	@ (800020c <loraGnssMain+0xc0>)
 8000186:	4922      	ldr	r1, [pc, #136]	@ (8000210 <loraGnssMain+0xc4>)
 8000188:	4819      	ldr	r0, [pc, #100]	@ (80001f0 <loraGnssMain+0xa4>)
 800018a:	f000 f935 	bl	80003f8 <Lora_veri_gonderme_cevrimi>
//			if(Glo_st.usartDma2_st.okunanVeriSayisi_u16 > 0)
//			{
//				parse_rtcm_v3_message_while(&Glo_st.usartDma2_st, &Glo_st.rtcm_st);
//			}

			if(Glo_st.lora_st.paket_hazir_u8)
 800018e:	4b1e      	ldr	r3, [pc, #120]	@ (8000208 <loraGnssMain+0xbc>)
 8000190:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8000194:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8000198:	2b00      	cmp	r3, #0
 800019a:	d025      	beq.n	80001e8 <loraGnssMain+0x9c>
			{
				if(Glo_st.usartDma3_st.txCallBackFlag_u8)
 800019c:	4b1a      	ldr	r3, [pc, #104]	@ (8000208 <loraGnssMain+0xbc>)
 800019e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80001a2:	f893 3c3a 	ldrb.w	r3, [r3, #3130]	@ 0xc3a
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d01e      	beq.n	80001e8 <loraGnssMain+0x9c>
				{
					HAL_UART_Transmit_DMA(Glo_st.usartDma3_st.pUart, Glo_st.lora_st.data, Glo_st.lora_st.veri_boyutu_u8);
 80001aa:	4b17      	ldr	r3, [pc, #92]	@ (8000208 <loraGnssMain+0xbc>)
 80001ac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80001b0:	f8d3 382c 	ldr.w	r3, [r3, #2092]	@ 0x82c
 80001b4:	4a14      	ldr	r2, [pc, #80]	@ (8000208 <loraGnssMain+0xbc>)
 80001b6:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 80001ba:	f892 223a 	ldrb.w	r2, [r2, #570]	@ 0x23a
 80001be:	4915      	ldr	r1, [pc, #84]	@ (8000214 <loraGnssMain+0xc8>)
 80001c0:	4618      	mov	r0, r3
 80001c2:	f002 f9d9 	bl	8002578 <HAL_UART_Transmit_DMA>
					HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80001c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001ca:	4813      	ldr	r0, [pc, #76]	@ (8000218 <loraGnssMain+0xcc>)
 80001cc:	f001 fd5a 	bl	8001c84 <HAL_GPIO_TogglePin>

					Glo_st.lora_st.paket_hazir_u8 = 0;
 80001d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000208 <loraGnssMain+0xbc>)
 80001d2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80001d6:	2200      	movs	r2, #0
 80001d8:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
					Glo_st.usartDma3_st.txCallBackFlag_u8 = 0;
 80001dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000208 <loraGnssMain+0xbc>)
 80001de:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80001e2:	2200      	movs	r2, #0
 80001e4:	f883 2c3a 	strb.w	r2, [r3, #3130]	@ 0xc3a
				}
			}

			Glo_st._100HzFlag_u8 = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <loraGnssMain+0xbc>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	729a      	strb	r2, [r3, #10]
		if(1 == Glo_st._100HzFlag_u8)
 80001ee:	e7c5      	b.n	800017c <loraGnssMain+0x30>
 80001f0:	20001444 	.word	0x20001444
 80001f4:	200043c8 	.word	0x200043c8
 80001f8:	200042b0 	.word	0x200042b0
 80001fc:	20002854 	.word	0x20002854
 8000200:	20004450 	.word	0x20004450
 8000204:	200042f8 	.word	0x200042f8
 8000208:	20000028 	.word	0x20000028
 800020c:	20004170 	.word	0x20004170
 8000210:	20003c64 	.word	0x20003c64
 8000214:	20004172 	.word	0x20004172
 8000218:	40011000 	.word	0x40011000

0800021c <veri_paketle>:
#include"rtcm_decoder.h"



void veri_paketle( uint8_t *data, uint8_t uzunluk, veri_paketi_t *veri_pkt )
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	460b      	mov	r3, r1
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	72fb      	strb	r3, [r7, #11]
	static uint8_t durum_u8 = BASLANGIC_BAYT_1;
	uint16_t indeks_u16   = 0;
 800022a:	2300      	movs	r3, #0
 800022c:	83fb      	strh	r3, [r7, #30]

	for( int i = 1; i < DURUM_SAYISI; i++ )
 800022e:	2301      	movs	r3, #1
 8000230:	61bb      	str	r3, [r7, #24]
 8000232:	e07a      	b.n	800032a <veri_paketle+0x10e>
	{
		switch( durum_u8 )
 8000234:	4b41      	ldr	r3, [pc, #260]	@ (800033c <veri_paketle+0x120>)
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	2b04      	cmp	r3, #4
 800023a:	d873      	bhi.n	8000324 <veri_paketle+0x108>
 800023c:	a201      	add	r2, pc, #4	@ (adr r2, 8000244 <veri_paketle+0x28>)
 800023e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000242:	bf00      	nop
 8000244:	08000259 	.word	0x08000259
 8000248:	08000271 	.word	0x08000271
 800024c:	08000289 	.word	0x08000289
 8000250:	080002a7 	.word	0x080002a7
 8000254:	080002d9 	.word	0x080002d9
		{
			case BASLANGIC_BAYT_1:
			{
				veri_pkt->data[indeks_u16++] = 0x4D;
 8000258:	8bfb      	ldrh	r3, [r7, #30]
 800025a:	1c5a      	adds	r2, r3, #1
 800025c:	83fa      	strh	r2, [r7, #30]
 800025e:	461a      	mov	r2, r3
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	4413      	add	r3, r2
 8000264:	224d      	movs	r2, #77	@ 0x4d
 8000266:	709a      	strb	r2, [r3, #2]
				durum_u8 =  BASLANGIC_BAYT_2;
 8000268:	4b34      	ldr	r3, [pc, #208]	@ (800033c <veri_paketle+0x120>)
 800026a:	2201      	movs	r2, #1
 800026c:	701a      	strb	r2, [r3, #0]
				break;
 800026e:	e059      	b.n	8000324 <veri_paketle+0x108>
			}
			case BASLANGIC_BAYT_2:
			{
				veri_pkt->data[indeks_u16++] = 0x26;
 8000270:	8bfb      	ldrh	r3, [r7, #30]
 8000272:	1c5a      	adds	r2, r3, #1
 8000274:	83fa      	strh	r2, [r7, #30]
 8000276:	461a      	mov	r2, r3
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	4413      	add	r3, r2
 800027c:	2226      	movs	r2, #38	@ 0x26
 800027e:	709a      	strb	r2, [r3, #2]
				durum_u8 =  UZUNLUK;
 8000280:	4b2e      	ldr	r3, [pc, #184]	@ (800033c <veri_paketle+0x120>)
 8000282:	2202      	movs	r2, #2
 8000284:	701a      	strb	r2, [r3, #0]
				break;
 8000286:	e04d      	b.n	8000324 <veri_paketle+0x108>
			}
			case UZUNLUK:
			{
				veri_pkt->data[indeks_u16++] = uzunluk;
 8000288:	8bfb      	ldrh	r3, [r7, #30]
 800028a:	1c5a      	adds	r2, r3, #1
 800028c:	83fa      	strh	r2, [r7, #30]
 800028e:	461a      	mov	r2, r3
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	4413      	add	r3, r2
 8000294:	7afa      	ldrb	r2, [r7, #11]
 8000296:	709a      	strb	r2, [r3, #2]
				veri_pkt->veri_boyutu_u8 = uzunluk;
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	7afa      	ldrb	r2, [r7, #11]
 800029c:	705a      	strb	r2, [r3, #1]

				durum_u8 =  DATA_AL;
 800029e:	4b27      	ldr	r3, [pc, #156]	@ (800033c <veri_paketle+0x120>)
 80002a0:	2203      	movs	r2, #3
 80002a2:	701a      	strb	r2, [r3, #0]
				break;
 80002a4:	e03e      	b.n	8000324 <veri_paketle+0x108>
			}
			case DATA_AL:
			{
				for( int k=0; k < uzunluk; k++)
 80002a6:	2300      	movs	r3, #0
 80002a8:	617b      	str	r3, [r7, #20]
 80002aa:	e00d      	b.n	80002c8 <veri_paketle+0xac>
				{
					veri_pkt->data[indeks_u16++] = data[k];
 80002ac:	697b      	ldr	r3, [r7, #20]
 80002ae:	68fa      	ldr	r2, [r7, #12]
 80002b0:	441a      	add	r2, r3
 80002b2:	8bfb      	ldrh	r3, [r7, #30]
 80002b4:	1c59      	adds	r1, r3, #1
 80002b6:	83f9      	strh	r1, [r7, #30]
 80002b8:	4619      	mov	r1, r3
 80002ba:	7812      	ldrb	r2, [r2, #0]
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	440b      	add	r3, r1
 80002c0:	709a      	strb	r2, [r3, #2]
				for( int k=0; k < uzunluk; k++)
 80002c2:	697b      	ldr	r3, [r7, #20]
 80002c4:	3301      	adds	r3, #1
 80002c6:	617b      	str	r3, [r7, #20]
 80002c8:	7afb      	ldrb	r3, [r7, #11]
 80002ca:	697a      	ldr	r2, [r7, #20]
 80002cc:	429a      	cmp	r2, r3
 80002ce:	dbed      	blt.n	80002ac <veri_paketle+0x90>
				}

				durum_u8 =  CRC_MSB;
 80002d0:	4b1a      	ldr	r3, [pc, #104]	@ (800033c <veri_paketle+0x120>)
 80002d2:	2204      	movs	r2, #4
 80002d4:	701a      	strb	r2, [r3, #0]
				break;
 80002d6:	e025      	b.n	8000324 <veri_paketle+0x108>
			}
			case CRC_MSB:
			{
				uint16_t tCrc_u16 = crc16_ccitt(&veri_pkt->data[3], indeks_u16-3);  //ayrı bir fonksiyon yap LORA başllangıç caseini kaldır
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	1d5a      	adds	r2, r3, #5
 80002dc:	8bfb      	ldrh	r3, [r7, #30]
 80002de:	3b03      	subs	r3, #3
 80002e0:	4619      	mov	r1, r3
 80002e2:	4610      	mov	r0, r2
 80002e4:	f000 f82c 	bl	8000340 <crc16_ccitt>
 80002e8:	4603      	mov	r3, r0
 80002ea:	827b      	strh	r3, [r7, #18]

				veri_pkt->data[indeks_u16++]  = ((tCrc_u16 >> 8) & 0xFF);
 80002ec:	8a7b      	ldrh	r3, [r7, #18]
 80002ee:	0a1b      	lsrs	r3, r3, #8
 80002f0:	b29a      	uxth	r2, r3
 80002f2:	8bfb      	ldrh	r3, [r7, #30]
 80002f4:	1c59      	adds	r1, r3, #1
 80002f6:	83f9      	strh	r1, [r7, #30]
 80002f8:	4619      	mov	r1, r3
 80002fa:	b2d2      	uxtb	r2, r2
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	440b      	add	r3, r1
 8000300:	709a      	strb	r2, [r3, #2]
				veri_pkt->data[indeks_u16]    = (tCrc_u16 & 0xFF);
 8000302:	8bfb      	ldrh	r3, [r7, #30]
 8000304:	8a7a      	ldrh	r2, [r7, #18]
 8000306:	b2d1      	uxtb	r1, r2
 8000308:	687a      	ldr	r2, [r7, #4]
 800030a:	4413      	add	r3, r2
 800030c:	460a      	mov	r2, r1
 800030e:	709a      	strb	r2, [r3, #2]
				veri_pkt->crc_u16 = tCrc_u16;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	8a7a      	ldrh	r2, [r7, #18]
 8000314:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

				durum_u8 =  BASLANGIC_BAYT_1;
 8000318:	4b08      	ldr	r3, [pc, #32]	@ (800033c <veri_paketle+0x120>)
 800031a:	2200      	movs	r2, #0
 800031c:	701a      	strb	r2, [r3, #0]
				indeks_u16 = 0;
 800031e:	2300      	movs	r3, #0
 8000320:	83fb      	strh	r3, [r7, #30]
				break;
 8000322:	bf00      	nop
	for( int i = 1; i < DURUM_SAYISI; i++ )
 8000324:	69bb      	ldr	r3, [r7, #24]
 8000326:	3301      	adds	r3, #1
 8000328:	61bb      	str	r3, [r7, #24]
 800032a:	69bb      	ldr	r3, [r7, #24]
 800032c:	2b05      	cmp	r3, #5
 800032e:	dd81      	ble.n	8000234 <veri_paketle+0x18>
			}
		}
	}
}
 8000330:	bf00      	nop
 8000332:	bf00      	nop
 8000334:	3720      	adds	r7, #32
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	20004264 	.word	0x20004264

08000340 <crc16_ccitt>:
	}
}


uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 8000340:	b480      	push	{r7}
 8000342:	b085      	sub	sp, #20
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
 8000348:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;
 800034a:	2300      	movs	r3, #0
 800034c:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 800034e:	e013      	b.n	8000378 <crc16_ccitt+0x38>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 8000350:	89fb      	ldrh	r3, [r7, #14]
 8000352:	021b      	lsls	r3, r3, #8
 8000354:	b21a      	sxth	r2, r3
 8000356:	89fb      	ldrh	r3, [r7, #14]
 8000358:	0a1b      	lsrs	r3, r3, #8
 800035a:	b29b      	uxth	r3, r3
 800035c:	4618      	mov	r0, r3
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	1c59      	adds	r1, r3, #1
 8000362:	6079      	str	r1, [r7, #4]
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	4043      	eors	r3, r0
 8000368:	b2db      	uxtb	r3, r3
 800036a:	4909      	ldr	r1, [pc, #36]	@ (8000390 <crc16_ccitt+0x50>)
 800036c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000370:	b21b      	sxth	r3, r3
 8000372:	4053      	eors	r3, r2
 8000374:	b21b      	sxth	r3, r3
 8000376:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	1e5a      	subs	r2, r3, #1
 800037c:	603a      	str	r2, [r7, #0]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d1e6      	bne.n	8000350 <crc16_ccitt+0x10>
    }
    return crc;
 8000382:	89fb      	ldrh	r3, [r7, #14]
}
 8000384:	4618      	mov	r0, r3
 8000386:	3714      	adds	r7, #20
 8000388:	46bd      	mov	sp, r7
 800038a:	bc80      	pop	{r7}
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	08003594 	.word	0x08003594

08000394 <Lora_paketle>:



void Lora_paketle(veri_paketi_t *pVeri_pkt, Lora_t *pLora_st)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
 800039c:	6039      	str	r1, [r7, #0]
	pLora_st->data[0] = 0x00;
 800039e:	683b      	ldr	r3, [r7, #0]
 80003a0:	2200      	movs	r2, #0
 80003a2:	709a      	strb	r2, [r3, #2]
	pLora_st->data[1] = pLora_st->adres_u8;
 80003a4:	683b      	ldr	r3, [r7, #0]
 80003a6:	781a      	ldrb	r2, [r3, #0]
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	70da      	strb	r2, [r3, #3]
	pLora_st->data[2] = pLora_st->kanal_u8;
 80003ac:	683b      	ldr	r3, [r7, #0]
 80003ae:	785a      	ldrb	r2, [r3, #1]
 80003b0:	683b      	ldr	r3, [r7, #0]
 80003b2:	711a      	strb	r2, [r3, #4]

	for(uint16_t i=0; i < (pVeri_pkt->veri_boyutu_u8+PROTOKOL_FAZLALIK); i++)
 80003b4:	2300      	movs	r3, #0
 80003b6:	81fb      	strh	r3, [r7, #14]
 80003b8:	e00c      	b.n	80003d4 <Lora_paketle+0x40>
	{
		pLora_st->data[3+i] = pVeri_pkt->data[i];
 80003ba:	89fa      	ldrh	r2, [r7, #14]
 80003bc:	89fb      	ldrh	r3, [r7, #14]
 80003be:	3303      	adds	r3, #3
 80003c0:	6879      	ldr	r1, [r7, #4]
 80003c2:	440a      	add	r2, r1
 80003c4:	7891      	ldrb	r1, [r2, #2]
 80003c6:	683a      	ldr	r2, [r7, #0]
 80003c8:	4413      	add	r3, r2
 80003ca:	460a      	mov	r2, r1
 80003cc:	709a      	strb	r2, [r3, #2]
	for(uint16_t i=0; i < (pVeri_pkt->veri_boyutu_u8+PROTOKOL_FAZLALIK); i++)
 80003ce:	89fb      	ldrh	r3, [r7, #14]
 80003d0:	3301      	adds	r3, #1
 80003d2:	81fb      	strh	r3, [r7, #14]
 80003d4:	89fa      	ldrh	r2, [r7, #14]
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	785b      	ldrb	r3, [r3, #1]
 80003da:	3305      	adds	r3, #5
 80003dc:	429a      	cmp	r2, r3
 80003de:	d3ec      	bcc.n	80003ba <Lora_paketle+0x26>
	}

	pLora_st->veri_boyutu_u8 = (pVeri_pkt->veri_boyutu_u8 +
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	785b      	ldrb	r3, [r3, #1]
			                    LORA_E22_FAZLALIK +
 80003e4:	3308      	adds	r3, #8
 80003e6:	b2da      	uxtb	r2, r3
	pLora_st->veri_boyutu_u8 = (pVeri_pkt->veri_boyutu_u8 +
 80003e8:	683b      	ldr	r3, [r7, #0]
 80003ea:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
							    PROTOKOL_FAZLALIK);
}
 80003ee:	bf00      	nop
 80003f0:	3714      	adds	r7, #20
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bc80      	pop	{r7}
 80003f6:	4770      	bx	lr

080003f8 <Lora_veri_gonderme_cevrimi>:



void Lora_veri_gonderme_cevrimi(Dma_t *pDma_st, veri_paketi_t *pVeri_pkt, Lora_t *pLora_st)
{
 80003f8:	b590      	push	{r4, r7, lr}
 80003fa:	b0a1      	sub	sp, #132	@ 0x84
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	60f8      	str	r0, [r7, #12]
 8000400:	60b9      	str	r1, [r7, #8]
 8000402:	607a      	str	r2, [r7, #4]
    uint8_t buffer[PAKETLEME_MAKS_SAYISI + PROTOKOL_FAZLALIK + LORA_E22_FAZLALIK] = {0};
 8000404:	2300      	movs	r3, #0
 8000406:	617b      	str	r3, [r7, #20]
 8000408:	f107 0318 	add.w	r3, r7, #24
 800040c:	2268      	movs	r2, #104	@ 0x68
 800040e:	2100      	movs	r1, #0
 8000410:	4618      	mov	r0, r3
 8000412:	f003 f879 	bl	8003508 <memset>
    static uint16_t indeks_u16 = 0;

    while(pDma_st->okunanVeriSayisi_u16 > 0)
 8000416:	e026      	b.n	8000466 <Lora_veri_gonderme_cevrimi+0x6e>
    {
        buffer[indeks_u16++] = RingBufferdanVeriOku(pDma_st);
 8000418:	4b24      	ldr	r3, [pc, #144]	@ (80004ac <Lora_veri_gonderme_cevrimi+0xb4>)
 800041a:	881b      	ldrh	r3, [r3, #0]
 800041c:	1c5a      	adds	r2, r3, #1
 800041e:	b291      	uxth	r1, r2
 8000420:	4a22      	ldr	r2, [pc, #136]	@ (80004ac <Lora_veri_gonderme_cevrimi+0xb4>)
 8000422:	8011      	strh	r1, [r2, #0]
 8000424:	461c      	mov	r4, r3
 8000426:	68f8      	ldr	r0, [r7, #12]
 8000428:	f000 f86b 	bl	8000502 <RingBufferdanVeriOku>
 800042c:	4603      	mov	r3, r0
 800042e:	461a      	mov	r2, r3
 8000430:	f104 0380 	add.w	r3, r4, #128	@ 0x80
 8000434:	443b      	add	r3, r7
 8000436:	f803 2c6c 	strb.w	r2, [r3, #-108]

        if(indeks_u16 == PAKETLEME_MAKS_SAYISI)
 800043a:	4b1c      	ldr	r3, [pc, #112]	@ (80004ac <Lora_veri_gonderme_cevrimi+0xb4>)
 800043c:	881b      	ldrh	r3, [r3, #0]
 800043e:	2b64      	cmp	r3, #100	@ 0x64
 8000440:	d111      	bne.n	8000466 <Lora_veri_gonderme_cevrimi+0x6e>
        {
            veri_paketle(buffer, PAKETLEME_MAKS_SAYISI, pVeri_pkt);
 8000442:	f107 0314 	add.w	r3, r7, #20
 8000446:	68ba      	ldr	r2, [r7, #8]
 8000448:	2164      	movs	r1, #100	@ 0x64
 800044a:	4618      	mov	r0, r3
 800044c:	f7ff fee6 	bl	800021c <veri_paketle>
            Lora_paketle(pVeri_pkt, pLora_st);
 8000450:	6879      	ldr	r1, [r7, #4]
 8000452:	68b8      	ldr	r0, [r7, #8]
 8000454:	f7ff ff9e 	bl	8000394 <Lora_paketle>

            pLora_st->paket_hazir_u8 = 1;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	2201      	movs	r2, #1
 800045c:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
            indeks_u16 = 0;
 8000460:	4b12      	ldr	r3, [pc, #72]	@ (80004ac <Lora_veri_gonderme_cevrimi+0xb4>)
 8000462:	2200      	movs	r2, #0
 8000464:	801a      	strh	r2, [r3, #0]
    while(pDma_st->okunanVeriSayisi_u16 > 0)
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800046c:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	@ 0x40c
 8000470:	2b00      	cmp	r3, #0
 8000472:	d1d1      	bne.n	8000418 <Lora_veri_gonderme_cevrimi+0x20>
        }
    }

    if(indeks_u16 > 0)
 8000474:	4b0d      	ldr	r3, [pc, #52]	@ (80004ac <Lora_veri_gonderme_cevrimi+0xb4>)
 8000476:	881b      	ldrh	r3, [r3, #0]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d013      	beq.n	80004a4 <Lora_veri_gonderme_cevrimi+0xac>
    {
        veri_paketle(buffer, indeks_u16, pVeri_pkt);
 800047c:	4b0b      	ldr	r3, [pc, #44]	@ (80004ac <Lora_veri_gonderme_cevrimi+0xb4>)
 800047e:	881b      	ldrh	r3, [r3, #0]
 8000480:	b2d9      	uxtb	r1, r3
 8000482:	f107 0314 	add.w	r3, r7, #20
 8000486:	68ba      	ldr	r2, [r7, #8]
 8000488:	4618      	mov	r0, r3
 800048a:	f7ff fec7 	bl	800021c <veri_paketle>
        Lora_paketle(pVeri_pkt, pLora_st);
 800048e:	6879      	ldr	r1, [r7, #4]
 8000490:	68b8      	ldr	r0, [r7, #8]
 8000492:	f7ff ff7f 	bl	8000394 <Lora_paketle>

        pLora_st->paket_hazir_u8 = 1;
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	2201      	movs	r2, #1
 800049a:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
        indeks_u16 = 0;
 800049e:	4b03      	ldr	r3, [pc, #12]	@ (80004ac <Lora_veri_gonderme_cevrimi+0xb4>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	801a      	strh	r2, [r3, #0]
    }
}
 80004a4:	bf00      	nop
 80004a6:	3784      	adds	r7, #132	@ 0x84
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd90      	pop	{r4, r7, pc}
 80004ac:	20004266 	.word	0x20004266

080004b0 <UartDmaInit>:




void UartDmaInit(UART_HandleTypeDef *pUart, DMA_HandleTypeDef *pDmaUartRx, Dma_t *pDma_st)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	60f8      	str	r0, [r7, #12]
 80004b8:	60b9      	str	r1, [r7, #8]
 80004ba:	607a      	str	r2, [r7, #4]
    pDma_st->pUart = pUart;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	68fa      	ldr	r2, [r7, #12]
 80004c0:	601a      	str	r2, [r3, #0]
    pDma_st->pDmaUartRx = pDmaUartRx;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	68ba      	ldr	r2, [r7, #8]
 80004c6:	605a      	str	r2, [r3, #4]

    HAL_UART_Transmit_DMA(pUart, pDma_st->txBuffer_u8a, TX_BUFFER_BOYUT);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	3308      	adds	r3, #8
 80004cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80004d0:	4619      	mov	r1, r3
 80004d2:	68f8      	ldr	r0, [r7, #12]
 80004d4:	f002 f850 	bl	8002578 <HAL_UART_Transmit_DMA>

    HAL_UARTEx_ReceiveToIdle_DMA(pUart, pDma_st->rxBuffer_u8a, RX_BUFFER_BOYUT);
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80004de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80004e2:	4619      	mov	r1, r3
 80004e4:	68f8      	ldr	r0, [r7, #12]
 80004e6:	f002 f8b7 	bl	8002658 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(pDmaUartRx, DMA_IT_HT);
 80004ea:	68bb      	ldr	r3, [r7, #8]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	f022 0204 	bic.w	r2, r2, #4
 80004f8:	601a      	str	r2, [r3, #0]
}
 80004fa:	bf00      	nop
 80004fc:	3710      	adds	r7, #16
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}

08000502 <RingBufferdanVeriOku>:


uint8_t RingBufferdanVeriOku(Dma_t *pDma_st)
{
 8000502:	b480      	push	{r7}
 8000504:	b085      	sub	sp, #20
 8000506:	af00      	add	r7, sp, #0
 8000508:	6078      	str	r0, [r7, #4]
    uint8_t veri = 0;
 800050a:	2300      	movs	r3, #0
 800050c:	73fb      	strb	r3, [r7, #15]

    // Eğer okunan veri sayısı sıfırdan büyükse işlem yap
    if (pDma_st->okunanVeriSayisi_u16 > 0)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000514:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	@ 0x40c
 8000518:	2b00      	cmp	r3, #0
 800051a:	d025      	beq.n	8000568 <RingBufferdanVeriOku+0x66>
    {
        // Ring buffer'dan bir bayt veri oku
        veri = pDma_st->ringBuffer_u8a[pDma_st->eskiPoz_u16];
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000522:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	@ 0x40a
 8000526:	461a      	mov	r2, r3
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	4413      	add	r3, r2
 800052c:	f893 3c08 	ldrb.w	r3, [r3, #3080]	@ 0xc08
 8000530:	73fb      	strb	r3, [r7, #15]

        // Eski pozisyonu güncelle ve wrap-around kontrolü yap
        pDma_st->eskiPoz_u16 = (pDma_st->eskiPoz_u16 + 1) % RING_BUFFER_BOYUT;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000538:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	@ 0x40a
 800053c:	3301      	adds	r3, #1
 800053e:	b29b      	uxth	r3, r3
 8000540:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000544:	b29a      	uxth	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800054c:	f8a3 240a 	strh.w	r2, [r3, #1034]	@ 0x40a

        // Okunan veri sayısını bir azalt
        pDma_st->okunanVeriSayisi_u16--;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000556:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	@ 0x40c
 800055a:	3b01      	subs	r3, #1
 800055c:	b29a      	uxth	r2, r3
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000564:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
    }
    return veri;
 8000568:	7bfb      	ldrb	r3, [r7, #15]
}
 800056a:	4618      	mov	r0, r3
 800056c:	3714      	adds	r7, #20
 800056e:	46bd      	mov	sp, r7
 8000570:	bc80      	pop	{r7}
 8000572:	4770      	bx	lr

08000574 <RingBufferYaz>:


void RingBufferYaz(Dma_t *pDma_st, uint16_t boyut_u16)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	460b      	mov	r3, r1
 800057e:	807b      	strh	r3, [r7, #2]
    uint16_t eskiPozTemp = pDma_st->yeniPoz_u16; // Mevcut pozisyonu geçici bir değişkene kaydet
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000586:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	@ 0x408
 800058a:	81fb      	strh	r3, [r7, #14]

    if((eskiPozTemp + boyut_u16) > RING_BUFFER_BOYUT)
 800058c:	89fa      	ldrh	r2, [r7, #14]
 800058e:	887b      	ldrh	r3, [r7, #2]
 8000590:	4413      	add	r3, r2
 8000592:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000596:	d929      	bls.n	80005ec <RingBufferYaz+0x78>
    {
        uint16_t kalan_u16 = RING_BUFFER_BOYUT - eskiPozTemp;
 8000598:	89fb      	ldrh	r3, [r7, #14]
 800059a:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800059e:	81bb      	strh	r3, [r7, #12]
        memcpy((uint8_t *)pDma_st->ringBuffer_u8a + eskiPozTemp, pDma_st->rxBuffer_u8a, kalan_u16);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	f603 4208 	addw	r2, r3, #3080	@ 0xc08
 80005a6:	89fb      	ldrh	r3, [r7, #14]
 80005a8:	18d0      	adds	r0, r2, r3
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80005b0:	89ba      	ldrh	r2, [r7, #12]
 80005b2:	4619      	mov	r1, r3
 80005b4:	f002 ffd4 	bl	8003560 <memcpy>

        eskiPozTemp = 0;
 80005b8:	2300      	movs	r3, #0
 80005ba:	81fb      	strh	r3, [r7, #14]
        memcpy((uint8_t *)pDma_st->ringBuffer_u8a, (uint8_t *)pDma_st->rxBuffer_u8a + kalan_u16, (boyut_u16 - kalan_u16));
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f603 4008 	addw	r0, r3, #3080	@ 0xc08
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	f503 6281 	add.w	r2, r3, #1032	@ 0x408
 80005c8:	89bb      	ldrh	r3, [r7, #12]
 80005ca:	18d1      	adds	r1, r2, r3
 80005cc:	887a      	ldrh	r2, [r7, #2]
 80005ce:	89bb      	ldrh	r3, [r7, #12]
 80005d0:	1ad3      	subs	r3, r2, r3
 80005d2:	461a      	mov	r2, r3
 80005d4:	f002 ffc4 	bl	8003560 <memcpy>
        pDma_st->yeniPoz_u16 = (boyut_u16 - kalan_u16);
 80005d8:	887a      	ldrh	r2, [r7, #2]
 80005da:	89bb      	ldrh	r3, [r7, #12]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	b29a      	uxth	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80005e6:	f8a3 2408 	strh.w	r2, [r3, #1032]	@ 0x408
 80005ea:	e017      	b.n	800061c <RingBufferYaz+0xa8>
    }
    else
    {
        memcpy((uint8_t *)pDma_st->ringBuffer_u8a + eskiPozTemp, pDma_st->rxBuffer_u8a, boyut_u16);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	f603 4208 	addw	r2, r3, #3080	@ 0xc08
 80005f2:	89fb      	ldrh	r3, [r7, #14]
 80005f4:	18d0      	adds	r0, r2, r3
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80005fc:	887a      	ldrh	r2, [r7, #2]
 80005fe:	4619      	mov	r1, r3
 8000600:	f002 ffae 	bl	8003560 <memcpy>
        pDma_st->yeniPoz_u16 = (eskiPozTemp + boyut_u16) % RING_BUFFER_BOYUT;
 8000604:	89fa      	ldrh	r2, [r7, #14]
 8000606:	887b      	ldrh	r3, [r7, #2]
 8000608:	4413      	add	r3, r2
 800060a:	b29b      	uxth	r3, r3
 800060c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000610:	b29a      	uxth	r2, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000618:	f8a3 2408 	strh.w	r2, [r3, #1032]	@ 0x408
    }

    pDma_st->okunanVeriSayisi_u16 += boyut_u16;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000622:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8000626:	887b      	ldrh	r3, [r7, #2]
 8000628:	4413      	add	r3, r2
 800062a:	b29a      	uxth	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000632:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}

0800063e <DmaRxKesme>:


void DmaRxKesme(Dma_t *pDma_st, uint16_t boyut_u16)
{
 800063e:	b580      	push	{r7, lr}
 8000640:	b082      	sub	sp, #8
 8000642:	af00      	add	r7, sp, #0
 8000644:	6078      	str	r0, [r7, #4]
 8000646:	460b      	mov	r3, r1
 8000648:	807b      	strh	r3, [r7, #2]
    // Ring buffer'a veri yaz
    RingBufferYaz(pDma_st, boyut_u16);
 800064a:	887b      	ldrh	r3, [r7, #2]
 800064c:	4619      	mov	r1, r3
 800064e:	6878      	ldr	r0, [r7, #4]
 8000650:	f7ff ff90 	bl	8000574 <RingBufferYaz>


    // UART DMA alımını yeniden başlat
    if (HAL_UARTEx_ReceiveToIdle_DMA(pDma_st->pUart, pDma_st->rxBuffer_u8a, RX_BUFFER_BOYUT) != HAL_OK)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	6818      	ldr	r0, [r3, #0]
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800065e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000662:	4619      	mov	r1, r3
 8000664:	f001 fff8 	bl	8002658 <HAL_UARTEx_ReceiveToIdle_DMA>
    {

    }

    // Half Transfer Interrupt'ı devre dışı bırak
    __HAL_DMA_DISABLE_IT(pDma_st->pDmaUartRx, DMA_IT_HT);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	685b      	ldr	r3, [r3, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	685b      	ldr	r3, [r3, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	f022 0204 	bic.w	r2, r2, #4
 800067a:	601a      	str	r2, [r3, #0]
}
 800067c:	bf00      	nop
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a0f      	ldr	r2, [pc, #60]	@ (80006d4 <HAL_UARTEx_RxEventCallback+0x50>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d104      	bne.n	80006a4 <HAL_UARTEx_RxEventCallback+0x20>
	{
		DmaRxKesme(&Glo_st.usartDma1_st, Size);
 800069a:	887b      	ldrh	r3, [r7, #2]
 800069c:	4619      	mov	r1, r3
 800069e:	480e      	ldr	r0, [pc, #56]	@ (80006d8 <HAL_UARTEx_RxEventCallback+0x54>)
 80006a0:	f7ff ffcd 	bl	800063e <DmaRxKesme>
	}
	if (huart->Instance == USART2)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a0c      	ldr	r2, [pc, #48]	@ (80006dc <HAL_UARTEx_RxEventCallback+0x58>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d104      	bne.n	80006b8 <HAL_UARTEx_RxEventCallback+0x34>
	{
		DmaRxKesme(&Glo_st.usartDma2_st, Size);
 80006ae:	887b      	ldrh	r3, [r7, #2]
 80006b0:	4619      	mov	r1, r3
 80006b2:	480b      	ldr	r0, [pc, #44]	@ (80006e0 <HAL_UARTEx_RxEventCallback+0x5c>)
 80006b4:	f7ff ffc3 	bl	800063e <DmaRxKesme>
	}
	if (huart->Instance == USART3)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a09      	ldr	r2, [pc, #36]	@ (80006e4 <HAL_UARTEx_RxEventCallback+0x60>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d104      	bne.n	80006cc <HAL_UARTEx_RxEventCallback+0x48>
	{
		DmaRxKesme(&Glo_st.usartDma3_st, Size);
 80006c2:	887b      	ldrh	r3, [r7, #2]
 80006c4:	4619      	mov	r1, r3
 80006c6:	4808      	ldr	r0, [pc, #32]	@ (80006e8 <HAL_UARTEx_RxEventCallback+0x64>)
 80006c8:	f7ff ffb9 	bl	800063e <DmaRxKesme>
	}
}
 80006cc:	bf00      	nop
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40013800 	.word	0x40013800
 80006d8:	20000034 	.word	0x20000034
 80006dc:	40004400 	.word	0x40004400
 80006e0:	20001444 	.word	0x20001444
 80006e4:	40004800 	.word	0x40004800
 80006e8:	20002854 	.word	0x20002854

080006ec <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a11      	ldr	r2, [pc, #68]	@ (8000740 <HAL_UART_TxCpltCallback+0x54>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d105      	bne.n	800070a <HAL_UART_TxCpltCallback+0x1e>
	{
		Glo_st.usartDma1_st.txCallBackFlag_u8 = 1;
 80006fe:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <HAL_UART_TxCpltCallback+0x58>)
 8000700:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000704:	2201      	movs	r2, #1
 8000706:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
	}
	if (huart->Instance == USART2)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a0e      	ldr	r2, [pc, #56]	@ (8000748 <HAL_UART_TxCpltCallback+0x5c>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d105      	bne.n	8000720 <HAL_UART_TxCpltCallback+0x34>
	{
		Glo_st.usartDma2_st.txCallBackFlag_u8 = 1;
 8000714:	4b0b      	ldr	r3, [pc, #44]	@ (8000744 <HAL_UART_TxCpltCallback+0x58>)
 8000716:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800071a:	2201      	movs	r2, #1
 800071c:	f883 282a 	strb.w	r2, [r3, #2090]	@ 0x82a
	}
	if (huart->Instance == USART3)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a09      	ldr	r2, [pc, #36]	@ (800074c <HAL_UART_TxCpltCallback+0x60>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d105      	bne.n	8000736 <HAL_UART_TxCpltCallback+0x4a>
	{
		Glo_st.usartDma3_st.txCallBackFlag_u8 = 1;
 800072a:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <HAL_UART_TxCpltCallback+0x58>)
 800072c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000730:	2201      	movs	r2, #1
 8000732:	f883 2c3a 	strb.w	r2, [r3, #3130]	@ 0xc3a
	}

}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	40013800 	.word	0x40013800
 8000744:	20000028 	.word	0x20000028
 8000748:	40004400 	.word	0x40004400
 800074c:	40004800 	.word	0x40004800

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000754:	f000 fce8 	bl	8001128 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000758:	f000 f80e 	bl	8000778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075c:	f000 f916 	bl	800098c <MX_GPIO_Init>
  MX_DMA_Init();
 8000760:	f000 f8ce 	bl	8000900 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000764:	f000 f84e 	bl	8000804 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000768:	f000 f876 	bl	8000858 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800076c:	f000 f89e 	bl	80008ac <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  loraGnssMain();
 8000770:	f7ff fcec 	bl	800014c <loraGnssMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000774:	bf00      	nop
 8000776:	e7fd      	b.n	8000774 <main+0x24>

08000778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b090      	sub	sp, #64	@ 0x40
 800077c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	f107 0318 	add.w	r3, r7, #24
 8000782:	2228      	movs	r2, #40	@ 0x28
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f002 febe 	bl	8003508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078c:	1d3b      	adds	r3, r7, #4
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800079a:	2301      	movs	r3, #1
 800079c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800079e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80007a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80007a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007aa:	2301      	movs	r3, #1
 80007ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ae:	2302      	movs	r3, #2
 80007b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
 80007b8:	f44f 1350 	mov.w	r3, #3407872	@ 0x340000
 80007bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007be:	f107 0318 	add.w	r3, r7, #24
 80007c2:	4618      	mov	r0, r3
 80007c4:	f001 fa78 	bl	8001cb8 <HAL_RCC_OscConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80007ce:	f000 f959 	bl	8000a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d2:	230f      	movs	r3, #15
 80007d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d6:	2302      	movs	r3, #2
 80007d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2102      	movs	r1, #2
 80007ec:	4618      	mov	r0, r3
 80007ee:	f001 fce5 	bl	80021bc <HAL_RCC_ClockConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x84>
  {
    Error_Handler();
 80007f8:	f000 f944 	bl	8000a84 <Error_Handler>
  }
}
 80007fc:	bf00      	nop
 80007fe:	3740      	adds	r7, #64	@ 0x40
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000808:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 800080a:	4a12      	ldr	r2, [pc, #72]	@ (8000854 <MX_USART1_UART_Init+0x50>)
 800080c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800080e:	4b10      	ldr	r3, [pc, #64]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 8000810:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000814:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000816:	4b0e      	ldr	r3, [pc, #56]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800081c:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000822:	4b0b      	ldr	r3, [pc, #44]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000828:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 800082a:	220c      	movs	r2, #12
 800082c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082e:	4b08      	ldr	r3, [pc, #32]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 8000836:	2200      	movs	r2, #0
 8000838:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800083a:	4805      	ldr	r0, [pc, #20]	@ (8000850 <MX_USART1_UART_Init+0x4c>)
 800083c:	f001 fe4c 	bl	80024d8 <HAL_UART_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000846:	f000 f91d 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20004268 	.word	0x20004268
 8000854:	40013800 	.word	0x40013800

08000858 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800085c:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 800085e:	4a12      	ldr	r2, [pc, #72]	@ (80008a8 <MX_USART2_UART_Init+0x50>)
 8000860:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000862:	4b10      	ldr	r3, [pc, #64]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 8000864:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000868:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 8000872:	2200      	movs	r2, #0
 8000874:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000876:	4b0b      	ldr	r3, [pc, #44]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 8000878:	2200      	movs	r2, #0
 800087a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800087c:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 800087e:	220c      	movs	r2, #12
 8000880:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000882:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 8000884:	2200      	movs	r2, #0
 8000886:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 800088a:	2200      	movs	r2, #0
 800088c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800088e:	4805      	ldr	r0, [pc, #20]	@ (80008a4 <MX_USART2_UART_Init+0x4c>)
 8000890:	f001 fe22 	bl	80024d8 <HAL_UART_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800089a:	f000 f8f3 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	200042b0 	.word	0x200042b0
 80008a8:	40004400 	.word	0x40004400

080008ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008b0:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008b2:	4a12      	ldr	r2, [pc, #72]	@ (80008fc <MX_USART3_UART_Init+0x50>)
 80008b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008b6:	4b10      	ldr	r3, [pc, #64]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008d0:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008d2:	220c      	movs	r2, #12
 80008d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_USART3_UART_Init+0x4c>)
 80008e4:	f001 fdf8 	bl	80024d8 <HAL_UART_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80008ee:	f000 f8c9 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	200042f8 	.word	0x200042f8
 80008fc:	40004800 	.word	0x40004800

08000900 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000906:	4b20      	ldr	r3, [pc, #128]	@ (8000988 <MX_DMA_Init+0x88>)
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	4a1f      	ldr	r2, [pc, #124]	@ (8000988 <MX_DMA_Init+0x88>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6153      	str	r3, [r2, #20]
 8000912:	4b1d      	ldr	r3, [pc, #116]	@ (8000988 <MX_DMA_Init+0x88>)
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	f003 0301 	and.w	r3, r3, #1
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800091e:	2200      	movs	r2, #0
 8000920:	2100      	movs	r1, #0
 8000922:	200c      	movs	r0, #12
 8000924:	f000 fd39 	bl	800139a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000928:	200c      	movs	r0, #12
 800092a:	f000 fd52 	bl	80013d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800092e:	2200      	movs	r2, #0
 8000930:	2100      	movs	r1, #0
 8000932:	200d      	movs	r0, #13
 8000934:	f000 fd31 	bl	800139a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000938:	200d      	movs	r0, #13
 800093a:	f000 fd4a 	bl	80013d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800093e:	2200      	movs	r2, #0
 8000940:	2100      	movs	r1, #0
 8000942:	200e      	movs	r0, #14
 8000944:	f000 fd29 	bl	800139a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000948:	200e      	movs	r0, #14
 800094a:	f000 fd42 	bl	80013d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800094e:	2200      	movs	r2, #0
 8000950:	2100      	movs	r1, #0
 8000952:	200f      	movs	r0, #15
 8000954:	f000 fd21 	bl	800139a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000958:	200f      	movs	r0, #15
 800095a:	f000 fd3a 	bl	80013d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800095e:	2200      	movs	r2, #0
 8000960:	2100      	movs	r1, #0
 8000962:	2010      	movs	r0, #16
 8000964:	f000 fd19 	bl	800139a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000968:	2010      	movs	r0, #16
 800096a:	f000 fd32 	bl	80013d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800096e:	2200      	movs	r2, #0
 8000970:	2100      	movs	r1, #0
 8000972:	2011      	movs	r0, #17
 8000974:	f000 fd11 	bl	800139a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000978:	2011      	movs	r0, #17
 800097a:	f000 fd2a 	bl	80013d2 <HAL_NVIC_EnableIRQ>

}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40021000 	.word	0x40021000

0800098c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000992:	f107 0310 	add.w	r3, r7, #16
 8000996:	2200      	movs	r2, #0
 8000998:	601a      	str	r2, [r3, #0]
 800099a:	605a      	str	r2, [r3, #4]
 800099c:	609a      	str	r2, [r3, #8]
 800099e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a0:	4b35      	ldr	r3, [pc, #212]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	4a34      	ldr	r2, [pc, #208]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009a6:	f043 0310 	orr.w	r3, r3, #16
 80009aa:	6193      	str	r3, [r2, #24]
 80009ac:	4b32      	ldr	r3, [pc, #200]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	f003 0310 	and.w	r3, r3, #16
 80009b4:	60fb      	str	r3, [r7, #12]
 80009b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	4a2e      	ldr	r2, [pc, #184]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009be:	f043 0320 	orr.w	r3, r3, #32
 80009c2:	6193      	str	r3, [r2, #24]
 80009c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	f003 0320 	and.w	r3, r3, #32
 80009cc:	60bb      	str	r3, [r7, #8]
 80009ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d0:	4b29      	ldr	r3, [pc, #164]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	4a28      	ldr	r2, [pc, #160]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009d6:	f043 0304 	orr.w	r3, r3, #4
 80009da:	6193      	str	r3, [r2, #24]
 80009dc:	4b26      	ldr	r3, [pc, #152]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	f003 0304 	and.w	r3, r3, #4
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e8:	4b23      	ldr	r3, [pc, #140]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	4a22      	ldr	r2, [pc, #136]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009ee:	f043 0308 	orr.w	r3, r3, #8
 80009f2:	6193      	str	r3, [r2, #24]
 80009f4:	4b20      	ldr	r3, [pc, #128]	@ (8000a78 <MX_GPIO_Init+0xec>)
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	f003 0308 	and.w	r3, r3, #8
 80009fc:	603b      	str	r3, [r7, #0]
 80009fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a06:	481d      	ldr	r0, [pc, #116]	@ (8000a7c <MX_GPIO_Init+0xf0>)
 8000a08:	f001 f924 	bl	8001c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_Pin_Pin|M0_Pin_Pin, GPIO_PIN_RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000a12:	481b      	ldr	r0, [pc, #108]	@ (8000a80 <MX_GPIO_Init+0xf4>)
 8000a14:	f001 f91e 	bl	8001c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000a18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a26:	2302      	movs	r3, #2
 8000a28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000a2a:	f107 0310 	add.w	r3, r7, #16
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4812      	ldr	r0, [pc, #72]	@ (8000a7c <MX_GPIO_Init+0xf0>)
 8000a32:	f000 ff8b 	bl	800194c <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin_Pin M0_Pin_Pin */
  GPIO_InitStruct.Pin = M1_Pin_Pin|M0_Pin_Pin;
 8000a36:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a40:	2302      	movs	r3, #2
 8000a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a44:	2302      	movs	r3, #2
 8000a46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <MX_GPIO_Init+0xf4>)
 8000a50:	f000 ff7c 	bl	800194c <HAL_GPIO_Init>

  /*Configure GPIO pin : Aux_pin_Pin */
  GPIO_InitStruct.Pin = Aux_pin_Pin;
 8000a54:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Aux_pin_GPIO_Port, &GPIO_InitStruct);
 8000a62:	f107 0310 	add.w	r3, r7, #16
 8000a66:	4619      	mov	r1, r3
 8000a68:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <MX_GPIO_Init+0xf4>)
 8000a6a:	f000 ff6f 	bl	800194c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a6e:	bf00      	nop
 8000a70:	3720      	adds	r7, #32
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	40011000 	.word	0x40011000
 8000a80:	40010c00 	.word	0x40010c00

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <Error_Handler+0x8>

08000a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <HAL_MspInit+0x5c>)
 8000a98:	699b      	ldr	r3, [r3, #24]
 8000a9a:	4a14      	ldr	r2, [pc, #80]	@ (8000aec <HAL_MspInit+0x5c>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6193      	str	r3, [r2, #24]
 8000aa2:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <HAL_MspInit+0x5c>)
 8000aa4:	699b      	ldr	r3, [r3, #24]
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aae:	4b0f      	ldr	r3, [pc, #60]	@ (8000aec <HAL_MspInit+0x5c>)
 8000ab0:	69db      	ldr	r3, [r3, #28]
 8000ab2:	4a0e      	ldr	r2, [pc, #56]	@ (8000aec <HAL_MspInit+0x5c>)
 8000ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab8:	61d3      	str	r3, [r2, #28]
 8000aba:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <HAL_MspInit+0x5c>)
 8000abc:	69db      	ldr	r3, [r3, #28]
 8000abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8000af0 <HAL_MspInit+0x60>)
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	4a04      	ldr	r2, [pc, #16]	@ (8000af0 <HAL_MspInit+0x60>)
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr
 8000aec:	40021000 	.word	0x40021000
 8000af0:	40010000 	.word	0x40010000

08000af4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08c      	sub	sp, #48	@ 0x30
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afc:	f107 0320 	add.w	r3, r7, #32
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]
 8000b08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a8c      	ldr	r2, [pc, #560]	@ (8000d40 <HAL_UART_MspInit+0x24c>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	f040 8088 	bne.w	8000c26 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b16:	4b8b      	ldr	r3, [pc, #556]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000b18:	699b      	ldr	r3, [r3, #24]
 8000b1a:	4a8a      	ldr	r2, [pc, #552]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000b1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b20:	6193      	str	r3, [r2, #24]
 8000b22:	4b88      	ldr	r3, [pc, #544]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000b24:	699b      	ldr	r3, [r3, #24]
 8000b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b2a:	61fb      	str	r3, [r7, #28]
 8000b2c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2e:	4b85      	ldr	r3, [pc, #532]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000b30:	699b      	ldr	r3, [r3, #24]
 8000b32:	4a84      	ldr	r2, [pc, #528]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000b34:	f043 0304 	orr.w	r3, r3, #4
 8000b38:	6193      	str	r3, [r2, #24]
 8000b3a:	4b82      	ldr	r3, [pc, #520]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	61bb      	str	r3, [r7, #24]
 8000b44:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b50:	2303      	movs	r3, #3
 8000b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	f107 0320 	add.w	r3, r7, #32
 8000b58:	4619      	mov	r1, r3
 8000b5a:	487b      	ldr	r0, [pc, #492]	@ (8000d48 <HAL_UART_MspInit+0x254>)
 8000b5c:	f000 fef6 	bl	800194c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b66:	2300      	movs	r3, #0
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6e:	f107 0320 	add.w	r3, r7, #32
 8000b72:	4619      	mov	r1, r3
 8000b74:	4874      	ldr	r0, [pc, #464]	@ (8000d48 <HAL_UART_MspInit+0x254>)
 8000b76:	f000 fee9 	bl	800194c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000b7a:	4b74      	ldr	r3, [pc, #464]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000b7c:	4a74      	ldr	r2, [pc, #464]	@ (8000d50 <HAL_UART_MspInit+0x25c>)
 8000b7e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b80:	4b72      	ldr	r3, [pc, #456]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b86:	4b71      	ldr	r3, [pc, #452]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b8c:	4b6f      	ldr	r3, [pc, #444]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000b8e:	2280      	movs	r2, #128	@ 0x80
 8000b90:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b92:	4b6e      	ldr	r3, [pc, #440]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b98:	4b6c      	ldr	r3, [pc, #432]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000b9e:	4b6b      	ldr	r3, [pc, #428]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000ba4:	4b69      	ldr	r3, [pc, #420]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000ba6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000baa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000bac:	4867      	ldr	r0, [pc, #412]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000bae:	f000 fc2b 	bl	8001408 <HAL_DMA_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000bb8:	f7ff ff64 	bl	8000a84 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	4a63      	ldr	r2, [pc, #396]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000bc0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bc2:	4a62      	ldr	r2, [pc, #392]	@ (8000d4c <HAL_UART_MspInit+0x258>)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000bc8:	4b62      	ldr	r3, [pc, #392]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000bca:	4a63      	ldr	r2, [pc, #396]	@ (8000d58 <HAL_UART_MspInit+0x264>)
 8000bcc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bce:	4b61      	ldr	r3, [pc, #388]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000bd0:	2210      	movs	r2, #16
 8000bd2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bd4:	4b5f      	ldr	r3, [pc, #380]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000bda:	4b5e      	ldr	r3, [pc, #376]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000bdc:	2280      	movs	r2, #128	@ 0x80
 8000bde:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000be0:	4b5c      	ldr	r3, [pc, #368]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000be6:	4b5b      	ldr	r3, [pc, #364]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000bec:	4b59      	ldr	r3, [pc, #356]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bf2:	4b58      	ldr	r3, [pc, #352]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000bf8:	4856      	ldr	r0, [pc, #344]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000bfa:	f000 fc05 	bl	8001408 <HAL_DMA_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <HAL_UART_MspInit+0x114>
    {
      Error_Handler();
 8000c04:	f7ff ff3e 	bl	8000a84 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a52      	ldr	r2, [pc, #328]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000c0c:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c0e:	4a51      	ldr	r2, [pc, #324]	@ (8000d54 <HAL_UART_MspInit+0x260>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c14:	2200      	movs	r2, #0
 8000c16:	2100      	movs	r1, #0
 8000c18:	2025      	movs	r0, #37	@ 0x25
 8000c1a:	f000 fbbe 	bl	800139a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c1e:	2025      	movs	r0, #37	@ 0x25
 8000c20:	f000 fbd7 	bl	80013d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c24:	e131      	b.n	8000e8a <HAL_UART_MspInit+0x396>
  else if(huart->Instance==USART2)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a4c      	ldr	r2, [pc, #304]	@ (8000d5c <HAL_UART_MspInit+0x268>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	f040 809f 	bne.w	8000d70 <HAL_UART_MspInit+0x27c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c32:	4b44      	ldr	r3, [pc, #272]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000c34:	69db      	ldr	r3, [r3, #28]
 8000c36:	4a43      	ldr	r2, [pc, #268]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000c38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c3c:	61d3      	str	r3, [r2, #28]
 8000c3e:	4b41      	ldr	r3, [pc, #260]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000c40:	69db      	ldr	r3, [r3, #28]
 8000c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	4b3e      	ldr	r3, [pc, #248]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000c4c:	699b      	ldr	r3, [r3, #24]
 8000c4e:	4a3d      	ldr	r2, [pc, #244]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000c50:	f043 0304 	orr.w	r3, r3, #4
 8000c54:	6193      	str	r3, [r2, #24]
 8000c56:	4b3b      	ldr	r3, [pc, #236]	@ (8000d44 <HAL_UART_MspInit+0x250>)
 8000c58:	699b      	ldr	r3, [r3, #24]
 8000c5a:	f003 0304 	and.w	r3, r3, #4
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c62:	2304      	movs	r3, #4
 8000c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6e:	f107 0320 	add.w	r3, r7, #32
 8000c72:	4619      	mov	r1, r3
 8000c74:	4834      	ldr	r0, [pc, #208]	@ (8000d48 <HAL_UART_MspInit+0x254>)
 8000c76:	f000 fe69 	bl	800194c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c7a:	2308      	movs	r3, #8
 8000c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c86:	f107 0320 	add.w	r3, r7, #32
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	482e      	ldr	r0, [pc, #184]	@ (8000d48 <HAL_UART_MspInit+0x254>)
 8000c8e:	f000 fe5d 	bl	800194c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000c92:	4b33      	ldr	r3, [pc, #204]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000c94:	4a33      	ldr	r2, [pc, #204]	@ (8000d64 <HAL_UART_MspInit+0x270>)
 8000c96:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c98:	4b31      	ldr	r3, [pc, #196]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c9e:	4b30      	ldr	r3, [pc, #192]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000ca6:	2280      	movs	r2, #128	@ 0x80
 8000ca8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000caa:	4b2d      	ldr	r3, [pc, #180]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000cbc:	4b28      	ldr	r3, [pc, #160]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000cbe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000cc2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000cc4:	4826      	ldr	r0, [pc, #152]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000cc6:	f000 fb9f 	bl	8001408 <HAL_DMA_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8000cd0:	f7ff fed8 	bl	8000a84 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a22      	ldr	r2, [pc, #136]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000cd8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000cda:	4a21      	ldr	r2, [pc, #132]	@ (8000d60 <HAL_UART_MspInit+0x26c>)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000ce0:	4b21      	ldr	r3, [pc, #132]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000ce2:	4a22      	ldr	r2, [pc, #136]	@ (8000d6c <HAL_UART_MspInit+0x278>)
 8000ce4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ce6:	4b20      	ldr	r3, [pc, #128]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000ce8:	2210      	movs	r2, #16
 8000cea:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cec:	4b1e      	ldr	r3, [pc, #120]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000cf4:	2280      	movs	r2, #128	@ 0x80
 8000cf6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000d04:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d0a:	4b17      	ldr	r3, [pc, #92]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000d10:	4815      	ldr	r0, [pc, #84]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000d12:	f000 fb79 	bl	8001408 <HAL_DMA_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <HAL_UART_MspInit+0x22c>
      Error_Handler();
 8000d1c:	f7ff feb2 	bl	8000a84 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a11      	ldr	r2, [pc, #68]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000d24:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d26:	4a10      	ldr	r2, [pc, #64]	@ (8000d68 <HAL_UART_MspInit+0x274>)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2100      	movs	r1, #0
 8000d30:	2026      	movs	r0, #38	@ 0x26
 8000d32:	f000 fb32 	bl	800139a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d36:	2026      	movs	r0, #38	@ 0x26
 8000d38:	f000 fb4b 	bl	80013d2 <HAL_NVIC_EnableIRQ>
}
 8000d3c:	e0a5      	b.n	8000e8a <HAL_UART_MspInit+0x396>
 8000d3e:	bf00      	nop
 8000d40:	40013800 	.word	0x40013800
 8000d44:	40021000 	.word	0x40021000
 8000d48:	40010800 	.word	0x40010800
 8000d4c:	20004340 	.word	0x20004340
 8000d50:	40020058 	.word	0x40020058
 8000d54:	20004384 	.word	0x20004384
 8000d58:	40020044 	.word	0x40020044
 8000d5c:	40004400 	.word	0x40004400
 8000d60:	200043c8 	.word	0x200043c8
 8000d64:	4002006c 	.word	0x4002006c
 8000d68:	2000440c 	.word	0x2000440c
 8000d6c:	40020080 	.word	0x40020080
  else if(huart->Instance==USART3)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a47      	ldr	r2, [pc, #284]	@ (8000e94 <HAL_UART_MspInit+0x3a0>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	f040 8087 	bne.w	8000e8a <HAL_UART_MspInit+0x396>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d7c:	4b46      	ldr	r3, [pc, #280]	@ (8000e98 <HAL_UART_MspInit+0x3a4>)
 8000d7e:	69db      	ldr	r3, [r3, #28]
 8000d80:	4a45      	ldr	r2, [pc, #276]	@ (8000e98 <HAL_UART_MspInit+0x3a4>)
 8000d82:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d86:	61d3      	str	r3, [r2, #28]
 8000d88:	4b43      	ldr	r3, [pc, #268]	@ (8000e98 <HAL_UART_MspInit+0x3a4>)
 8000d8a:	69db      	ldr	r3, [r3, #28]
 8000d8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d94:	4b40      	ldr	r3, [pc, #256]	@ (8000e98 <HAL_UART_MspInit+0x3a4>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	4a3f      	ldr	r2, [pc, #252]	@ (8000e98 <HAL_UART_MspInit+0x3a4>)
 8000d9a:	f043 0308 	orr.w	r3, r3, #8
 8000d9e:	6193      	str	r3, [r2, #24]
 8000da0:	4b3d      	ldr	r3, [pc, #244]	@ (8000e98 <HAL_UART_MspInit+0x3a4>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	f003 0308 	and.w	r3, r3, #8
 8000da8:	60bb      	str	r3, [r7, #8]
 8000daa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000db6:	2303      	movs	r3, #3
 8000db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dba:	f107 0320 	add.w	r3, r7, #32
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4836      	ldr	r0, [pc, #216]	@ (8000e9c <HAL_UART_MspInit+0x3a8>)
 8000dc2:	f000 fdc3 	bl	800194c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000dc6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd4:	f107 0320 	add.w	r3, r7, #32
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4830      	ldr	r0, [pc, #192]	@ (8000e9c <HAL_UART_MspInit+0x3a8>)
 8000ddc:	f000 fdb6 	bl	800194c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000de0:	4b2f      	ldr	r3, [pc, #188]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000de2:	4a30      	ldr	r2, [pc, #192]	@ (8000ea4 <HAL_UART_MspInit+0x3b0>)
 8000de4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000de6:	4b2e      	ldr	r3, [pc, #184]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dec:	4b2c      	ldr	r3, [pc, #176]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000df2:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000df4:	2280      	movs	r2, #128	@ 0x80
 8000df6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000df8:	4b29      	ldr	r3, [pc, #164]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dfe:	4b28      	ldr	r3, [pc, #160]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000e04:	4b26      	ldr	r3, [pc, #152]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000e0a:	4b25      	ldr	r3, [pc, #148]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000e0c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e10:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000e12:	4823      	ldr	r0, [pc, #140]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000e14:	f000 faf8 	bl	8001408 <HAL_DMA_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <HAL_UART_MspInit+0x32e>
      Error_Handler();
 8000e1e:	f7ff fe31 	bl	8000a84 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000e26:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e28:	4a1d      	ldr	r2, [pc, #116]	@ (8000ea0 <HAL_UART_MspInit+0x3ac>)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8000e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e30:	4a1e      	ldr	r2, [pc, #120]	@ (8000eac <HAL_UART_MspInit+0x3b8>)
 8000e32:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e36:	2210      	movs	r2, #16
 8000e38:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e40:	4b19      	ldr	r3, [pc, #100]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e42:	2280      	movs	r2, #128	@ 0x80
 8000e44:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e46:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8000e52:	4b15      	ldr	r3, [pc, #84]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e58:	4b13      	ldr	r3, [pc, #76]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8000e5e:	4812      	ldr	r0, [pc, #72]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e60:	f000 fad2 	bl	8001408 <HAL_DMA_Init>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <HAL_UART_MspInit+0x37a>
      Error_Handler();
 8000e6a:	f7ff fe0b 	bl	8000a84 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e72:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e74:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea8 <HAL_UART_MspInit+0x3b4>)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	2027      	movs	r0, #39	@ 0x27
 8000e80:	f000 fa8b 	bl	800139a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000e84:	2027      	movs	r0, #39	@ 0x27
 8000e86:	f000 faa4 	bl	80013d2 <HAL_NVIC_EnableIRQ>
}
 8000e8a:	bf00      	nop
 8000e8c:	3730      	adds	r7, #48	@ 0x30
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40004800 	.word	0x40004800
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	40010c00 	.word	0x40010c00
 8000ea0:	20004450 	.word	0x20004450
 8000ea4:	40020030 	.word	0x40020030
 8000ea8:	20004494 	.word	0x20004494
 8000eac:	4002001c 	.word	0x4002001c

08000eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <NMI_Handler+0x4>

08000eb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <HardFault_Handler+0x4>

08000ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <MemManage_Handler+0x4>

08000ec8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <BusFault_Handler+0x4>

08000ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <UsageFault_Handler+0x4>

08000ed8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr

08000ee4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bc80      	pop	{r7}
 8000eee:	4770      	bx	lr

08000ef0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr

08000efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f00:	f000 f958 	bl	80011b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	Glo_st.sayac_u32++;
 8000f04:	4b41      	ldr	r3, [pc, #260]	@ (800100c <SysTick_Handler+0x110>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	4a40      	ldr	r2, [pc, #256]	@ (800100c <SysTick_Handler+0x110>)
 8000f0c:	6013      	str	r3, [r2, #0]

	if( (Glo_st.sayac_u32 % 1000U) == 0 )
 8000f0e:	4b3f      	ldr	r3, [pc, #252]	@ (800100c <SysTick_Handler+0x110>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	4b3f      	ldr	r3, [pc, #252]	@ (8001010 <SysTick_Handler+0x114>)
 8000f14:	fba3 1302 	umull	r1, r3, r3, r2
 8000f18:	099b      	lsrs	r3, r3, #6
 8000f1a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f1e:	fb01 f303 	mul.w	r3, r1, r3
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d102      	bne.n	8000f2e <SysTick_Handler+0x32>
	{
		Glo_st._1HzFlag_u8 = 1;
 8000f28:	4b38      	ldr	r3, [pc, #224]	@ (800100c <SysTick_Handler+0x110>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	711a      	strb	r2, [r3, #4]
	}
	if( (Glo_st.sayac_u32 % 500U) == 0 )
 8000f2e:	4b37      	ldr	r3, [pc, #220]	@ (800100c <SysTick_Handler+0x110>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	4b37      	ldr	r3, [pc, #220]	@ (8001010 <SysTick_Handler+0x114>)
 8000f34:	fba3 1302 	umull	r1, r3, r3, r2
 8000f38:	095b      	lsrs	r3, r3, #5
 8000f3a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000f3e:	fb01 f303 	mul.w	r3, r1, r3
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d102      	bne.n	8000f4e <SysTick_Handler+0x52>
	{
		Glo_st._2HzFlag_u8 = 1;
 8000f48:	4b30      	ldr	r3, [pc, #192]	@ (800100c <SysTick_Handler+0x110>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	715a      	strb	r2, [r3, #5]
	}
	if( (Glo_st.sayac_u32 % 200U) == 0 )
 8000f4e:	4b2f      	ldr	r3, [pc, #188]	@ (800100c <SysTick_Handler+0x110>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	4b30      	ldr	r3, [pc, #192]	@ (8001014 <SysTick_Handler+0x118>)
 8000f54:	fba3 1302 	umull	r1, r3, r3, r2
 8000f58:	099b      	lsrs	r3, r3, #6
 8000f5a:	21c8      	movs	r1, #200	@ 0xc8
 8000f5c:	fb01 f303 	mul.w	r3, r1, r3
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <SysTick_Handler+0x70>
	{
		Glo_st._5HzFlag_u8 = 1;
 8000f66:	4b29      	ldr	r3, [pc, #164]	@ (800100c <SysTick_Handler+0x110>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	719a      	strb	r2, [r3, #6]
	}
	if( (Glo_st.sayac_u32 % 100U) == 0 )
 8000f6c:	4b27      	ldr	r3, [pc, #156]	@ (800100c <SysTick_Handler+0x110>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <SysTick_Handler+0x118>)
 8000f72:	fba3 1302 	umull	r1, r3, r3, r2
 8000f76:	095b      	lsrs	r3, r3, #5
 8000f78:	2164      	movs	r1, #100	@ 0x64
 8000f7a:	fb01 f303 	mul.w	r3, r1, r3
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d102      	bne.n	8000f8a <SysTick_Handler+0x8e>
	{
		Glo_st._10HzFlag_u8 = 1;
 8000f84:	4b21      	ldr	r3, [pc, #132]	@ (800100c <SysTick_Handler+0x110>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	71da      	strb	r2, [r3, #7]
	}
	if( (Glo_st.sayac_u32 % 50U) == 0 )
 8000f8a:	4b20      	ldr	r3, [pc, #128]	@ (800100c <SysTick_Handler+0x110>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	4b21      	ldr	r3, [pc, #132]	@ (8001014 <SysTick_Handler+0x118>)
 8000f90:	fba3 1302 	umull	r1, r3, r3, r2
 8000f94:	091b      	lsrs	r3, r3, #4
 8000f96:	2132      	movs	r1, #50	@ 0x32
 8000f98:	fb01 f303 	mul.w	r3, r1, r3
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d102      	bne.n	8000fa8 <SysTick_Handler+0xac>
	{
		Glo_st._20HzFlag_u8 = 1;
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800100c <SysTick_Handler+0x110>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	721a      	strb	r2, [r3, #8]
	}
	if( (Glo_st.sayac_u32 % 20U) == 0 )
 8000fa8:	4b18      	ldr	r3, [pc, #96]	@ (800100c <SysTick_Handler+0x110>)
 8000faa:	6819      	ldr	r1, [r3, #0]
 8000fac:	4b1a      	ldr	r3, [pc, #104]	@ (8001018 <SysTick_Handler+0x11c>)
 8000fae:	fba3 2301 	umull	r2, r3, r3, r1
 8000fb2:	091a      	lsrs	r2, r3, #4
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	4413      	add	r3, r2
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	1aca      	subs	r2, r1, r3
 8000fbe:	2a00      	cmp	r2, #0
 8000fc0:	d102      	bne.n	8000fc8 <SysTick_Handler+0xcc>
	{
		Glo_st._50HzFlag_u8 = 1;
 8000fc2:	4b12      	ldr	r3, [pc, #72]	@ (800100c <SysTick_Handler+0x110>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	725a      	strb	r2, [r3, #9]
	}
	if( (Glo_st.sayac_u32 % 10U) == 0 )
 8000fc8:	4b10      	ldr	r3, [pc, #64]	@ (800100c <SysTick_Handler+0x110>)
 8000fca:	6819      	ldr	r1, [r3, #0]
 8000fcc:	4b12      	ldr	r3, [pc, #72]	@ (8001018 <SysTick_Handler+0x11c>)
 8000fce:	fba3 2301 	umull	r2, r3, r3, r1
 8000fd2:	08da      	lsrs	r2, r3, #3
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4413      	add	r3, r2
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	1aca      	subs	r2, r1, r3
 8000fde:	2a00      	cmp	r2, #0
 8000fe0:	d102      	bne.n	8000fe8 <SysTick_Handler+0xec>
	{
		Glo_st._100HzFlag_u8 = 1;
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <SysTick_Handler+0x110>)
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	729a      	strb	r2, [r3, #10]
	}
	if( (Glo_st.sayac_u32 % 5U) == 0 )
 8000fe8:	4b08      	ldr	r3, [pc, #32]	@ (800100c <SysTick_Handler+0x110>)
 8000fea:	6819      	ldr	r1, [r3, #0]
 8000fec:	4b0a      	ldr	r3, [pc, #40]	@ (8001018 <SysTick_Handler+0x11c>)
 8000fee:	fba3 2301 	umull	r2, r3, r3, r1
 8000ff2:	089a      	lsrs	r2, r3, #2
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	4413      	add	r3, r2
 8000ffa:	1aca      	subs	r2, r1, r3
 8000ffc:	2a00      	cmp	r2, #0
 8000ffe:	d102      	bne.n	8001006 <SysTick_Handler+0x10a>
	{
		Glo_st._200HzFlag_u8 = 1;
 8001000:	4b02      	ldr	r3, [pc, #8]	@ (800100c <SysTick_Handler+0x110>)
 8001002:	2201      	movs	r2, #1
 8001004:	72da      	strb	r2, [r3, #11]
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000028 	.word	0x20000028
 8001010:	10624dd3 	.word	0x10624dd3
 8001014:	51eb851f 	.word	0x51eb851f
 8001018:	cccccccd 	.word	0xcccccccd

0800101c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001020:	4802      	ldr	r0, [pc, #8]	@ (800102c <DMA1_Channel2_IRQHandler+0x10>)
 8001022:	f000 fb5f 	bl	80016e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20004494 	.word	0x20004494

08001030 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001034:	4802      	ldr	r0, [pc, #8]	@ (8001040 <DMA1_Channel3_IRQHandler+0x10>)
 8001036:	f000 fb55 	bl	80016e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20004450 	.word	0x20004450

08001044 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001048:	4802      	ldr	r0, [pc, #8]	@ (8001054 <DMA1_Channel4_IRQHandler+0x10>)
 800104a:	f000 fb4b 	bl	80016e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20004384 	.word	0x20004384

08001058 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800105c:	4802      	ldr	r0, [pc, #8]	@ (8001068 <DMA1_Channel5_IRQHandler+0x10>)
 800105e:	f000 fb41 	bl	80016e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20004340 	.word	0x20004340

0800106c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001070:	4802      	ldr	r0, [pc, #8]	@ (800107c <DMA1_Channel6_IRQHandler+0x10>)
 8001072:	f000 fb37 	bl	80016e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200043c8 	.word	0x200043c8

08001080 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001084:	4802      	ldr	r0, [pc, #8]	@ (8001090 <DMA1_Channel7_IRQHandler+0x10>)
 8001086:	f000 fb2d 	bl	80016e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	2000440c 	.word	0x2000440c

08001094 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001098:	4802      	ldr	r0, [pc, #8]	@ (80010a4 <USART1_IRQHandler+0x10>)
 800109a:	f001 fb3b 	bl	8002714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20004268 	.word	0x20004268

080010a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010ac:	4802      	ldr	r0, [pc, #8]	@ (80010b8 <USART2_IRQHandler+0x10>)
 80010ae:	f001 fb31 	bl	8002714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200042b0 	.word	0x200042b0

080010bc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010c0:	4802      	ldr	r0, [pc, #8]	@ (80010cc <USART3_IRQHandler+0x10>)
 80010c2:	f001 fb27 	bl	8002714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	200042f8 	.word	0x200042f8

080010d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010dc:	f7ff fff8 	bl	80010d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e0:	480b      	ldr	r0, [pc, #44]	@ (8001110 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010e2:	490c      	ldr	r1, [pc, #48]	@ (8001114 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80010e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001118 <LoopFillZerobss+0x16>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e8:	e002      	b.n	80010f0 <LoopCopyDataInit>

080010ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ee:	3304      	adds	r3, #4

080010f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f4:	d3f9      	bcc.n	80010ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010f6:	4a09      	ldr	r2, [pc, #36]	@ (800111c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010f8:	4c09      	ldr	r4, [pc, #36]	@ (8001120 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010fc:	e001      	b.n	8001102 <LoopFillZerobss>

080010fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001100:	3204      	adds	r2, #4

08001102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001104:	d3fb      	bcc.n	80010fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001106:	f002 fa07 	bl	8003518 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800110a:	f7ff fb21 	bl	8000750 <main>
  bx lr
 800110e:	4770      	bx	lr
  ldr r0, =_sdata
 8001110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001114:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001118:	080037c8 	.word	0x080037c8
  ldr r2, =_sbss
 800111c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001120:	200044dc 	.word	0x200044dc

08001124 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001124:	e7fe      	b.n	8001124 <ADC1_2_IRQHandler>
	...

08001128 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <HAL_Init+0x28>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a07      	ldr	r2, [pc, #28]	@ (8001150 <HAL_Init+0x28>)
 8001132:	f043 0310 	orr.w	r3, r3, #16
 8001136:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001138:	2003      	movs	r0, #3
 800113a:	f000 f923 	bl	8001384 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800113e:	200f      	movs	r0, #15
 8001140:	f000 f808 	bl	8001154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001144:	f7ff fca4 	bl	8000a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40022000 	.word	0x40022000

08001154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800115c:	4b12      	ldr	r3, [pc, #72]	@ (80011a8 <HAL_InitTick+0x54>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <HAL_InitTick+0x58>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	4619      	mov	r1, r3
 8001166:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800116a:	fbb3 f3f1 	udiv	r3, r3, r1
 800116e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001172:	4618      	mov	r0, r3
 8001174:	f000 f93b 	bl	80013ee <HAL_SYSTICK_Config>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e00e      	b.n	80011a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b0f      	cmp	r3, #15
 8001186:	d80a      	bhi.n	800119e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001188:	2200      	movs	r2, #0
 800118a:	6879      	ldr	r1, [r7, #4]
 800118c:	f04f 30ff 	mov.w	r0, #4294967295
 8001190:	f000 f903 	bl	800139a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001194:	4a06      	ldr	r2, [pc, #24]	@ (80011b0 <HAL_InitTick+0x5c>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800119a:	2300      	movs	r3, #0
 800119c:	e000      	b.n	80011a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20000000 	.word	0x20000000
 80011ac:	20000008 	.word	0x20000008
 80011b0:	20000004 	.word	0x20000004

080011b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <HAL_IncTick+0x1c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	4b05      	ldr	r3, [pc, #20]	@ (80011d4 <HAL_IncTick+0x20>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4413      	add	r3, r2
 80011c4:	4a03      	ldr	r2, [pc, #12]	@ (80011d4 <HAL_IncTick+0x20>)
 80011c6:	6013      	str	r3, [r2, #0]
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr
 80011d0:	20000008 	.word	0x20000008
 80011d4:	200044d8 	.word	0x200044d8

080011d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  return uwTick;
 80011dc:	4b02      	ldr	r3, [pc, #8]	@ (80011e8 <HAL_GetTick+0x10>)
 80011de:	681b      	ldr	r3, [r3, #0]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr
 80011e8:	200044d8 	.word	0x200044d8

080011ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <__NVIC_SetPriorityGrouping+0x44>)
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001202:	68ba      	ldr	r2, [r7, #8]
 8001204:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001208:	4013      	ands	r3, r2
 800120a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001214:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001218:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800121c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800121e:	4a04      	ldr	r2, [pc, #16]	@ (8001230 <__NVIC_SetPriorityGrouping+0x44>)
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	60d3      	str	r3, [r2, #12]
}
 8001224:	bf00      	nop
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <__NVIC_GetPriorityGrouping+0x18>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	0a1b      	lsrs	r3, r3, #8
 800123e:	f003 0307 	and.w	r3, r3, #7
}
 8001242:	4618      	mov	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	e000ed00 	.word	0xe000ed00

08001250 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800125a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125e:	2b00      	cmp	r3, #0
 8001260:	db0b      	blt.n	800127a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	f003 021f 	and.w	r2, r3, #31
 8001268:	4906      	ldr	r1, [pc, #24]	@ (8001284 <__NVIC_EnableIRQ+0x34>)
 800126a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126e:	095b      	lsrs	r3, r3, #5
 8001270:	2001      	movs	r0, #1
 8001272:	fa00 f202 	lsl.w	r2, r0, r2
 8001276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr
 8001284:	e000e100 	.word	0xe000e100

08001288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	db0a      	blt.n	80012b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	490c      	ldr	r1, [pc, #48]	@ (80012d4 <__NVIC_SetPriority+0x4c>)
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	0112      	lsls	r2, r2, #4
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	440b      	add	r3, r1
 80012ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b0:	e00a      	b.n	80012c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4908      	ldr	r1, [pc, #32]	@ (80012d8 <__NVIC_SetPriority+0x50>)
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	f003 030f 	and.w	r3, r3, #15
 80012be:	3b04      	subs	r3, #4
 80012c0:	0112      	lsls	r2, r2, #4
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	440b      	add	r3, r1
 80012c6:	761a      	strb	r2, [r3, #24]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	e000e100 	.word	0xe000e100
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b089      	sub	sp, #36	@ 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f1c3 0307 	rsb	r3, r3, #7
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	bf28      	it	cs
 80012fa:	2304      	movcs	r3, #4
 80012fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3304      	adds	r3, #4
 8001302:	2b06      	cmp	r3, #6
 8001304:	d902      	bls.n	800130c <NVIC_EncodePriority+0x30>
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3b03      	subs	r3, #3
 800130a:	e000      	b.n	800130e <NVIC_EncodePriority+0x32>
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001310:	f04f 32ff 	mov.w	r2, #4294967295
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43da      	mvns	r2, r3
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	401a      	ands	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001324:	f04f 31ff 	mov.w	r1, #4294967295
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fa01 f303 	lsl.w	r3, r1, r3
 800132e:	43d9      	mvns	r1, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001334:	4313      	orrs	r3, r2
         );
}
 8001336:	4618      	mov	r0, r3
 8001338:	3724      	adds	r7, #36	@ 0x24
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr

08001340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3b01      	subs	r3, #1
 800134c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001350:	d301      	bcc.n	8001356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001352:	2301      	movs	r3, #1
 8001354:	e00f      	b.n	8001376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001356:	4a0a      	ldr	r2, [pc, #40]	@ (8001380 <SysTick_Config+0x40>)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800135e:	210f      	movs	r1, #15
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f7ff ff90 	bl	8001288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001368:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <SysTick_Config+0x40>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800136e:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <SysTick_Config+0x40>)
 8001370:	2207      	movs	r2, #7
 8001372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	e000e010 	.word	0xe000e010

08001384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff ff2d 	bl	80011ec <__NVIC_SetPriorityGrouping>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4603      	mov	r3, r0
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013ac:	f7ff ff42 	bl	8001234 <__NVIC_GetPriorityGrouping>
 80013b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	68b9      	ldr	r1, [r7, #8]
 80013b6:	6978      	ldr	r0, [r7, #20]
 80013b8:	f7ff ff90 	bl	80012dc <NVIC_EncodePriority>
 80013bc:	4602      	mov	r2, r0
 80013be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013c2:	4611      	mov	r1, r2
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff5f 	bl	8001288 <__NVIC_SetPriority>
}
 80013ca:	bf00      	nop
 80013cc:	3718      	adds	r7, #24
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff35 	bl	8001250 <__NVIC_EnableIRQ>
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff ffa2 	bl	8001340 <SysTick_Config>
 80013fc:	4603      	mov	r3, r0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e043      	b.n	80014a6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	461a      	mov	r2, r3
 8001424:	4b22      	ldr	r3, [pc, #136]	@ (80014b0 <HAL_DMA_Init+0xa8>)
 8001426:	4413      	add	r3, r2
 8001428:	4a22      	ldr	r2, [pc, #136]	@ (80014b4 <HAL_DMA_Init+0xac>)
 800142a:	fba2 2303 	umull	r2, r3, r2, r3
 800142e:	091b      	lsrs	r3, r3, #4
 8001430:	009a      	lsls	r2, r3, #2
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a1f      	ldr	r2, [pc, #124]	@ (80014b8 <HAL_DMA_Init+0xb0>)
 800143a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2202      	movs	r2, #2
 8001440:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001452:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001456:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001460:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800146c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001478:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	69db      	ldr	r3, [r3, #28]
 800147e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	4313      	orrs	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3714      	adds	r7, #20
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr
 80014b0:	bffdfff8 	.word	0xbffdfff8
 80014b4:	cccccccd 	.word	0xcccccccd
 80014b8:	40020000 	.word	0x40020000

080014bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014ca:	2300      	movs	r3, #0
 80014cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d101      	bne.n	80014dc <HAL_DMA_Start_IT+0x20>
 80014d8:	2302      	movs	r3, #2
 80014da:	e04b      	b.n	8001574 <HAL_DMA_Start_IT+0xb8>
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2201      	movs	r2, #1
 80014e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d13a      	bne.n	8001566 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2202      	movs	r2, #2
 80014f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2200      	movs	r2, #0
 80014fc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f022 0201 	bic.w	r2, r2, #1
 800150c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	68b9      	ldr	r1, [r7, #8]
 8001514:	68f8      	ldr	r0, [r7, #12]
 8001516:	f000 f9eb 	bl	80018f0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800151e:	2b00      	cmp	r3, #0
 8001520:	d008      	beq.n	8001534 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f042 020e 	orr.w	r2, r2, #14
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	e00f      	b.n	8001554 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f022 0204 	bic.w	r2, r2, #4
 8001542:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f042 020a 	orr.w	r2, r2, #10
 8001552:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f042 0201 	orr.w	r2, r2, #1
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	e005      	b.n	8001572 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800156e:	2302      	movs	r3, #2
 8001570:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001572:	7dfb      	ldrb	r3, [r7, #23]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800158e:	b2db      	uxtb	r3, r3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d008      	beq.n	80015a6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2204      	movs	r2, #4
 8001598:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e020      	b.n	80015e8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f022 020e 	bic.w	r2, r2, #14
 80015b4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f022 0201 	bic.w	r2, r2, #1
 80015c4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015ce:	2101      	movs	r1, #1
 80015d0:	fa01 f202 	lsl.w	r2, r1, r2
 80015d4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2201      	movs	r2, #1
 80015da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80015e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3714      	adds	r7, #20
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bc80      	pop	{r7}
 80015f0:	4770      	bx	lr
	...

080015f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001606:	b2db      	uxtb	r3, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d005      	beq.n	8001618 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2204      	movs	r2, #4
 8001610:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	73fb      	strb	r3, [r7, #15]
 8001616:	e051      	b.n	80016bc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f022 020e 	bic.w	r2, r2, #14
 8001626:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f022 0201 	bic.w	r2, r2, #1
 8001636:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a22      	ldr	r2, [pc, #136]	@ (80016c8 <HAL_DMA_Abort_IT+0xd4>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d029      	beq.n	8001696 <HAL_DMA_Abort_IT+0xa2>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a21      	ldr	r2, [pc, #132]	@ (80016cc <HAL_DMA_Abort_IT+0xd8>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d022      	beq.n	8001692 <HAL_DMA_Abort_IT+0x9e>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a1f      	ldr	r2, [pc, #124]	@ (80016d0 <HAL_DMA_Abort_IT+0xdc>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d01a      	beq.n	800168c <HAL_DMA_Abort_IT+0x98>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a1e      	ldr	r2, [pc, #120]	@ (80016d4 <HAL_DMA_Abort_IT+0xe0>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d012      	beq.n	8001686 <HAL_DMA_Abort_IT+0x92>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a1c      	ldr	r2, [pc, #112]	@ (80016d8 <HAL_DMA_Abort_IT+0xe4>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d00a      	beq.n	8001680 <HAL_DMA_Abort_IT+0x8c>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a1b      	ldr	r2, [pc, #108]	@ (80016dc <HAL_DMA_Abort_IT+0xe8>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d102      	bne.n	800167a <HAL_DMA_Abort_IT+0x86>
 8001674:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001678:	e00e      	b.n	8001698 <HAL_DMA_Abort_IT+0xa4>
 800167a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800167e:	e00b      	b.n	8001698 <HAL_DMA_Abort_IT+0xa4>
 8001680:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001684:	e008      	b.n	8001698 <HAL_DMA_Abort_IT+0xa4>
 8001686:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800168a:	e005      	b.n	8001698 <HAL_DMA_Abort_IT+0xa4>
 800168c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001690:	e002      	b.n	8001698 <HAL_DMA_Abort_IT+0xa4>
 8001692:	2310      	movs	r3, #16
 8001694:	e000      	b.n	8001698 <HAL_DMA_Abort_IT+0xa4>
 8001696:	2301      	movs	r3, #1
 8001698:	4a11      	ldr	r2, [pc, #68]	@ (80016e0 <HAL_DMA_Abort_IT+0xec>)
 800169a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	4798      	blx	r3
    } 
  }
  return status;
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40020008 	.word	0x40020008
 80016cc:	4002001c 	.word	0x4002001c
 80016d0:	40020030 	.word	0x40020030
 80016d4:	40020044 	.word	0x40020044
 80016d8:	40020058 	.word	0x40020058
 80016dc:	4002006c 	.word	0x4002006c
 80016e0:	40020000 	.word	0x40020000

080016e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001700:	2204      	movs	r2, #4
 8001702:	409a      	lsls	r2, r3
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	4013      	ands	r3, r2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d04f      	beq.n	80017ac <HAL_DMA_IRQHandler+0xc8>
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	f003 0304 	and.w	r3, r3, #4
 8001712:	2b00      	cmp	r3, #0
 8001714:	d04a      	beq.n	80017ac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0320 	and.w	r3, r3, #32
 8001720:	2b00      	cmp	r3, #0
 8001722:	d107      	bne.n	8001734 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0204 	bic.w	r2, r2, #4
 8001732:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a66      	ldr	r2, [pc, #408]	@ (80018d4 <HAL_DMA_IRQHandler+0x1f0>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d029      	beq.n	8001792 <HAL_DMA_IRQHandler+0xae>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a65      	ldr	r2, [pc, #404]	@ (80018d8 <HAL_DMA_IRQHandler+0x1f4>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d022      	beq.n	800178e <HAL_DMA_IRQHandler+0xaa>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a63      	ldr	r2, [pc, #396]	@ (80018dc <HAL_DMA_IRQHandler+0x1f8>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d01a      	beq.n	8001788 <HAL_DMA_IRQHandler+0xa4>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a62      	ldr	r2, [pc, #392]	@ (80018e0 <HAL_DMA_IRQHandler+0x1fc>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d012      	beq.n	8001782 <HAL_DMA_IRQHandler+0x9e>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a60      	ldr	r2, [pc, #384]	@ (80018e4 <HAL_DMA_IRQHandler+0x200>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d00a      	beq.n	800177c <HAL_DMA_IRQHandler+0x98>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a5f      	ldr	r2, [pc, #380]	@ (80018e8 <HAL_DMA_IRQHandler+0x204>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d102      	bne.n	8001776 <HAL_DMA_IRQHandler+0x92>
 8001770:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001774:	e00e      	b.n	8001794 <HAL_DMA_IRQHandler+0xb0>
 8001776:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800177a:	e00b      	b.n	8001794 <HAL_DMA_IRQHandler+0xb0>
 800177c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001780:	e008      	b.n	8001794 <HAL_DMA_IRQHandler+0xb0>
 8001782:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001786:	e005      	b.n	8001794 <HAL_DMA_IRQHandler+0xb0>
 8001788:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800178c:	e002      	b.n	8001794 <HAL_DMA_IRQHandler+0xb0>
 800178e:	2340      	movs	r3, #64	@ 0x40
 8001790:	e000      	b.n	8001794 <HAL_DMA_IRQHandler+0xb0>
 8001792:	2304      	movs	r3, #4
 8001794:	4a55      	ldr	r2, [pc, #340]	@ (80018ec <HAL_DMA_IRQHandler+0x208>)
 8001796:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800179c:	2b00      	cmp	r3, #0
 800179e:	f000 8094 	beq.w	80018ca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80017aa:	e08e      	b.n	80018ca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b0:	2202      	movs	r2, #2
 80017b2:	409a      	lsls	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	4013      	ands	r3, r2
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d056      	beq.n	800186a <HAL_DMA_IRQHandler+0x186>
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d051      	beq.n	800186a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0320 	and.w	r3, r3, #32
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d10b      	bne.n	80017ec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 020a 	bic.w	r2, r2, #10
 80017e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a38      	ldr	r2, [pc, #224]	@ (80018d4 <HAL_DMA_IRQHandler+0x1f0>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d029      	beq.n	800184a <HAL_DMA_IRQHandler+0x166>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a37      	ldr	r2, [pc, #220]	@ (80018d8 <HAL_DMA_IRQHandler+0x1f4>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d022      	beq.n	8001846 <HAL_DMA_IRQHandler+0x162>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a35      	ldr	r2, [pc, #212]	@ (80018dc <HAL_DMA_IRQHandler+0x1f8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d01a      	beq.n	8001840 <HAL_DMA_IRQHandler+0x15c>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a34      	ldr	r2, [pc, #208]	@ (80018e0 <HAL_DMA_IRQHandler+0x1fc>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d012      	beq.n	800183a <HAL_DMA_IRQHandler+0x156>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a32      	ldr	r2, [pc, #200]	@ (80018e4 <HAL_DMA_IRQHandler+0x200>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d00a      	beq.n	8001834 <HAL_DMA_IRQHandler+0x150>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a31      	ldr	r2, [pc, #196]	@ (80018e8 <HAL_DMA_IRQHandler+0x204>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d102      	bne.n	800182e <HAL_DMA_IRQHandler+0x14a>
 8001828:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800182c:	e00e      	b.n	800184c <HAL_DMA_IRQHandler+0x168>
 800182e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001832:	e00b      	b.n	800184c <HAL_DMA_IRQHandler+0x168>
 8001834:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001838:	e008      	b.n	800184c <HAL_DMA_IRQHandler+0x168>
 800183a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800183e:	e005      	b.n	800184c <HAL_DMA_IRQHandler+0x168>
 8001840:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001844:	e002      	b.n	800184c <HAL_DMA_IRQHandler+0x168>
 8001846:	2320      	movs	r3, #32
 8001848:	e000      	b.n	800184c <HAL_DMA_IRQHandler+0x168>
 800184a:	2302      	movs	r3, #2
 800184c:	4a27      	ldr	r2, [pc, #156]	@ (80018ec <HAL_DMA_IRQHandler+0x208>)
 800184e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800185c:	2b00      	cmp	r3, #0
 800185e:	d034      	beq.n	80018ca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001868:	e02f      	b.n	80018ca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	2208      	movs	r2, #8
 8001870:	409a      	lsls	r2, r3
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	4013      	ands	r3, r2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d028      	beq.n	80018cc <HAL_DMA_IRQHandler+0x1e8>
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	f003 0308 	and.w	r3, r3, #8
 8001880:	2b00      	cmp	r3, #0
 8001882:	d023      	beq.n	80018cc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f022 020e 	bic.w	r2, r2, #14
 8001892:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800189c:	2101      	movs	r1, #1
 800189e:	fa01 f202 	lsl.w	r2, r1, r2
 80018a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d004      	beq.n	80018cc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	4798      	blx	r3
    }
  }
  return;
 80018ca:	bf00      	nop
 80018cc:	bf00      	nop
}
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40020008 	.word	0x40020008
 80018d8:	4002001c 	.word	0x4002001c
 80018dc:	40020030 	.word	0x40020030
 80018e0:	40020044 	.word	0x40020044
 80018e4:	40020058 	.word	0x40020058
 80018e8:	4002006c 	.word	0x4002006c
 80018ec:	40020000 	.word	0x40020000

080018f0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	607a      	str	r2, [r7, #4]
 80018fc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001906:	2101      	movs	r1, #1
 8001908:	fa01 f202 	lsl.w	r2, r1, r2
 800190c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	683a      	ldr	r2, [r7, #0]
 8001914:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b10      	cmp	r3, #16
 800191c:	d108      	bne.n	8001930 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800192e:	e007      	b.n	8001940 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	68ba      	ldr	r2, [r7, #8]
 8001936:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	60da      	str	r2, [r3, #12]
}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
	...

0800194c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800194c:	b480      	push	{r7}
 800194e:	b08b      	sub	sp, #44	@ 0x2c
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001956:	2300      	movs	r3, #0
 8001958:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800195a:	2300      	movs	r3, #0
 800195c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800195e:	e169      	b.n	8001c34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001960:	2201      	movs	r2, #1
 8001962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	69fa      	ldr	r2, [r7, #28]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	429a      	cmp	r2, r3
 800197a:	f040 8158 	bne.w	8001c2e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	4a9a      	ldr	r2, [pc, #616]	@ (8001bec <HAL_GPIO_Init+0x2a0>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d05e      	beq.n	8001a46 <HAL_GPIO_Init+0xfa>
 8001988:	4a98      	ldr	r2, [pc, #608]	@ (8001bec <HAL_GPIO_Init+0x2a0>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d875      	bhi.n	8001a7a <HAL_GPIO_Init+0x12e>
 800198e:	4a98      	ldr	r2, [pc, #608]	@ (8001bf0 <HAL_GPIO_Init+0x2a4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d058      	beq.n	8001a46 <HAL_GPIO_Init+0xfa>
 8001994:	4a96      	ldr	r2, [pc, #600]	@ (8001bf0 <HAL_GPIO_Init+0x2a4>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d86f      	bhi.n	8001a7a <HAL_GPIO_Init+0x12e>
 800199a:	4a96      	ldr	r2, [pc, #600]	@ (8001bf4 <HAL_GPIO_Init+0x2a8>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d052      	beq.n	8001a46 <HAL_GPIO_Init+0xfa>
 80019a0:	4a94      	ldr	r2, [pc, #592]	@ (8001bf4 <HAL_GPIO_Init+0x2a8>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d869      	bhi.n	8001a7a <HAL_GPIO_Init+0x12e>
 80019a6:	4a94      	ldr	r2, [pc, #592]	@ (8001bf8 <HAL_GPIO_Init+0x2ac>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d04c      	beq.n	8001a46 <HAL_GPIO_Init+0xfa>
 80019ac:	4a92      	ldr	r2, [pc, #584]	@ (8001bf8 <HAL_GPIO_Init+0x2ac>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d863      	bhi.n	8001a7a <HAL_GPIO_Init+0x12e>
 80019b2:	4a92      	ldr	r2, [pc, #584]	@ (8001bfc <HAL_GPIO_Init+0x2b0>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d046      	beq.n	8001a46 <HAL_GPIO_Init+0xfa>
 80019b8:	4a90      	ldr	r2, [pc, #576]	@ (8001bfc <HAL_GPIO_Init+0x2b0>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d85d      	bhi.n	8001a7a <HAL_GPIO_Init+0x12e>
 80019be:	2b12      	cmp	r3, #18
 80019c0:	d82a      	bhi.n	8001a18 <HAL_GPIO_Init+0xcc>
 80019c2:	2b12      	cmp	r3, #18
 80019c4:	d859      	bhi.n	8001a7a <HAL_GPIO_Init+0x12e>
 80019c6:	a201      	add	r2, pc, #4	@ (adr r2, 80019cc <HAL_GPIO_Init+0x80>)
 80019c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019cc:	08001a47 	.word	0x08001a47
 80019d0:	08001a21 	.word	0x08001a21
 80019d4:	08001a33 	.word	0x08001a33
 80019d8:	08001a75 	.word	0x08001a75
 80019dc:	08001a7b 	.word	0x08001a7b
 80019e0:	08001a7b 	.word	0x08001a7b
 80019e4:	08001a7b 	.word	0x08001a7b
 80019e8:	08001a7b 	.word	0x08001a7b
 80019ec:	08001a7b 	.word	0x08001a7b
 80019f0:	08001a7b 	.word	0x08001a7b
 80019f4:	08001a7b 	.word	0x08001a7b
 80019f8:	08001a7b 	.word	0x08001a7b
 80019fc:	08001a7b 	.word	0x08001a7b
 8001a00:	08001a7b 	.word	0x08001a7b
 8001a04:	08001a7b 	.word	0x08001a7b
 8001a08:	08001a7b 	.word	0x08001a7b
 8001a0c:	08001a7b 	.word	0x08001a7b
 8001a10:	08001a29 	.word	0x08001a29
 8001a14:	08001a3d 	.word	0x08001a3d
 8001a18:	4a79      	ldr	r2, [pc, #484]	@ (8001c00 <HAL_GPIO_Init+0x2b4>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d013      	beq.n	8001a46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a1e:	e02c      	b.n	8001a7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	623b      	str	r3, [r7, #32]
          break;
 8001a26:	e029      	b.n	8001a7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	3304      	adds	r3, #4
 8001a2e:	623b      	str	r3, [r7, #32]
          break;
 8001a30:	e024      	b.n	8001a7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	3308      	adds	r3, #8
 8001a38:	623b      	str	r3, [r7, #32]
          break;
 8001a3a:	e01f      	b.n	8001a7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	330c      	adds	r3, #12
 8001a42:	623b      	str	r3, [r7, #32]
          break;
 8001a44:	e01a      	b.n	8001a7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d102      	bne.n	8001a54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a4e:	2304      	movs	r3, #4
 8001a50:	623b      	str	r3, [r7, #32]
          break;
 8001a52:	e013      	b.n	8001a7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d105      	bne.n	8001a68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69fa      	ldr	r2, [r7, #28]
 8001a64:	611a      	str	r2, [r3, #16]
          break;
 8001a66:	e009      	b.n	8001a7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a68:	2308      	movs	r3, #8
 8001a6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	69fa      	ldr	r2, [r7, #28]
 8001a70:	615a      	str	r2, [r3, #20]
          break;
 8001a72:	e003      	b.n	8001a7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a74:	2300      	movs	r3, #0
 8001a76:	623b      	str	r3, [r7, #32]
          break;
 8001a78:	e000      	b.n	8001a7c <HAL_GPIO_Init+0x130>
          break;
 8001a7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	2bff      	cmp	r3, #255	@ 0xff
 8001a80:	d801      	bhi.n	8001a86 <HAL_GPIO_Init+0x13a>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	e001      	b.n	8001a8a <HAL_GPIO_Init+0x13e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	3304      	adds	r3, #4
 8001a8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	2bff      	cmp	r3, #255	@ 0xff
 8001a90:	d802      	bhi.n	8001a98 <HAL_GPIO_Init+0x14c>
 8001a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	e002      	b.n	8001a9e <HAL_GPIO_Init+0x152>
 8001a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9a:	3b08      	subs	r3, #8
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	210f      	movs	r1, #15
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aac:	43db      	mvns	r3, r3
 8001aae:	401a      	ands	r2, r3
 8001ab0:	6a39      	ldr	r1, [r7, #32]
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 80b1 	beq.w	8001c2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001acc:	4b4d      	ldr	r3, [pc, #308]	@ (8001c04 <HAL_GPIO_Init+0x2b8>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	4a4c      	ldr	r2, [pc, #304]	@ (8001c04 <HAL_GPIO_Init+0x2b8>)
 8001ad2:	f043 0301 	orr.w	r3, r3, #1
 8001ad6:	6193      	str	r3, [r2, #24]
 8001ad8:	4b4a      	ldr	r3, [pc, #296]	@ (8001c04 <HAL_GPIO_Init+0x2b8>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ae4:	4a48      	ldr	r2, [pc, #288]	@ (8001c08 <HAL_GPIO_Init+0x2bc>)
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae8:	089b      	lsrs	r3, r3, #2
 8001aea:	3302      	adds	r3, #2
 8001aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af4:	f003 0303 	and.w	r3, r3, #3
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	220f      	movs	r2, #15
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	4013      	ands	r3, r2
 8001b06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	4a40      	ldr	r2, [pc, #256]	@ (8001c0c <HAL_GPIO_Init+0x2c0>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d013      	beq.n	8001b38 <HAL_GPIO_Init+0x1ec>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a3f      	ldr	r2, [pc, #252]	@ (8001c10 <HAL_GPIO_Init+0x2c4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d00d      	beq.n	8001b34 <HAL_GPIO_Init+0x1e8>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a3e      	ldr	r2, [pc, #248]	@ (8001c14 <HAL_GPIO_Init+0x2c8>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d007      	beq.n	8001b30 <HAL_GPIO_Init+0x1e4>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a3d      	ldr	r2, [pc, #244]	@ (8001c18 <HAL_GPIO_Init+0x2cc>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d101      	bne.n	8001b2c <HAL_GPIO_Init+0x1e0>
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e006      	b.n	8001b3a <HAL_GPIO_Init+0x1ee>
 8001b2c:	2304      	movs	r3, #4
 8001b2e:	e004      	b.n	8001b3a <HAL_GPIO_Init+0x1ee>
 8001b30:	2302      	movs	r3, #2
 8001b32:	e002      	b.n	8001b3a <HAL_GPIO_Init+0x1ee>
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <HAL_GPIO_Init+0x1ee>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b3c:	f002 0203 	and.w	r2, r2, #3
 8001b40:	0092      	lsls	r2, r2, #2
 8001b42:	4093      	lsls	r3, r2
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b4a:	492f      	ldr	r1, [pc, #188]	@ (8001c08 <HAL_GPIO_Init+0x2bc>)
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4e:	089b      	lsrs	r3, r3, #2
 8001b50:	3302      	adds	r3, #2
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d006      	beq.n	8001b72 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b64:	4b2d      	ldr	r3, [pc, #180]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001b66:	689a      	ldr	r2, [r3, #8]
 8001b68:	492c      	ldr	r1, [pc, #176]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	608b      	str	r3, [r1, #8]
 8001b70:	e006      	b.n	8001b80 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b72:	4b2a      	ldr	r3, [pc, #168]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	4928      	ldr	r1, [pc, #160]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d006      	beq.n	8001b9a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b8c:	4b23      	ldr	r3, [pc, #140]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001b8e:	68da      	ldr	r2, [r3, #12]
 8001b90:	4922      	ldr	r1, [pc, #136]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	60cb      	str	r3, [r1, #12]
 8001b98:	e006      	b.n	8001ba8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b9a:	4b20      	ldr	r3, [pc, #128]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001b9c:	68da      	ldr	r2, [r3, #12]
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	491e      	ldr	r1, [pc, #120]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d006      	beq.n	8001bc2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bb4:	4b19      	ldr	r3, [pc, #100]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	4918      	ldr	r1, [pc, #96]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	604b      	str	r3, [r1, #4]
 8001bc0:	e006      	b.n	8001bd0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bc2:	4b16      	ldr	r3, [pc, #88]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001bc4:	685a      	ldr	r2, [r3, #4]
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	4914      	ldr	r1, [pc, #80]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d021      	beq.n	8001c20 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	490e      	ldr	r1, [pc, #56]	@ (8001c1c <HAL_GPIO_Init+0x2d0>)
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	600b      	str	r3, [r1, #0]
 8001be8:	e021      	b.n	8001c2e <HAL_GPIO_Init+0x2e2>
 8001bea:	bf00      	nop
 8001bec:	10320000 	.word	0x10320000
 8001bf0:	10310000 	.word	0x10310000
 8001bf4:	10220000 	.word	0x10220000
 8001bf8:	10210000 	.word	0x10210000
 8001bfc:	10120000 	.word	0x10120000
 8001c00:	10110000 	.word	0x10110000
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40010000 	.word	0x40010000
 8001c0c:	40010800 	.word	0x40010800
 8001c10:	40010c00 	.word	0x40010c00
 8001c14:	40011000 	.word	0x40011000
 8001c18:	40011400 	.word	0x40011400
 8001c1c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c20:	4b0b      	ldr	r3, [pc, #44]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	43db      	mvns	r3, r3
 8001c28:	4909      	ldr	r1, [pc, #36]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c30:	3301      	adds	r3, #1
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f47f ae8e 	bne.w	8001960 <HAL_GPIO_Init+0x14>
  }
}
 8001c44:	bf00      	nop
 8001c46:	bf00      	nop
 8001c48:	372c      	adds	r7, #44	@ 0x2c
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc80      	pop	{r7}
 8001c4e:	4770      	bx	lr
 8001c50:	40010400 	.word	0x40010400

08001c54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	807b      	strh	r3, [r7, #2]
 8001c60:	4613      	mov	r3, r2
 8001c62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c64:	787b      	ldrb	r3, [r7, #1]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c6a:	887a      	ldrh	r2, [r7, #2]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c70:	e003      	b.n	8001c7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c72:	887b      	ldrh	r3, [r7, #2]
 8001c74:	041a      	lsls	r2, r3, #16
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	611a      	str	r2, [r3, #16]
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c96:	887a      	ldrh	r2, [r7, #2]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	041a      	lsls	r2, r3, #16
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	43d9      	mvns	r1, r3
 8001ca2:	887b      	ldrh	r3, [r7, #2]
 8001ca4:	400b      	ands	r3, r1
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	611a      	str	r2, [r3, #16]
}
 8001cac:	bf00      	nop
 8001cae:	3714      	adds	r7, #20
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bc80      	pop	{r7}
 8001cb4:	4770      	bx	lr
	...

08001cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e272      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f000 8087 	beq.w	8001de6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cd8:	4b92      	ldr	r3, [pc, #584]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 030c 	and.w	r3, r3, #12
 8001ce0:	2b04      	cmp	r3, #4
 8001ce2:	d00c      	beq.n	8001cfe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ce4:	4b8f      	ldr	r3, [pc, #572]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 030c 	and.w	r3, r3, #12
 8001cec:	2b08      	cmp	r3, #8
 8001cee:	d112      	bne.n	8001d16 <HAL_RCC_OscConfig+0x5e>
 8001cf0:	4b8c      	ldr	r3, [pc, #560]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cfc:	d10b      	bne.n	8001d16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cfe:	4b89      	ldr	r3, [pc, #548]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d06c      	beq.n	8001de4 <HAL_RCC_OscConfig+0x12c>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d168      	bne.n	8001de4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e24c      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d1e:	d106      	bne.n	8001d2e <HAL_RCC_OscConfig+0x76>
 8001d20:	4b80      	ldr	r3, [pc, #512]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a7f      	ldr	r2, [pc, #508]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	e02e      	b.n	8001d8c <HAL_RCC_OscConfig+0xd4>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10c      	bne.n	8001d50 <HAL_RCC_OscConfig+0x98>
 8001d36:	4b7b      	ldr	r3, [pc, #492]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a7a      	ldr	r2, [pc, #488]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	4b78      	ldr	r3, [pc, #480]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a77      	ldr	r2, [pc, #476]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d4c:	6013      	str	r3, [r2, #0]
 8001d4e:	e01d      	b.n	8001d8c <HAL_RCC_OscConfig+0xd4>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d58:	d10c      	bne.n	8001d74 <HAL_RCC_OscConfig+0xbc>
 8001d5a:	4b72      	ldr	r3, [pc, #456]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a71      	ldr	r2, [pc, #452]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	4b6f      	ldr	r3, [pc, #444]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a6e      	ldr	r2, [pc, #440]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e00b      	b.n	8001d8c <HAL_RCC_OscConfig+0xd4>
 8001d74:	4b6b      	ldr	r3, [pc, #428]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a6a      	ldr	r2, [pc, #424]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	4b68      	ldr	r3, [pc, #416]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a67      	ldr	r2, [pc, #412]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001d86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d013      	beq.n	8001dbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7ff fa20 	bl	80011d8 <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d9c:	f7ff fa1c 	bl	80011d8 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b64      	cmp	r3, #100	@ 0x64
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e200      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dae:	4b5d      	ldr	r3, [pc, #372]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d0f0      	beq.n	8001d9c <HAL_RCC_OscConfig+0xe4>
 8001dba:	e014      	b.n	8001de6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dbc:	f7ff fa0c 	bl	80011d8 <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dc4:	f7ff fa08 	bl	80011d8 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b64      	cmp	r3, #100	@ 0x64
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e1ec      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dd6:	4b53      	ldr	r3, [pc, #332]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1f0      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x10c>
 8001de2:	e000      	b.n	8001de6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d063      	beq.n	8001eba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001df2:	4b4c      	ldr	r3, [pc, #304]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00b      	beq.n	8001e16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001dfe:	4b49      	ldr	r3, [pc, #292]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f003 030c 	and.w	r3, r3, #12
 8001e06:	2b08      	cmp	r3, #8
 8001e08:	d11c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x18c>
 8001e0a:	4b46      	ldr	r3, [pc, #280]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d116      	bne.n	8001e44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e16:	4b43      	ldr	r3, [pc, #268]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d005      	beq.n	8001e2e <HAL_RCC_OscConfig+0x176>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d001      	beq.n	8001e2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e1c0      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e2e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	4939      	ldr	r1, [pc, #228]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e42:	e03a      	b.n	8001eba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d020      	beq.n	8001e8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e4c:	4b36      	ldr	r3, [pc, #216]	@ (8001f28 <HAL_RCC_OscConfig+0x270>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e52:	f7ff f9c1 	bl	80011d8 <HAL_GetTick>
 8001e56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e58:	e008      	b.n	8001e6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e5a:	f7ff f9bd 	bl	80011d8 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e1a1      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d0f0      	beq.n	8001e5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e78:	4b2a      	ldr	r3, [pc, #168]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	00db      	lsls	r3, r3, #3
 8001e86:	4927      	ldr	r1, [pc, #156]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	600b      	str	r3, [r1, #0]
 8001e8c:	e015      	b.n	8001eba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e8e:	4b26      	ldr	r3, [pc, #152]	@ (8001f28 <HAL_RCC_OscConfig+0x270>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7ff f9a0 	bl	80011d8 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e9c:	f7ff f99c 	bl	80011d8 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e180      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eae:	4b1d      	ldr	r3, [pc, #116]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f0      	bne.n	8001e9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d03a      	beq.n	8001f3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d019      	beq.n	8001f02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ece:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <HAL_RCC_OscConfig+0x274>)
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed4:	f7ff f980 	bl	80011d8 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001edc:	f7ff f97c 	bl	80011d8 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e160      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eee:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f0      	beq.n	8001edc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001efa:	2001      	movs	r0, #1
 8001efc:	f000 face 	bl	800249c <RCC_Delay>
 8001f00:	e01c      	b.n	8001f3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f02:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <HAL_RCC_OscConfig+0x274>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f08:	f7ff f966 	bl	80011d8 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f0e:	e00f      	b.n	8001f30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f10:	f7ff f962 	bl	80011d8 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d908      	bls.n	8001f30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e146      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
 8001f22:	bf00      	nop
 8001f24:	40021000 	.word	0x40021000
 8001f28:	42420000 	.word	0x42420000
 8001f2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f30:	4b92      	ldr	r3, [pc, #584]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1e9      	bne.n	8001f10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0304 	and.w	r3, r3, #4
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 80a6 	beq.w	8002096 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f4e:	4b8b      	ldr	r3, [pc, #556]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d10d      	bne.n	8001f76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f5a:	4b88      	ldr	r3, [pc, #544]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	4a87      	ldr	r2, [pc, #540]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f64:	61d3      	str	r3, [r2, #28]
 8001f66:	4b85      	ldr	r3, [pc, #532]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001f68:	69db      	ldr	r3, [r3, #28]
 8001f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f72:	2301      	movs	r3, #1
 8001f74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f76:	4b82      	ldr	r3, [pc, #520]	@ (8002180 <HAL_RCC_OscConfig+0x4c8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d118      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f82:	4b7f      	ldr	r3, [pc, #508]	@ (8002180 <HAL_RCC_OscConfig+0x4c8>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a7e      	ldr	r2, [pc, #504]	@ (8002180 <HAL_RCC_OscConfig+0x4c8>)
 8001f88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f8e:	f7ff f923 	bl	80011d8 <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f96:	f7ff f91f 	bl	80011d8 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b64      	cmp	r3, #100	@ 0x64
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e103      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa8:	4b75      	ldr	r3, [pc, #468]	@ (8002180 <HAL_RCC_OscConfig+0x4c8>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0f0      	beq.n	8001f96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d106      	bne.n	8001fca <HAL_RCC_OscConfig+0x312>
 8001fbc:	4b6f      	ldr	r3, [pc, #444]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001fbe:	6a1b      	ldr	r3, [r3, #32]
 8001fc0:	4a6e      	ldr	r2, [pc, #440]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001fc2:	f043 0301 	orr.w	r3, r3, #1
 8001fc6:	6213      	str	r3, [r2, #32]
 8001fc8:	e02d      	b.n	8002026 <HAL_RCC_OscConfig+0x36e>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d10c      	bne.n	8001fec <HAL_RCC_OscConfig+0x334>
 8001fd2:	4b6a      	ldr	r3, [pc, #424]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	4a69      	ldr	r2, [pc, #420]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001fd8:	f023 0301 	bic.w	r3, r3, #1
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	4b67      	ldr	r3, [pc, #412]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	4a66      	ldr	r2, [pc, #408]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001fe4:	f023 0304 	bic.w	r3, r3, #4
 8001fe8:	6213      	str	r3, [r2, #32]
 8001fea:	e01c      	b.n	8002026 <HAL_RCC_OscConfig+0x36e>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	2b05      	cmp	r3, #5
 8001ff2:	d10c      	bne.n	800200e <HAL_RCC_OscConfig+0x356>
 8001ff4:	4b61      	ldr	r3, [pc, #388]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	4a60      	ldr	r2, [pc, #384]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8001ffa:	f043 0304 	orr.w	r3, r3, #4
 8001ffe:	6213      	str	r3, [r2, #32]
 8002000:	4b5e      	ldr	r3, [pc, #376]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	4a5d      	ldr	r2, [pc, #372]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6213      	str	r3, [r2, #32]
 800200c:	e00b      	b.n	8002026 <HAL_RCC_OscConfig+0x36e>
 800200e:	4b5b      	ldr	r3, [pc, #364]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	4a5a      	ldr	r2, [pc, #360]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002014:	f023 0301 	bic.w	r3, r3, #1
 8002018:	6213      	str	r3, [r2, #32]
 800201a:	4b58      	ldr	r3, [pc, #352]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 800201c:	6a1b      	ldr	r3, [r3, #32]
 800201e:	4a57      	ldr	r2, [pc, #348]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002020:	f023 0304 	bic.w	r3, r3, #4
 8002024:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d015      	beq.n	800205a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202e:	f7ff f8d3 	bl	80011d8 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002034:	e00a      	b.n	800204c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002036:	f7ff f8cf 	bl	80011d8 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002044:	4293      	cmp	r3, r2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e0b1      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800204c:	4b4b      	ldr	r3, [pc, #300]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0ee      	beq.n	8002036 <HAL_RCC_OscConfig+0x37e>
 8002058:	e014      	b.n	8002084 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800205a:	f7ff f8bd 	bl	80011d8 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002060:	e00a      	b.n	8002078 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002062:	f7ff f8b9 	bl	80011d8 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002070:	4293      	cmp	r3, r2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e09b      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002078:	4b40      	ldr	r3, [pc, #256]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1ee      	bne.n	8002062 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002084:	7dfb      	ldrb	r3, [r7, #23]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d105      	bne.n	8002096 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800208a:	4b3c      	ldr	r3, [pc, #240]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	4a3b      	ldr	r2, [pc, #236]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002090:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002094:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	2b00      	cmp	r3, #0
 800209c:	f000 8087 	beq.w	80021ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020a0:	4b36      	ldr	r3, [pc, #216]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f003 030c 	and.w	r3, r3, #12
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d061      	beq.n	8002170 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d146      	bne.n	8002142 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b4:	4b33      	ldr	r3, [pc, #204]	@ (8002184 <HAL_RCC_OscConfig+0x4cc>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ba:	f7ff f88d 	bl	80011d8 <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c2:	f7ff f889 	bl	80011d8 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e06d      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d4:	4b29      	ldr	r3, [pc, #164]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1f0      	bne.n	80020c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020e8:	d108      	bne.n	80020fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020ea:	4b24      	ldr	r3, [pc, #144]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	4921      	ldr	r1, [pc, #132]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020fc:	4b1f      	ldr	r3, [pc, #124]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a19      	ldr	r1, [r3, #32]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210c:	430b      	orrs	r3, r1
 800210e:	491b      	ldr	r1, [pc, #108]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002110:	4313      	orrs	r3, r2
 8002112:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002114:	4b1b      	ldr	r3, [pc, #108]	@ (8002184 <HAL_RCC_OscConfig+0x4cc>)
 8002116:	2201      	movs	r2, #1
 8002118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7ff f85d 	bl	80011d8 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002122:	f7ff f859 	bl	80011d8 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e03d      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002134:	4b11      	ldr	r3, [pc, #68]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x46a>
 8002140:	e035      	b.n	80021ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002142:	4b10      	ldr	r3, [pc, #64]	@ (8002184 <HAL_RCC_OscConfig+0x4cc>)
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002148:	f7ff f846 	bl	80011d8 <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800214e:	e008      	b.n	8002162 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002150:	f7ff f842 	bl	80011d8 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b02      	cmp	r3, #2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e026      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002162:	4b06      	ldr	r3, [pc, #24]	@ (800217c <HAL_RCC_OscConfig+0x4c4>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d1f0      	bne.n	8002150 <HAL_RCC_OscConfig+0x498>
 800216e:	e01e      	b.n	80021ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69db      	ldr	r3, [r3, #28]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d107      	bne.n	8002188 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e019      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
 800217c:	40021000 	.word	0x40021000
 8002180:	40007000 	.word	0x40007000
 8002184:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002188:	4b0b      	ldr	r3, [pc, #44]	@ (80021b8 <HAL_RCC_OscConfig+0x500>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	429a      	cmp	r2, r3
 800219a:	d106      	bne.n	80021aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d001      	beq.n	80021ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e000      	b.n	80021b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40021000 	.word	0x40021000

080021bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d101      	bne.n	80021d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e0d0      	b.n	8002372 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021d0:	4b6a      	ldr	r3, [pc, #424]	@ (800237c <HAL_RCC_ClockConfig+0x1c0>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0307 	and.w	r3, r3, #7
 80021d8:	683a      	ldr	r2, [r7, #0]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d910      	bls.n	8002200 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021de:	4b67      	ldr	r3, [pc, #412]	@ (800237c <HAL_RCC_ClockConfig+0x1c0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 0207 	bic.w	r2, r3, #7
 80021e6:	4965      	ldr	r1, [pc, #404]	@ (800237c <HAL_RCC_ClockConfig+0x1c0>)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ee:	4b63      	ldr	r3, [pc, #396]	@ (800237c <HAL_RCC_ClockConfig+0x1c0>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d001      	beq.n	8002200 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e0b8      	b.n	8002372 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d020      	beq.n	800224e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d005      	beq.n	8002224 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002218:	4b59      	ldr	r3, [pc, #356]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	4a58      	ldr	r2, [pc, #352]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 800221e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002222:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0308 	and.w	r3, r3, #8
 800222c:	2b00      	cmp	r3, #0
 800222e:	d005      	beq.n	800223c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002230:	4b53      	ldr	r3, [pc, #332]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	4a52      	ldr	r2, [pc, #328]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 8002236:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800223a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800223c:	4b50      	ldr	r3, [pc, #320]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	494d      	ldr	r1, [pc, #308]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 800224a:	4313      	orrs	r3, r2
 800224c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	2b00      	cmp	r3, #0
 8002258:	d040      	beq.n	80022dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d107      	bne.n	8002272 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002262:	4b47      	ldr	r3, [pc, #284]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d115      	bne.n	800229a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e07f      	b.n	8002372 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b02      	cmp	r3, #2
 8002278:	d107      	bne.n	800228a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800227a:	4b41      	ldr	r3, [pc, #260]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d109      	bne.n	800229a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e073      	b.n	8002372 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800228a:	4b3d      	ldr	r3, [pc, #244]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e06b      	b.n	8002372 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800229a:	4b39      	ldr	r3, [pc, #228]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f023 0203 	bic.w	r2, r3, #3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	4936      	ldr	r1, [pc, #216]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022ac:	f7fe ff94 	bl	80011d8 <HAL_GetTick>
 80022b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b2:	e00a      	b.n	80022ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b4:	f7fe ff90 	bl	80011d8 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e053      	b.n	8002372 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f003 020c 	and.w	r2, r3, #12
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	429a      	cmp	r2, r3
 80022da:	d1eb      	bne.n	80022b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022dc:	4b27      	ldr	r3, [pc, #156]	@ (800237c <HAL_RCC_ClockConfig+0x1c0>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d210      	bcs.n	800230c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ea:	4b24      	ldr	r3, [pc, #144]	@ (800237c <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f023 0207 	bic.w	r2, r3, #7
 80022f2:	4922      	ldr	r1, [pc, #136]	@ (800237c <HAL_RCC_ClockConfig+0x1c0>)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fa:	4b20      	ldr	r3, [pc, #128]	@ (800237c <HAL_RCC_ClockConfig+0x1c0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	429a      	cmp	r2, r3
 8002306:	d001      	beq.n	800230c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e032      	b.n	8002372 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0304 	and.w	r3, r3, #4
 8002314:	2b00      	cmp	r3, #0
 8002316:	d008      	beq.n	800232a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002318:	4b19      	ldr	r3, [pc, #100]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	4916      	ldr	r1, [pc, #88]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 8002326:	4313      	orrs	r3, r2
 8002328:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0308 	and.w	r3, r3, #8
 8002332:	2b00      	cmp	r3, #0
 8002334:	d009      	beq.n	800234a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002336:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	490e      	ldr	r1, [pc, #56]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	4313      	orrs	r3, r2
 8002348:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800234a:	f000 f821 	bl	8002390 <HAL_RCC_GetSysClockFreq>
 800234e:	4602      	mov	r2, r0
 8002350:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <HAL_RCC_ClockConfig+0x1c4>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	091b      	lsrs	r3, r3, #4
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	490a      	ldr	r1, [pc, #40]	@ (8002384 <HAL_RCC_ClockConfig+0x1c8>)
 800235c:	5ccb      	ldrb	r3, [r1, r3]
 800235e:	fa22 f303 	lsr.w	r3, r2, r3
 8002362:	4a09      	ldr	r2, [pc, #36]	@ (8002388 <HAL_RCC_ClockConfig+0x1cc>)
 8002364:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002366:	4b09      	ldr	r3, [pc, #36]	@ (800238c <HAL_RCC_ClockConfig+0x1d0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f7fe fef2 	bl	8001154 <HAL_InitTick>

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40022000 	.word	0x40022000
 8002380:	40021000 	.word	0x40021000
 8002384:	08003794 	.word	0x08003794
 8002388:	20000000 	.word	0x20000000
 800238c:	20000004 	.word	0x20000004

08002390 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002390:	b480      	push	{r7}
 8002392:	b087      	sub	sp, #28
 8002394:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	2300      	movs	r3, #0
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	2300      	movs	r3, #0
 80023a0:	617b      	str	r3, [r7, #20]
 80023a2:	2300      	movs	r3, #0
 80023a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x94>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b04      	cmp	r3, #4
 80023b8:	d002      	beq.n	80023c0 <HAL_RCC_GetSysClockFreq+0x30>
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d003      	beq.n	80023c6 <HAL_RCC_GetSysClockFreq+0x36>
 80023be:	e027      	b.n	8002410 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023c0:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x98>)
 80023c2:	613b      	str	r3, [r7, #16]
      break;
 80023c4:	e027      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	0c9b      	lsrs	r3, r3, #18
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	4a17      	ldr	r2, [pc, #92]	@ (800242c <HAL_RCC_GetSysClockFreq+0x9c>)
 80023d0:	5cd3      	ldrb	r3, [r2, r3]
 80023d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d010      	beq.n	8002400 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023de:	4b11      	ldr	r3, [pc, #68]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x94>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	0c5b      	lsrs	r3, r3, #17
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	4a11      	ldr	r2, [pc, #68]	@ (8002430 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023ea:	5cd3      	ldrb	r3, [r2, r3]
 80023ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x98>)
 80023f2:	fb03 f202 	mul.w	r2, r3, r2
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fc:	617b      	str	r3, [r7, #20]
 80023fe:	e004      	b.n	800240a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a0c      	ldr	r2, [pc, #48]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002404:	fb02 f303 	mul.w	r3, r2, r3
 8002408:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	613b      	str	r3, [r7, #16]
      break;
 800240e:	e002      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002410:	4b05      	ldr	r3, [pc, #20]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x98>)
 8002412:	613b      	str	r3, [r7, #16]
      break;
 8002414:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002416:	693b      	ldr	r3, [r7, #16]
}
 8002418:	4618      	mov	r0, r3
 800241a:	371c      	adds	r7, #28
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	40021000 	.word	0x40021000
 8002428:	007a1200 	.word	0x007a1200
 800242c:	080037ac 	.word	0x080037ac
 8002430:	080037bc 	.word	0x080037bc
 8002434:	003d0900 	.word	0x003d0900

08002438 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800243c:	4b02      	ldr	r3, [pc, #8]	@ (8002448 <HAL_RCC_GetHCLKFreq+0x10>)
 800243e:	681b      	ldr	r3, [r3, #0]
}
 8002440:	4618      	mov	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr
 8002448:	20000000 	.word	0x20000000

0800244c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002450:	f7ff fff2 	bl	8002438 <HAL_RCC_GetHCLKFreq>
 8002454:	4602      	mov	r2, r0
 8002456:	4b05      	ldr	r3, [pc, #20]	@ (800246c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	0a1b      	lsrs	r3, r3, #8
 800245c:	f003 0307 	and.w	r3, r3, #7
 8002460:	4903      	ldr	r1, [pc, #12]	@ (8002470 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002462:	5ccb      	ldrb	r3, [r1, r3]
 8002464:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002468:	4618      	mov	r0, r3
 800246a:	bd80      	pop	{r7, pc}
 800246c:	40021000 	.word	0x40021000
 8002470:	080037a4 	.word	0x080037a4

08002474 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002478:	f7ff ffde 	bl	8002438 <HAL_RCC_GetHCLKFreq>
 800247c:	4602      	mov	r2, r0
 800247e:	4b05      	ldr	r3, [pc, #20]	@ (8002494 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	0adb      	lsrs	r3, r3, #11
 8002484:	f003 0307 	and.w	r3, r3, #7
 8002488:	4903      	ldr	r1, [pc, #12]	@ (8002498 <HAL_RCC_GetPCLK2Freq+0x24>)
 800248a:	5ccb      	ldrb	r3, [r1, r3]
 800248c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002490:	4618      	mov	r0, r3
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40021000 	.word	0x40021000
 8002498:	080037a4 	.word	0x080037a4

0800249c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024a4:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <RCC_Delay+0x34>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a0a      	ldr	r2, [pc, #40]	@ (80024d4 <RCC_Delay+0x38>)
 80024aa:	fba2 2303 	umull	r2, r3, r2, r3
 80024ae:	0a5b      	lsrs	r3, r3, #9
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	fb02 f303 	mul.w	r3, r2, r3
 80024b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024b8:	bf00      	nop
  }
  while (Delay --);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	1e5a      	subs	r2, r3, #1
 80024be:	60fa      	str	r2, [r7, #12]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d1f9      	bne.n	80024b8 <RCC_Delay+0x1c>
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr
 80024d0:	20000000 	.word	0x20000000
 80024d4:	10624dd3 	.word	0x10624dd3

080024d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e042      	b.n	8002570 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d106      	bne.n	8002504 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7fe faf8 	bl	8000af4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2224      	movs	r2, #36	@ 0x24
 8002508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800251a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 ff65 	bl	80033ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	691a      	ldr	r2, [r3, #16]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002530:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695a      	ldr	r2, [r3, #20]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002540:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68da      	ldr	r2, [r3, #12]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002550:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2220      	movs	r2, #32
 800255c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2220      	movs	r2, #32
 8002564:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b08c      	sub	sp, #48	@ 0x30
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	4613      	mov	r3, r2
 8002584:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b20      	cmp	r3, #32
 8002590:	d156      	bne.n	8002640 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d002      	beq.n	800259e <HAL_UART_Transmit_DMA+0x26>
 8002598:	88fb      	ldrh	r3, [r7, #6]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e04f      	b.n	8002642 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	88fa      	ldrh	r2, [r7, #6]
 80025ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	88fa      	ldrh	r2, [r7, #6]
 80025b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2221      	movs	r2, #33	@ 0x21
 80025be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025c6:	4a21      	ldr	r2, [pc, #132]	@ (800264c <HAL_UART_Transmit_DMA+0xd4>)
 80025c8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ce:	4a20      	ldr	r2, [pc, #128]	@ (8002650 <HAL_UART_Transmit_DMA+0xd8>)
 80025d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002654 <HAL_UART_Transmit_DMA+0xdc>)
 80025d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025de:	2200      	movs	r2, #0
 80025e0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80025e2:	f107 0308 	add.w	r3, r7, #8
 80025e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80025ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ee:	6819      	ldr	r1, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	3304      	adds	r3, #4
 80025f6:	461a      	mov	r2, r3
 80025f8:	88fb      	ldrh	r3, [r7, #6]
 80025fa:	f7fe ff5f 	bl	80014bc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002606:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	3314      	adds	r3, #20
 800260e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	e853 3f00 	ldrex	r3, [r3]
 8002616:	617b      	str	r3, [r7, #20]
   return(result);
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800261e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	3314      	adds	r3, #20
 8002626:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002628:	627a      	str	r2, [r7, #36]	@ 0x24
 800262a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800262c:	6a39      	ldr	r1, [r7, #32]
 800262e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002630:	e841 2300 	strex	r3, r2, [r1]
 8002634:	61fb      	str	r3, [r7, #28]
   return(result);
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1e5      	bne.n	8002608 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800263c:	2300      	movs	r3, #0
 800263e:	e000      	b.n	8002642 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8002640:	2302      	movs	r3, #2
  }
}
 8002642:	4618      	mov	r0, r3
 8002644:	3730      	adds	r7, #48	@ 0x30
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	08002c81 	.word	0x08002c81
 8002650:	08002d1b 	.word	0x08002d1b
 8002654:	08002e9f 	.word	0x08002e9f

08002658 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08c      	sub	sp, #48	@ 0x30
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	4613      	mov	r3, r2
 8002664:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b20      	cmp	r3, #32
 8002670:	d14a      	bne.n	8002708 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d002      	beq.n	800267e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8002678:	88fb      	ldrh	r3, [r7, #6]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e043      	b.n	800270a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2201      	movs	r2, #1
 8002686:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	461a      	mov	r2, r3
 8002692:	68b9      	ldr	r1, [r7, #8]
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f000 fc4d 	bl	8002f34 <UART_Start_Receive_DMA>
 800269a:	4603      	mov	r3, r0
 800269c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80026a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d12c      	bne.n	8002702 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d125      	bne.n	80026fc <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80026b0:	2300      	movs	r3, #0
 80026b2:	613b      	str	r3, [r7, #16]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	613b      	str	r3, [r7, #16]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	613b      	str	r3, [r7, #16]
 80026c4:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	330c      	adds	r3, #12
 80026cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	e853 3f00 	ldrex	r3, [r3]
 80026d4:	617b      	str	r3, [r7, #20]
   return(result);
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f043 0310 	orr.w	r3, r3, #16
 80026dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	330c      	adds	r3, #12
 80026e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80026e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ea:	6a39      	ldr	r1, [r7, #32]
 80026ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026ee:	e841 2300 	strex	r3, r2, [r1]
 80026f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1e5      	bne.n	80026c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80026fa:	e002      	b.n	8002702 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8002702:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002706:	e000      	b.n	800270a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8002708:	2302      	movs	r3, #2
  }
}
 800270a:	4618      	mov	r0, r3
 800270c:	3730      	adds	r7, #48	@ 0x30
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
	...

08002714 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b0ba      	sub	sp, #232	@ 0xe8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800273a:	2300      	movs	r3, #0
 800273c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002740:	2300      	movs	r3, #0
 8002742:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002752:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10f      	bne.n	800277a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800275a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800275e:	f003 0320 	and.w	r3, r3, #32
 8002762:	2b00      	cmp	r3, #0
 8002764:	d009      	beq.n	800277a <HAL_UART_IRQHandler+0x66>
 8002766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800276a:	f003 0320 	and.w	r3, r3, #32
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 fd7c 	bl	8003270 <UART_Receive_IT>
      return;
 8002778:	e25b      	b.n	8002c32 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800277a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800277e:	2b00      	cmp	r3, #0
 8002780:	f000 80de 	beq.w	8002940 <HAL_UART_IRQHandler+0x22c>
 8002784:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002788:	f003 0301 	and.w	r3, r3, #1
 800278c:	2b00      	cmp	r3, #0
 800278e:	d106      	bne.n	800279e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002794:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 80d1 	beq.w	8002940 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800279e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00b      	beq.n	80027c2 <HAL_UART_IRQHandler+0xae>
 80027aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d005      	beq.n	80027c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f043 0201 	orr.w	r2, r3, #1
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027c6:	f003 0304 	and.w	r3, r3, #4
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00b      	beq.n	80027e6 <HAL_UART_IRQHandler+0xd2>
 80027ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d005      	beq.n	80027e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027de:	f043 0202 	orr.w	r2, r3, #2
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00b      	beq.n	800280a <HAL_UART_IRQHandler+0xf6>
 80027f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d005      	beq.n	800280a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002802:	f043 0204 	orr.w	r2, r3, #4
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800280a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b00      	cmp	r3, #0
 8002814:	d011      	beq.n	800283a <HAL_UART_IRQHandler+0x126>
 8002816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800281a:	f003 0320 	and.w	r3, r3, #32
 800281e:	2b00      	cmp	r3, #0
 8002820:	d105      	bne.n	800282e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d005      	beq.n	800283a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002832:	f043 0208 	orr.w	r2, r3, #8
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	2b00      	cmp	r3, #0
 8002840:	f000 81f2 	beq.w	8002c28 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002848:	f003 0320 	and.w	r3, r3, #32
 800284c:	2b00      	cmp	r3, #0
 800284e:	d008      	beq.n	8002862 <HAL_UART_IRQHandler+0x14e>
 8002850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002854:	f003 0320 	and.w	r3, r3, #32
 8002858:	2b00      	cmp	r3, #0
 800285a:	d002      	beq.n	8002862 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f000 fd07 	bl	8003270 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	695b      	ldr	r3, [r3, #20]
 8002868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800286c:	2b00      	cmp	r3, #0
 800286e:	bf14      	ite	ne
 8002870:	2301      	movne	r3, #1
 8002872:	2300      	moveq	r3, #0
 8002874:	b2db      	uxtb	r3, r3
 8002876:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b00      	cmp	r3, #0
 8002884:	d103      	bne.n	800288e <HAL_UART_IRQHandler+0x17a>
 8002886:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800288a:	2b00      	cmp	r3, #0
 800288c:	d04f      	beq.n	800292e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 fc11 	bl	80030b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d041      	beq.n	8002926 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	3314      	adds	r3, #20
 80028a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028b0:	e853 3f00 	ldrex	r3, [r3]
 80028b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80028b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	3314      	adds	r3, #20
 80028ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80028ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80028d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80028da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80028de:	e841 2300 	strex	r3, r2, [r1]
 80028e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80028e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1d9      	bne.n	80028a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d013      	beq.n	800291e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028fa:	4a7e      	ldr	r2, [pc, #504]	@ (8002af4 <HAL_UART_IRQHandler+0x3e0>)
 80028fc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe fe76 	bl	80015f4 <HAL_DMA_Abort_IT>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d016      	beq.n	800293c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002918:	4610      	mov	r0, r2
 800291a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800291c:	e00e      	b.n	800293c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f9a5 	bl	8002c6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002924:	e00a      	b.n	800293c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f9a1 	bl	8002c6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800292c:	e006      	b.n	800293c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f99d 	bl	8002c6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800293a:	e175      	b.n	8002c28 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800293c:	bf00      	nop
    return;
 800293e:	e173      	b.n	8002c28 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	2b01      	cmp	r3, #1
 8002946:	f040 814f 	bne.w	8002be8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800294a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800294e:	f003 0310 	and.w	r3, r3, #16
 8002952:	2b00      	cmp	r3, #0
 8002954:	f000 8148 	beq.w	8002be8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800295c:	f003 0310 	and.w	r3, r3, #16
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 8141 	beq.w	8002be8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002966:	2300      	movs	r3, #0
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002986:	2b00      	cmp	r3, #0
 8002988:	f000 80b6 	beq.w	8002af8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002998:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800299c:	2b00      	cmp	r3, #0
 800299e:	f000 8145 	beq.w	8002c2c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80029a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029aa:	429a      	cmp	r2, r3
 80029ac:	f080 813e 	bcs.w	8002c2c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	2b20      	cmp	r3, #32
 80029c0:	f000 8088 	beq.w	8002ad4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	330c      	adds	r3, #12
 80029ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029d2:	e853 3f00 	ldrex	r3, [r3]
 80029d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80029da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	330c      	adds	r3, #12
 80029ec:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80029f0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80029fc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002a00:	e841 2300 	strex	r3, r2, [r1]
 8002a04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002a08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1d9      	bne.n	80029c4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	3314      	adds	r3, #20
 8002a16:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a1a:	e853 3f00 	ldrex	r3, [r3]
 8002a1e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002a20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a22:	f023 0301 	bic.w	r3, r3, #1
 8002a26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	3314      	adds	r3, #20
 8002a30:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a34:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002a38:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a3a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a3c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002a40:	e841 2300 	strex	r3, r2, [r1]
 8002a44:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002a46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1e1      	bne.n	8002a10 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	3314      	adds	r3, #20
 8002a52:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a56:	e853 3f00 	ldrex	r3, [r3]
 8002a5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002a5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	3314      	adds	r3, #20
 8002a6c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002a70:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a72:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a74:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002a76:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a78:	e841 2300 	strex	r3, r2, [r1]
 8002a7c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002a7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1e3      	bne.n	8002a4c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	330c      	adds	r3, #12
 8002a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a9c:	e853 3f00 	ldrex	r3, [r3]
 8002aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002aa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002aa4:	f023 0310 	bic.w	r3, r3, #16
 8002aa8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	330c      	adds	r3, #12
 8002ab2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002ab6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ab8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002abc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002abe:	e841 2300 	strex	r3, r2, [r1]
 8002ac2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002ac4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1e3      	bne.n	8002a92 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fe fd54 	bl	800157c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2202      	movs	r2, #2
 8002ad8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	4619      	mov	r1, r3
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7fd fdca 	bl	8000684 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002af0:	e09c      	b.n	8002c2c <HAL_UART_IRQHandler+0x518>
 8002af2:	bf00      	nop
 8002af4:	0800317b 	.word	0x0800317b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 808e 	beq.w	8002c30 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002b14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 8089 	beq.w	8002c30 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	330c      	adds	r3, #12
 8002b24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b28:	e853 3f00 	ldrex	r3, [r3]
 8002b2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	330c      	adds	r3, #12
 8002b3e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002b42:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b4a:	e841 2300 	strex	r3, r2, [r1]
 8002b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1e3      	bne.n	8002b1e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	3314      	adds	r3, #20
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	e853 3f00 	ldrex	r3, [r3]
 8002b64:	623b      	str	r3, [r7, #32]
   return(result);
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	f023 0301 	bic.w	r3, r3, #1
 8002b6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	3314      	adds	r3, #20
 8002b76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002b7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b82:	e841 2300 	strex	r3, r2, [r1]
 8002b86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1e3      	bne.n	8002b56 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2220      	movs	r2, #32
 8002b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	330c      	adds	r3, #12
 8002ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	e853 3f00 	ldrex	r3, [r3]
 8002baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f023 0310 	bic.w	r3, r3, #16
 8002bb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	330c      	adds	r3, #12
 8002bbc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002bc0:	61fa      	str	r2, [r7, #28]
 8002bc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc4:	69b9      	ldr	r1, [r7, #24]
 8002bc6:	69fa      	ldr	r2, [r7, #28]
 8002bc8:	e841 2300 	strex	r3, r2, [r1]
 8002bcc:	617b      	str	r3, [r7, #20]
   return(result);
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e3      	bne.n	8002b9c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bda:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002bde:	4619      	mov	r1, r3
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7fd fd4f 	bl	8000684 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002be6:	e023      	b.n	8002c30 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d009      	beq.n	8002c08 <HAL_UART_IRQHandler+0x4f4>
 8002bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d003      	beq.n	8002c08 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 face 	bl	80031a2 <UART_Transmit_IT>
    return;
 8002c06:	e014      	b.n	8002c32 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d00e      	beq.n	8002c32 <HAL_UART_IRQHandler+0x51e>
 8002c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d008      	beq.n	8002c32 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 fb0d 	bl	8003240 <UART_EndTransmit_IT>
    return;
 8002c26:	e004      	b.n	8002c32 <HAL_UART_IRQHandler+0x51e>
    return;
 8002c28:	bf00      	nop
 8002c2a:	e002      	b.n	8002c32 <HAL_UART_IRQHandler+0x51e>
      return;
 8002c2c:	bf00      	nop
 8002c2e:	e000      	b.n	8002c32 <HAL_UART_IRQHandler+0x51e>
      return;
 8002c30:	bf00      	nop
  }
}
 8002c32:	37e8      	adds	r7, #232	@ 0xe8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr

08002c4a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr

08002c5c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002c64:	bf00      	nop
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr

08002c6e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr

08002c80 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b090      	sub	sp, #64	@ 0x40
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0320 	and.w	r3, r3, #32
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d137      	bne.n	8002d0c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8002c9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	3314      	adds	r3, #20
 8002ca8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	e853 3f00 	ldrex	r3, [r3]
 8002cb0:	623b      	str	r3, [r7, #32]
   return(result);
 8002cb2:	6a3b      	ldr	r3, [r7, #32]
 8002cb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3314      	adds	r3, #20
 8002cc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002cc2:	633a      	str	r2, [r7, #48]	@ 0x30
 8002cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002cc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cca:	e841 2300 	strex	r3, r2, [r1]
 8002cce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1e5      	bne.n	8002ca2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002cd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	330c      	adds	r3, #12
 8002cdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	e853 3f00 	ldrex	r3, [r3]
 8002ce4:	60fb      	str	r3, [r7, #12]
   return(result);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	330c      	adds	r3, #12
 8002cf4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002cf6:	61fa      	str	r2, [r7, #28]
 8002cf8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cfa:	69b9      	ldr	r1, [r7, #24]
 8002cfc:	69fa      	ldr	r2, [r7, #28]
 8002cfe:	e841 2300 	strex	r3, r2, [r1]
 8002d02:	617b      	str	r3, [r7, #20]
   return(result);
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1e5      	bne.n	8002cd6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002d0a:	e002      	b.n	8002d12 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8002d0c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002d0e:	f7fd fced 	bl	80006ec <HAL_UART_TxCpltCallback>
}
 8002d12:	bf00      	nop
 8002d14:	3740      	adds	r7, #64	@ 0x40
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b084      	sub	sp, #16
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d26:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f7ff ff85 	bl	8002c38 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d2e:	bf00      	nop
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b09c      	sub	sp, #112	@ 0x70
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d42:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d172      	bne.n	8002e38 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002d52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d54:	2200      	movs	r2, #0
 8002d56:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	330c      	adds	r3, #12
 8002d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d62:	e853 3f00 	ldrex	r3, [r3]
 8002d66:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002d68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	330c      	adds	r3, #12
 8002d76:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002d78:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002d7a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d7c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d80:	e841 2300 	strex	r3, r2, [r1]
 8002d84:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002d86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1e5      	bne.n	8002d58 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	3314      	adds	r3, #20
 8002d92:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d96:	e853 3f00 	ldrex	r3, [r3]
 8002d9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d9e:	f023 0301 	bic.w	r3, r3, #1
 8002da2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002da4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	3314      	adds	r3, #20
 8002daa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002dac:	647a      	str	r2, [r7, #68]	@ 0x44
 8002dae:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002db2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002db4:	e841 2300 	strex	r3, r2, [r1]
 8002db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002dba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1e5      	bne.n	8002d8c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	3314      	adds	r3, #20
 8002dc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dca:	e853 3f00 	ldrex	r3, [r3]
 8002dce:	623b      	str	r3, [r7, #32]
   return(result);
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002dd6:	663b      	str	r3, [r7, #96]	@ 0x60
 8002dd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	3314      	adds	r3, #20
 8002dde:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002de0:	633a      	str	r2, [r7, #48]	@ 0x30
 8002de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002de6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002de8:	e841 2300 	strex	r3, r2, [r1]
 8002dec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1e5      	bne.n	8002dc0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002df4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002df6:	2220      	movs	r2, #32
 8002df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d119      	bne.n	8002e38 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	330c      	adds	r3, #12
 8002e0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	e853 3f00 	ldrex	r3, [r3]
 8002e12:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f023 0310 	bic.w	r3, r3, #16
 8002e1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	330c      	adds	r3, #12
 8002e22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002e24:	61fa      	str	r2, [r7, #28]
 8002e26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e28:	69b9      	ldr	r1, [r7, #24]
 8002e2a:	69fa      	ldr	r2, [r7, #28]
 8002e2c:	e841 2300 	strex	r3, r2, [r1]
 8002e30:	617b      	str	r3, [r7, #20]
   return(result);
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1e5      	bne.n	8002e04 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d106      	bne.n	8002e54 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002e4e:	f7fd fc19 	bl	8000684 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002e52:	e002      	b.n	8002e5a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002e54:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002e56:	f7ff fef8 	bl	8002c4a <HAL_UART_RxCpltCallback>
}
 8002e5a:	bf00      	nop
 8002e5c:	3770      	adds	r7, #112	@ 0x70
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b084      	sub	sp, #16
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2201      	movs	r2, #1
 8002e74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d108      	bne.n	8002e90 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e82:	085b      	lsrs	r3, r3, #1
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	4619      	mov	r1, r3
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f7fd fbfb 	bl	8000684 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002e8e:	e002      	b.n	8002e96 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f7ff fee3 	bl	8002c5c <HAL_UART_RxHalfCpltCallback>
}
 8002e96:	bf00      	nop
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b084      	sub	sp, #16
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eae:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	bf14      	ite	ne
 8002ebe:	2301      	movne	r3, #1
 8002ec0:	2300      	moveq	r3, #0
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b21      	cmp	r3, #33	@ 0x21
 8002ed0:	d108      	bne.n	8002ee4 <UART_DMAError+0x46>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	2200      	movs	r2, #0
 8002edc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8002ede:	68b8      	ldr	r0, [r7, #8]
 8002ee0:	f000 f8c2 	bl	8003068 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	bf14      	ite	ne
 8002ef2:	2301      	movne	r3, #1
 8002ef4:	2300      	moveq	r3, #0
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b22      	cmp	r3, #34	@ 0x22
 8002f04:	d108      	bne.n	8002f18 <UART_DMAError+0x7a>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d005      	beq.n	8002f18 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8002f12:	68b8      	ldr	r0, [r7, #8]
 8002f14:	f000 f8cf 	bl	80030b6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1c:	f043 0210 	orr.w	r2, r3, #16
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f24:	68b8      	ldr	r0, [r7, #8]
 8002f26:	f7ff fea2 	bl	8002c6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f2a:	bf00      	nop
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b098      	sub	sp, #96	@ 0x60
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002f42:	68ba      	ldr	r2, [r7, #8]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	88fa      	ldrh	r2, [r7, #6]
 8002f4c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2222      	movs	r2, #34	@ 0x22
 8002f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f60:	4a3e      	ldr	r2, [pc, #248]	@ (800305c <UART_Start_Receive_DMA+0x128>)
 8002f62:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f68:	4a3d      	ldr	r2, [pc, #244]	@ (8003060 <UART_Start_Receive_DMA+0x12c>)
 8002f6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f70:	4a3c      	ldr	r2, [pc, #240]	@ (8003064 <UART_Start_Receive_DMA+0x130>)
 8002f72:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f78:	2200      	movs	r2, #0
 8002f7a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002f7c:	f107 0308 	add.w	r3, r7, #8
 8002f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	3304      	adds	r3, #4
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	88fb      	ldrh	r3, [r7, #6]
 8002f94:	f7fe fa92 	bl	80014bc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002f98:	2300      	movs	r3, #0
 8002f9a:	613b      	str	r3, [r7, #16]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	613b      	str	r3, [r7, #16]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d019      	beq.n	8002fea <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	330c      	adds	r3, #12
 8002fbc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fc0:	e853 3f00 	ldrex	r3, [r3]
 8002fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002fc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fcc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	330c      	adds	r3, #12
 8002fd4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002fd6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fda:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002fdc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fde:	e841 2300 	strex	r3, r2, [r1]
 8002fe2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8002fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1e5      	bne.n	8002fb6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	3314      	adds	r3, #20
 8002ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff4:	e853 3f00 	ldrex	r3, [r3]
 8002ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffc:	f043 0301 	orr.w	r3, r3, #1
 8003000:	657b      	str	r3, [r7, #84]	@ 0x54
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	3314      	adds	r3, #20
 8003008:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800300a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800300c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800300e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003010:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003012:	e841 2300 	strex	r3, r2, [r1]
 8003016:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1e5      	bne.n	8002fea <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	3314      	adds	r3, #20
 8003024:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	e853 3f00 	ldrex	r3, [r3]
 800302c:	617b      	str	r3, [r7, #20]
   return(result);
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003034:	653b      	str	r3, [r7, #80]	@ 0x50
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	3314      	adds	r3, #20
 800303c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800303e:	627a      	str	r2, [r7, #36]	@ 0x24
 8003040:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003042:	6a39      	ldr	r1, [r7, #32]
 8003044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003046:	e841 2300 	strex	r3, r2, [r1]
 800304a:	61fb      	str	r3, [r7, #28]
   return(result);
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1e5      	bne.n	800301e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3760      	adds	r7, #96	@ 0x60
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	08002d37 	.word	0x08002d37
 8003060:	08002e63 	.word	0x08002e63
 8003064:	08002e9f 	.word	0x08002e9f

08003068 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003068:	b480      	push	{r7}
 800306a:	b089      	sub	sp, #36	@ 0x24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	330c      	adds	r3, #12
 8003076:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	e853 3f00 	ldrex	r3, [r3]
 800307e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003086:	61fb      	str	r3, [r7, #28]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	330c      	adds	r3, #12
 800308e:	69fa      	ldr	r2, [r7, #28]
 8003090:	61ba      	str	r2, [r7, #24]
 8003092:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003094:	6979      	ldr	r1, [r7, #20]
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	e841 2300 	strex	r3, r2, [r1]
 800309c:	613b      	str	r3, [r7, #16]
   return(result);
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1e5      	bne.n	8003070 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80030ac:	bf00      	nop
 80030ae:	3724      	adds	r7, #36	@ 0x24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr

080030b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030b6:	b480      	push	{r7}
 80030b8:	b095      	sub	sp, #84	@ 0x54
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	330c      	adds	r3, #12
 80030c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030c8:	e853 3f00 	ldrex	r3, [r3]
 80030cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80030ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	330c      	adds	r3, #12
 80030dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030de:	643a      	str	r2, [r7, #64]	@ 0x40
 80030e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030e6:	e841 2300 	strex	r3, r2, [r1]
 80030ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80030ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1e5      	bne.n	80030be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	3314      	adds	r3, #20
 80030f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fa:	6a3b      	ldr	r3, [r7, #32]
 80030fc:	e853 3f00 	ldrex	r3, [r3]
 8003100:	61fb      	str	r3, [r7, #28]
   return(result);
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	64bb      	str	r3, [r7, #72]	@ 0x48
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	3314      	adds	r3, #20
 8003110:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003112:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003114:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003116:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003118:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800311a:	e841 2300 	strex	r3, r2, [r1]
 800311e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1e5      	bne.n	80030f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312a:	2b01      	cmp	r3, #1
 800312c:	d119      	bne.n	8003162 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	330c      	adds	r3, #12
 8003134:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	e853 3f00 	ldrex	r3, [r3]
 800313c:	60bb      	str	r3, [r7, #8]
   return(result);
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	f023 0310 	bic.w	r3, r3, #16
 8003144:	647b      	str	r3, [r7, #68]	@ 0x44
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	330c      	adds	r3, #12
 800314c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800314e:	61ba      	str	r2, [r7, #24]
 8003150:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003152:	6979      	ldr	r1, [r7, #20]
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	e841 2300 	strex	r3, r2, [r1]
 800315a:	613b      	str	r3, [r7, #16]
   return(result);
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1e5      	bne.n	800312e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2220      	movs	r2, #32
 8003166:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003170:	bf00      	nop
 8003172:	3754      	adds	r7, #84	@ 0x54
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr

0800317a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b084      	sub	sp, #16
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003186:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f7ff fd6a 	bl	8002c6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800319a:	bf00      	nop
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80031a2:	b480      	push	{r7}
 80031a4:	b085      	sub	sp, #20
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b21      	cmp	r3, #33	@ 0x21
 80031b4:	d13e      	bne.n	8003234 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031be:	d114      	bne.n	80031ea <UART_Transmit_IT+0x48>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	691b      	ldr	r3, [r3, #16]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d110      	bne.n	80031ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	881b      	ldrh	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	1c9a      	adds	r2, r3, #2
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	621a      	str	r2, [r3, #32]
 80031e8:	e008      	b.n	80031fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	1c59      	adds	r1, r3, #1
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6211      	str	r1, [r2, #32]
 80031f4:	781a      	ldrb	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003200:	b29b      	uxth	r3, r3
 8003202:	3b01      	subs	r3, #1
 8003204:	b29b      	uxth	r3, r3
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	4619      	mov	r1, r3
 800320a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800320c:	2b00      	cmp	r3, #0
 800320e:	d10f      	bne.n	8003230 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68da      	ldr	r2, [r3, #12]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800321e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	68da      	ldr	r2, [r3, #12]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800322e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	e000      	b.n	8003236 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003234:	2302      	movs	r3, #2
  }
}
 8003236:	4618      	mov	r0, r3
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003256:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2220      	movs	r2, #32
 800325c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f7fd fa43 	bl	80006ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3708      	adds	r7, #8
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08c      	sub	sp, #48	@ 0x30
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b22      	cmp	r3, #34	@ 0x22
 8003282:	f040 80ae 	bne.w	80033e2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800328e:	d117      	bne.n	80032c0 <UART_Receive_IT+0x50>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d113      	bne.n	80032c0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003298:	2300      	movs	r3, #0
 800329a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b8:	1c9a      	adds	r2, r3, #2
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80032be:	e026      	b.n	800330e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80032c6:	2300      	movs	r3, #0
 80032c8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032d2:	d007      	beq.n	80032e4 <UART_Receive_IT+0x74>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10a      	bne.n	80032f2 <UART_Receive_IT+0x82>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d106      	bne.n	80032f2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032ee:	701a      	strb	r2, [r3, #0]
 80032f0:	e008      	b.n	8003304 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003302:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003308:	1c5a      	adds	r2, r3, #1
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003312:	b29b      	uxth	r3, r3
 8003314:	3b01      	subs	r3, #1
 8003316:	b29b      	uxth	r3, r3
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	4619      	mov	r1, r3
 800331c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800331e:	2b00      	cmp	r3, #0
 8003320:	d15d      	bne.n	80033de <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68da      	ldr	r2, [r3, #12]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 0220 	bic.w	r2, r2, #32
 8003330:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68da      	ldr	r2, [r3, #12]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003340:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	695a      	ldr	r2, [r3, #20]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 0201 	bic.w	r2, r2, #1
 8003350:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2220      	movs	r2, #32
 8003356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003364:	2b01      	cmp	r3, #1
 8003366:	d135      	bne.n	80033d4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	330c      	adds	r3, #12
 8003374:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	e853 3f00 	ldrex	r3, [r3]
 800337c:	613b      	str	r3, [r7, #16]
   return(result);
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	f023 0310 	bic.w	r3, r3, #16
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	330c      	adds	r3, #12
 800338c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800338e:	623a      	str	r2, [r7, #32]
 8003390:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003392:	69f9      	ldr	r1, [r7, #28]
 8003394:	6a3a      	ldr	r2, [r7, #32]
 8003396:	e841 2300 	strex	r3, r2, [r1]
 800339a:	61bb      	str	r3, [r7, #24]
   return(result);
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1e5      	bne.n	800336e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0310 	and.w	r3, r3, #16
 80033ac:	2b10      	cmp	r3, #16
 80033ae:	d10a      	bne.n	80033c6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033b0:	2300      	movs	r3, #0
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	60fb      	str	r3, [r7, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80033ca:	4619      	mov	r1, r3
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f7fd f959 	bl	8000684 <HAL_UARTEx_RxEventCallback>
 80033d2:	e002      	b.n	80033da <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f7ff fc38 	bl	8002c4a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80033da:	2300      	movs	r3, #0
 80033dc:	e002      	b.n	80033e4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80033de:	2300      	movs	r3, #0
 80033e0:	e000      	b.n	80033e4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80033e2:	2302      	movs	r3, #2
  }
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3730      	adds	r7, #48	@ 0x30
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	695b      	ldr	r3, [r3, #20]
 8003418:	4313      	orrs	r3, r2
 800341a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003426:	f023 030c 	bic.w	r3, r3, #12
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	68b9      	ldr	r1, [r7, #8]
 8003430:	430b      	orrs	r3, r1
 8003432:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699a      	ldr	r2, [r3, #24]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a2c      	ldr	r2, [pc, #176]	@ (8003500 <UART_SetConfig+0x114>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d103      	bne.n	800345c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003454:	f7ff f80e 	bl	8002474 <HAL_RCC_GetPCLK2Freq>
 8003458:	60f8      	str	r0, [r7, #12]
 800345a:	e002      	b.n	8003462 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800345c:	f7fe fff6 	bl	800244c <HAL_RCC_GetPCLK1Freq>
 8003460:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	4613      	mov	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4413      	add	r3, r2
 800346a:	009a      	lsls	r2, r3, #2
 800346c:	441a      	add	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	fbb2 f3f3 	udiv	r3, r2, r3
 8003478:	4a22      	ldr	r2, [pc, #136]	@ (8003504 <UART_SetConfig+0x118>)
 800347a:	fba2 2303 	umull	r2, r3, r2, r3
 800347e:	095b      	lsrs	r3, r3, #5
 8003480:	0119      	lsls	r1, r3, #4
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	4613      	mov	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	4413      	add	r3, r2
 800348a:	009a      	lsls	r2, r3, #2
 800348c:	441a      	add	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	fbb2 f2f3 	udiv	r2, r2, r3
 8003498:	4b1a      	ldr	r3, [pc, #104]	@ (8003504 <UART_SetConfig+0x118>)
 800349a:	fba3 0302 	umull	r0, r3, r3, r2
 800349e:	095b      	lsrs	r3, r3, #5
 80034a0:	2064      	movs	r0, #100	@ 0x64
 80034a2:	fb00 f303 	mul.w	r3, r0, r3
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	3332      	adds	r3, #50	@ 0x32
 80034ac:	4a15      	ldr	r2, [pc, #84]	@ (8003504 <UART_SetConfig+0x118>)
 80034ae:	fba2 2303 	umull	r2, r3, r2, r3
 80034b2:	095b      	lsrs	r3, r3, #5
 80034b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034b8:	4419      	add	r1, r3
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	4613      	mov	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4413      	add	r3, r2
 80034c2:	009a      	lsls	r2, r3, #2
 80034c4:	441a      	add	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80034d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003504 <UART_SetConfig+0x118>)
 80034d2:	fba3 0302 	umull	r0, r3, r3, r2
 80034d6:	095b      	lsrs	r3, r3, #5
 80034d8:	2064      	movs	r0, #100	@ 0x64
 80034da:	fb00 f303 	mul.w	r3, r0, r3
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	3332      	adds	r3, #50	@ 0x32
 80034e4:	4a07      	ldr	r2, [pc, #28]	@ (8003504 <UART_SetConfig+0x118>)
 80034e6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ea:	095b      	lsrs	r3, r3, #5
 80034ec:	f003 020f 	and.w	r2, r3, #15
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	440a      	add	r2, r1
 80034f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80034f8:	bf00      	nop
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40013800 	.word	0x40013800
 8003504:	51eb851f 	.word	0x51eb851f

08003508 <memset>:
 8003508:	4603      	mov	r3, r0
 800350a:	4402      	add	r2, r0
 800350c:	4293      	cmp	r3, r2
 800350e:	d100      	bne.n	8003512 <memset+0xa>
 8003510:	4770      	bx	lr
 8003512:	f803 1b01 	strb.w	r1, [r3], #1
 8003516:	e7f9      	b.n	800350c <memset+0x4>

08003518 <__libc_init_array>:
 8003518:	b570      	push	{r4, r5, r6, lr}
 800351a:	2600      	movs	r6, #0
 800351c:	4d0c      	ldr	r5, [pc, #48]	@ (8003550 <__libc_init_array+0x38>)
 800351e:	4c0d      	ldr	r4, [pc, #52]	@ (8003554 <__libc_init_array+0x3c>)
 8003520:	1b64      	subs	r4, r4, r5
 8003522:	10a4      	asrs	r4, r4, #2
 8003524:	42a6      	cmp	r6, r4
 8003526:	d109      	bne.n	800353c <__libc_init_array+0x24>
 8003528:	f000 f828 	bl	800357c <_init>
 800352c:	2600      	movs	r6, #0
 800352e:	4d0a      	ldr	r5, [pc, #40]	@ (8003558 <__libc_init_array+0x40>)
 8003530:	4c0a      	ldr	r4, [pc, #40]	@ (800355c <__libc_init_array+0x44>)
 8003532:	1b64      	subs	r4, r4, r5
 8003534:	10a4      	asrs	r4, r4, #2
 8003536:	42a6      	cmp	r6, r4
 8003538:	d105      	bne.n	8003546 <__libc_init_array+0x2e>
 800353a:	bd70      	pop	{r4, r5, r6, pc}
 800353c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003540:	4798      	blx	r3
 8003542:	3601      	adds	r6, #1
 8003544:	e7ee      	b.n	8003524 <__libc_init_array+0xc>
 8003546:	f855 3b04 	ldr.w	r3, [r5], #4
 800354a:	4798      	blx	r3
 800354c:	3601      	adds	r6, #1
 800354e:	e7f2      	b.n	8003536 <__libc_init_array+0x1e>
 8003550:	080037c0 	.word	0x080037c0
 8003554:	080037c0 	.word	0x080037c0
 8003558:	080037c0 	.word	0x080037c0
 800355c:	080037c4 	.word	0x080037c4

08003560 <memcpy>:
 8003560:	440a      	add	r2, r1
 8003562:	4291      	cmp	r1, r2
 8003564:	f100 33ff 	add.w	r3, r0, #4294967295
 8003568:	d100      	bne.n	800356c <memcpy+0xc>
 800356a:	4770      	bx	lr
 800356c:	b510      	push	{r4, lr}
 800356e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003572:	4291      	cmp	r1, r2
 8003574:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003578:	d1f9      	bne.n	800356e <memcpy+0xe>
 800357a:	bd10      	pop	{r4, pc}

0800357c <_init>:
 800357c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800357e:	bf00      	nop
 8003580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003582:	bc08      	pop	{r3}
 8003584:	469e      	mov	lr, r3
 8003586:	4770      	bx	lr

08003588 <_fini>:
 8003588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358a:	bf00      	nop
 800358c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800358e:	bc08      	pop	{r3}
 8003590:	469e      	mov	lr, r3
 8003592:	4770      	bx	lr
