/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [6:0] _02_;
  reg [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  reg [39:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((in_data[8] | _00_) & in_data[6]);
  assign celloutsig_1_3z = ~((in_data[127] | celloutsig_1_2z[33]) & celloutsig_1_1z[2]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[4] | celloutsig_0_3z) & in_data[3]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_2z[8]) & in_data[9]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | in_data[185]) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z[1] | celloutsig_1_4z) & (in_data[130] | celloutsig_1_7z));
  assign celloutsig_1_17z = ~((celloutsig_1_13z | celloutsig_1_1z[7]) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_0_27z = ~((in_data[36] | celloutsig_0_11z[6]) & (celloutsig_0_0z[1] | celloutsig_0_7z));
  assign celloutsig_0_2z = in_data[38:30] + celloutsig_0_0z[10:2];
  assign celloutsig_0_11z = { in_data[20:18], celloutsig_0_10z, celloutsig_0_3z, _01_[2], _00_, _01_[0] } + { in_data[47:41], celloutsig_0_10z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_0z[10:7], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_3z };
  reg [2:0] _14_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 3'h0;
    else _14_ <= in_data[79:77];
  assign { _01_[2], _00_, _01_[0] } = _14_;
  assign celloutsig_0_31z = celloutsig_0_21z[3:0] & celloutsig_0_0z[11:8];
  assign celloutsig_1_7z = celloutsig_1_1z[12:0] >= in_data[155:143];
  assign celloutsig_1_11z = celloutsig_1_2z[36:33] >= celloutsig_1_2z[10:7];
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_3z } >= { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_2z[3:1], celloutsig_0_3z } >= { _00_, _01_[0], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_35z = - celloutsig_0_0z[7:4];
  assign celloutsig_1_1z = - in_data[121:107];
  assign celloutsig_0_21z = - { in_data[41:38], celloutsig_0_5z };
  assign celloutsig_0_36z = _02_[3:0] !== { celloutsig_0_31z[3:1], celloutsig_0_12z };
  assign celloutsig_0_12z = celloutsig_0_0z[11:6] !== { celloutsig_0_11z[7:5], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_10z = & celloutsig_1_2z[23:14];
  assign celloutsig_1_18z = & { celloutsig_1_17z, celloutsig_1_2z[22:20] };
  assign celloutsig_0_10z = & { _01_[2], _01_[0], celloutsig_0_7z, celloutsig_0_4z, _00_ };
  assign celloutsig_1_19z = ~((celloutsig_1_8z & celloutsig_1_1z[10]) | celloutsig_1_18z);
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[20:8];
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 40'h0000000000;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[181:142];
  assign { _01_[7:3], _01_[1] } = { in_data[20:18], celloutsig_0_10z, celloutsig_0_3z, _00_ };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
