// Seed: 1905908472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    inout tri1 id_2
    , id_16,
    output supply0 id_3
    , id_17,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri id_14
);
  id_18(
      .id_0(id_10), .id_1(1), .id_2(), .id_3(1'b0)
  ); module_0(
      id_16, id_17, id_16, id_17
  );
endmodule
