#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16714b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1665d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x16a6db0 .functor NOT 1, L_0x16a80b0, C4<0>, C4<0>, C4<0>;
L_0x16a7de0 .functor XOR 1, L_0x16a7bf0, L_0x16a7d40, C4<0>, C4<0>;
L_0x16a7fa0 .functor XOR 1, L_0x16a7de0, L_0x16a7ed0, C4<0>, C4<0>;
v0x16a61c0_0 .net *"_ivl_10", 0 0, L_0x16a7ed0;  1 drivers
v0x16a62c0_0 .net *"_ivl_12", 0 0, L_0x16a7fa0;  1 drivers
v0x16a63a0_0 .net *"_ivl_2", 0 0, L_0x16a7b30;  1 drivers
v0x16a6460_0 .net *"_ivl_4", 0 0, L_0x16a7bf0;  1 drivers
v0x16a6540_0 .net *"_ivl_6", 0 0, L_0x16a7d40;  1 drivers
v0x16a6620_0 .net *"_ivl_8", 0 0, L_0x16a7de0;  1 drivers
v0x16a6700_0 .var "clk", 0 0;
v0x16a67a0_0 .var/2u "stats1", 159 0;
v0x16a6860_0 .var/2u "strobe", 0 0;
v0x16a69b0_0 .net "tb_match", 0 0, L_0x16a80b0;  1 drivers
v0x16a6a70_0 .net "tb_mismatch", 0 0, L_0x16a6db0;  1 drivers
v0x16a6b30_0 .net "x", 0 0, v0x16a3ae0_0;  1 drivers
v0x16a6bd0_0 .net "y", 0 0, v0x16a3ba0_0;  1 drivers
v0x16a6c70_0 .net "z_dut", 0 0, L_0x16a7a70;  1 drivers
v0x16a6d10_0 .net "z_ref", 0 0, L_0x16a6ec0;  1 drivers
L_0x16a7b30 .concat [ 1 0 0 0], L_0x16a6ec0;
L_0x16a7bf0 .concat [ 1 0 0 0], L_0x16a6ec0;
L_0x16a7d40 .concat [ 1 0 0 0], L_0x16a7a70;
L_0x16a7ed0 .concat [ 1 0 0 0], L_0x16a6ec0;
L_0x16a80b0 .cmp/eeq 1, L_0x16a7b30, L_0x16a7fa0;
S_0x167a2b0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1665d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16a6e20 .functor NOT 1, v0x16a3ba0_0, C4<0>, C4<0>, C4<0>;
L_0x16a6ec0 .functor OR 1, v0x16a3ae0_0, L_0x16a6e20, C4<0>, C4<0>;
v0x1672aa0_0 .net *"_ivl_0", 0 0, L_0x16a6e20;  1 drivers
v0x1672b40_0 .net "x", 0 0, v0x16a3ae0_0;  alias, 1 drivers
v0x16a35e0_0 .net "y", 0 0, v0x16a3ba0_0;  alias, 1 drivers
v0x16a3680_0 .net "z", 0 0, L_0x16a6ec0;  alias, 1 drivers
S_0x16a37c0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1665d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x16a3a00_0 .net "clk", 0 0, v0x16a6700_0;  1 drivers
v0x16a3ae0_0 .var "x", 0 0;
v0x16a3ba0_0 .var "y", 0 0;
E_0x164f0d0 .event negedge, v0x16a3a00_0;
E_0x164f250/0 .event negedge, v0x16a3a00_0;
E_0x164f250/1 .event posedge, v0x16a3a00_0;
E_0x164f250 .event/or E_0x164f250/0, E_0x164f250/1;
S_0x16a3c40 .scope module, "top_module1" "top_module" 3 76, 4 25 0, S_0x1665d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16a77d0 .functor XOR 1, L_0x16a6fc0, L_0x16a7570, C4<0>, C4<0>;
L_0x16a7890 .functor AND 1, L_0x16a72e0, L_0x16a76a0, C4<1>, C4<1>;
L_0x16a7a70/d .functor XOR 1, L_0x16a77d0, L_0x16a7890, C4<0>, C4<0>;
L_0x16a7a70 .delay 1 (1000000000000,1000000000000,1000000000000) L_0x16a7a70/d;
v0x16a5690_0 .net *"_ivl_0", 0 0, L_0x16a77d0;  1 drivers
v0x16a5770_0 .net *"_ivl_2", 0 0, L_0x16a7890;  1 drivers
v0x16a5850_0 .net "a1_z", 0 0, L_0x16a6fc0;  1 drivers
v0x16a5970_0 .net "a2_z", 0 0, L_0x16a72e0;  1 drivers
v0x16a5a60_0 .net "b1_z", 0 0, L_0x16a7570;  1 drivers
v0x16a5ba0_0 .net "b2_z", 0 0, L_0x16a76a0;  1 drivers
v0x16a5c90_0 .net "x", 0 0, v0x16a3ae0_0;  alias, 1 drivers
v0x16a5d30_0 .net "y", 0 0, v0x16a3ba0_0;  alias, 1 drivers
v0x16a5e60_0 .net "z", 0 0, L_0x16a7a70;  alias, 1 drivers
S_0x16a3e20 .scope module, "a1" "A" 4 33, 4 1 0, S_0x16a3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16a6f30 .functor XOR 1, v0x16a3ae0_0, v0x16a3ba0_0, C4<0>, C4<0>;
L_0x16a6fc0/d .functor AND 1, L_0x16a6f30, v0x16a3ae0_0, C4<1>, C4<1>;
L_0x16a6fc0 .delay 1 (1000000000000,1000000000000,1000000000000) L_0x16a6fc0/d;
v0x16a4090_0 .net *"_ivl_0", 0 0, L_0x16a6f30;  1 drivers
v0x16a4190_0 .net "x", 0 0, v0x16a3ae0_0;  alias, 1 drivers
v0x16a42a0_0 .net "y", 0 0, v0x16a3ba0_0;  alias, 1 drivers
v0x16a4390_0 .net "z", 0 0, L_0x16a6fc0;  alias, 1 drivers
S_0x16a4490 .scope module, "a2" "A" 4 39, 4 1 0, S_0x16a3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16a7250 .functor XOR 1, v0x16a3ae0_0, v0x16a3ba0_0, C4<0>, C4<0>;
L_0x16a72e0/d .functor AND 1, L_0x16a7250, v0x16a3ae0_0, C4<1>, C4<1>;
L_0x16a72e0 .delay 1 (1000000000000,1000000000000,1000000000000) L_0x16a72e0/d;
v0x16a46e0_0 .net *"_ivl_0", 0 0, L_0x16a7250;  1 drivers
v0x16a47e0_0 .net "x", 0 0, v0x16a3ae0_0;  alias, 1 drivers
v0x16a48a0_0 .net "y", 0 0, v0x16a3ba0_0;  alias, 1 drivers
v0x16a4940_0 .net "z", 0 0, L_0x16a72e0;  alias, 1 drivers
S_0x16a4a40 .scope module, "b1" "B" 4 45, 4 10 0, S_0x16a3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16a7570/d .functor BUFZ 1, v0x16a4f70_0, C4<0>, C4<0>, C4<0>;
L_0x16a7570 .delay 1 (1000000000000,1000000000000,1000000000000) L_0x16a7570/d;
v0x16a4ce0_0 .net "x", 0 0, L_0x16a6fc0;  alias, 1 drivers
v0x16a4dd0_0 .net "y", 0 0, L_0x16a7570;  alias, 1 drivers
v0x16a4e70_0 .net "z", 0 0, L_0x16a7570;  alias, 1 drivers
v0x16a4f70_0 .var "z_reg", 0 0;
E_0x16516b0 .event anyedge, v0x16a4390_0, v0x16a4dd0_0, v0x16a4f70_0;
S_0x16a5070 .scope module, "b2" "B" 4 51, 4 10 0, S_0x16a3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16a76a0/d .functor BUFZ 1, v0x16a5590_0, C4<0>, C4<0>, C4<0>;
L_0x16a76a0 .delay 1 (1000000000000,1000000000000,1000000000000) L_0x16a76a0/d;
v0x16a5300_0 .net "x", 0 0, L_0x16a72e0;  alias, 1 drivers
v0x16a53f0_0 .net "y", 0 0, L_0x16a76a0;  alias, 1 drivers
v0x16a5490_0 .net "z", 0 0, L_0x16a76a0;  alias, 1 drivers
v0x16a5590_0 .var "z_reg", 0 0;
E_0x16629f0 .event anyedge, v0x16a4940_0, v0x16a53f0_0, v0x16a5590_0;
S_0x16a6010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1665d40;
 .timescale -12 -12;
E_0x1686160 .event anyedge, v0x16a6860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16a6860_0;
    %nor/r;
    %assign/vec4 v0x16a6860_0, 0;
    %wait E_0x1686160;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16a37c0;
T_1 ;
    %wait E_0x164f250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x16a3ba0_0, 0;
    %assign/vec4 v0x16a3ae0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x16a37c0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x164f0d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x16a4a40;
T_3 ;
    %wait E_0x16516b0;
    %delay 658067456, 1164;
    %load/vec4 v0x16a4ce0_0;
    %load/vec4 v0x16a4dd0_0;
    %and;
    %load/vec4 v0x16a4f70_0;
    %or;
    %store/vec4 v0x16a4f70_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x16a5070;
T_4 ;
    %wait E_0x16629f0;
    %delay 658067456, 1164;
    %load/vec4 v0x16a5300_0;
    %load/vec4 v0x16a53f0_0;
    %and;
    %load/vec4 v0x16a5590_0;
    %or;
    %store/vec4 v0x16a5590_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1665d40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a6700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a6860_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1665d40;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x16a6700_0;
    %inv;
    %store/vec4 v0x16a6700_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1665d40;
T_7 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16a3a00_0, v0x16a6a70_0, v0x16a6b30_0, v0x16a6bd0_0, v0x16a6d10_0, v0x16a6c70_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1665d40;
T_8 ;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1665d40;
T_9 ;
    %wait E_0x164f250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a67a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a67a0_0, 4, 32;
    %load/vec4 v0x16a69b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a67a0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a67a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a67a0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x16a6d10_0;
    %load/vec4 v0x16a6d10_0;
    %load/vec4 v0x16a6c70_0;
    %xor;
    %load/vec4 v0x16a6d10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a67a0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x16a67a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a67a0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/mt2015_q4/iter4/response4/top_module.sv";
