// Seed: 2859271964
module module_0 (
    input tri0 id_0,
    input wire id_1
);
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input uwire id_2,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5
);
  always @(posedge id_4) $display(1);
  wire id_7;
  assign id_0 = 1 - 1;
  module_0(
      id_4, id_5
  );
  assign id_3 = 1 == id_4;
  assign id_0 = id_5;
  tri0 id_8;
  always @(*) begin
    $display(1, id_5, id_8);
  end
endmodule
