{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:43:30 2011 " "Info: Processing started: Thu May 19 15:43:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj2 -c proj2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj2 -c proj2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Project1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project1 " "Info: Found entity 1: Project1" {  } { { "Project1.bdf" "" { Schematic "X:/cs154/proj2/Project1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "lpm_ff0.v" "" { Text "X:/cs154/proj2/lpm_ff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Info: Found entity 1: lpm_ff1" {  } { { "lpm_ff1.v" "" { Text "X:/cs154/proj2/lpm_ff1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchstore.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fetchstore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetchstore " "Info: Found entity 1: fetchstore" {  } { { "fetchstore.bdf" "" { Schematic "X:/cs154/proj2/fetchstore.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitter " "Info: Found entity 1: splitter" {  } { { "splitter.v" "" { Text "X:/cs154/proj2/splitter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.v" "" { Text "X:/cs154/proj2/lpm_dff2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_Ex.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ID_Ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Info: Found entity 1: ID_Ex" {  } { { "ID_Ex.bdf" "" { Schematic "X:/cs154/proj2/ID_Ex.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff4 " "Info: Found entity 1: lpm_dff4" {  } { { "lpm_dff4.v" "" { Text "X:/cs154/proj2/lpm_dff4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ex_Mem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Ex_Mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ex_Mem " "Info: Found entity 1: Ex_Mem" {  } { { "Ex_Mem.bdf" "" { Schematic "X:/cs154/proj2/Ex_Mem.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem_WB.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mem_WB.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_WB " "Info: Found entity 1: Mem_WB" {  } { { "Mem_WB.bdf" "" { Schematic "X:/cs154/proj2/Mem_WB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff5 " "Info: Found entity 1: lpm_dff5" {  } { { "lpm_dff5.v" "" { Text "X:/cs154/proj2/lpm_dff5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff6 " "Info: Found entity 1: lpm_dff6" {  } { { "lpm_dff6.v" "" { Text "X:/cs154/proj2/lpm_dff6.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff7.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff7 " "Info: Found entity 1: lpm_dff7" {  } { { "lpm_dff7.v" "" { Text "X:/cs154/proj2/lpm_dff7.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchpipe.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fetchpipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetchpipe " "Info: Found entity 1: fetchpipe" {  } { { "fetchpipe.bdf" "" { Schematic "X:/cs154/proj2/fetchpipe.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilepipe.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfilepipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfilepipe " "Info: Found entity 1: regfilepipe" {  } { { "regfilepipe.bdf" "" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alupipe.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alupipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alupipe " "Info: Found entity 1: alupipe" {  } { { "alupipe.bdf" "" { Schematic "X:/cs154/proj2/alupipe.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file proj2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj2 " "Info: Found entity 1: proj2" {  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_constant4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Info: Found entity 1: lpm_constant4" {  } { { "lpm_constant4.v" "" { Text "X:/cs154/proj2/lpm_constant4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info: Found entity 1: lpm_mux6" {  } { { "lpm_mux6.v" "" { Text "X:/cs154/proj2/lpm_mux6.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_constant5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Info: Found entity 1: lpm_constant5" {  } { { "lpm_constant5.v" "" { Text "X:/cs154/proj2/lpm_constant5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file forwardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardunit " "Info: Found entity 1: forwardunit" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Info: Found entity 1: hazard" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prehazard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file prehazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 prehazard " "Info: Found entity 1: prehazard" {  } { { "prehazard.v" "" { Text "X:/cs154/proj2/prehazard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_add_sub2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub2 " "Info: Found entity 1: lpm_add_sub2" {  } { { "lpm_add_sub2.v" "" { Text "X:/cs154/proj2/lpm_add_sub2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_constant6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant6 " "Info: Found entity 1: lpm_constant6" {  } { { "lpm_constant6.v" "" { Text "X:/cs154/proj2/lpm_constant6.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj2 " "Info: Elaborating entity \"proj2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "result\[7..0\] " "Warning: Pin \"result\[7..0\]\" overlaps another pin, block, or symbol" {  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_add_sub2 inst12 " "Warning: Block or symbol \"lpm_add_sub2\" of instance \"inst12\" overlaps another block or symbol" {  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 152 2672 2832 248 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "forwardunit inst27 " "Warning: Block or symbol \"forwardunit\" of instance \"inst27\" overlaps another block or symbol" {  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 2080 2200 736 "inst27" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfilepipe regfilepipe:inst26 " "Info: Elaborating entity \"regfilepipe\" for hierarchy \"regfilepipe:inst26\"" {  } { { "proj2.bdf" "inst26" { Schematic "X:/cs154/proj2/proj2.bdf" { { 184 672 904 664 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.v 1 1 " "Warning: Using design file decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfilepipe:inst26\|decoder:inst " "Info: Elaborating entity \"decoder\" for hierarchy \"regfilepipe:inst26\|decoder:inst\"" {  } { { "regfilepipe.bdf" "inst" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 256 648 808 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stall decoder.v(15) " "Warning (10235): Verilog HDL Always Construct warning at decoder.v(15): variable \"stall\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(28) " "Warning (10270): Verilog HDL Case Statement warning at decoder.v(28): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwr decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"memwr\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memrd decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"memrd\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrc decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"alusrc\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btype decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"btype\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwr decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"regwr\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jal decoder.v(13) " "Warning (10240): Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"jal\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jal decoder.v(13) " "Info (10041): Inferred latch for \"jal\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwr decoder.v(13) " "Info (10041): Inferred latch for \"regwr\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst decoder.v(13) " "Info (10041): Inferred latch for \"regdst\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btype\[0\] decoder.v(13) " "Info (10041): Inferred latch for \"btype\[0\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btype\[1\] decoder.v(13) " "Info (10041): Inferred latch for \"btype\[1\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc decoder.v(13) " "Info (10041): Inferred latch for \"alusrc\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memrd decoder.v(13) " "Info (10041): Inferred latch for \"memrd\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg decoder.v(13) " "Info (10041): Inferred latch for \"memtoreg\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr decoder.v(13) " "Info (10041): Inferred latch for \"memwr\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] decoder.v(13) " "Info (10041): Inferred latch for \"aluop\[0\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] decoder.v(13) " "Info (10041): Inferred latch for \"aluop\[1\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] decoder.v(13) " "Info (10041): Inferred latch for \"aluop\[2\]\" at decoder.v(13)" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff4 regfilepipe:inst26\|lpm_dff4:inst11 " "Info: Elaborating entity \"lpm_dff4\" for hierarchy \"regfilepipe:inst26\|lpm_dff4:inst11\"" {  } { { "regfilepipe.bdf" "inst11" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 640 1232 1312 784 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff4.v" "lpm_ff_component" { Text "X:/cs154/proj2/lpm_dff4.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff4.v" "" { Text "X:/cs154/proj2/lpm_dff4.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff4.v" "" { Text "X:/cs154/proj2/lpm_dff4.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard regfilepipe:inst26\|hazard:inst19 " "Info: Elaborating entity \"hazard\" for hierarchy \"regfilepipe:inst26\|hazard:inst19\"" {  } { { "regfilepipe.bdf" "inst19" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 984 800 928 1112 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stallin hazard.v(20) " "Warning (10235): Verilog HDL Always Construct warning at hazard.v(20): variable \"stallin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "diff hazard.v(35) " "Warning (10235): Verilog HDL Always Construct warning at hazard.v(35): variable \"diff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diff hazard.v(18) " "Warning (10240): Verilog HDL Always Construct warning at hazard.v(18): inferring latch(es) for variable \"diff\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff hazard.v(18) " "Info (10041): Inferred latch for \"diff\" at hazard.v(18)" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prehazard regfilepipe:inst26\|prehazard:inst7 " "Info: Elaborating entity \"prehazard\" for hierarchy \"regfilepipe:inst26\|prehazard:inst7\"" {  } { { "regfilepipe.bdf" "inst7" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 984 528 704 1144 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter regfilepipe:inst26\|splitter:inst1 " "Info: Elaborating entity \"splitter\" for hierarchy \"regfilepipe:inst26\|splitter:inst1\"" {  } { { "regfilepipe.bdf" "inst1" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 352 416 568 512 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.bdf 1 1 " "Warning: Using design file regfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "X:/cs154/proj2/regfile.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfilepipe:inst26\|regfile:inst5 " "Info: Elaborating entity \"regfile\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\"" {  } { { "regfilepipe.bdf" "inst5" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 488 808 992 648 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "X:/cs154/proj2/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "lpm_mux2 " "Warning (12300): Found the following files while searching for definition of entity \"lpm_mux2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "lpm_mux2.v " "Warning: File: lpm_mux2.v" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0 -1}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\"" {  } { { "regfile.bdf" "inst27" { Schematic "X:/cs154/proj2/regfile.bdf" { { -504 1224 1368 56 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "X:/cs154/proj2/lpm_mux2.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "X:/cs154/proj2/lpm_mux2.tdf" 79 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "X:/cs154/proj2/lpm_mux2.tdf" 79 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "X:/cs154/proj2/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lpc regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\|lpm_mux:lpm_mux_component\|mux_lpc:auto_generated " "Info: Elaborating entity \"mux_lpc\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_mux2:inst27\|lpm_mux:lpm_mux_component\|mux_lpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff3.tdf 1 1 " "Warning: Using design file lpm_dff3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.tdf" "" { Text "X:/cs154/proj2/lpm_dff3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff3 regfilepipe:inst26\|regfile:inst5\|lpm_dff3:zero " "Info: Elaborating entity \"lpm_dff3\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_dff3:zero\"" {  } { { "regfile.bdf" "zero" { Schematic "X:/cs154/proj2/regfile.bdf" { { 240 304 448 352 "zero" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff regfilepipe:inst26\|regfile:inst5\|lpm_dff3:zero\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_dff3:zero\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "lpm_ff_component" { Text "X:/cs154/proj2/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|regfile:inst5\|lpm_dff3:zero\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|regfile:inst5\|lpm_dff3:zero\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "" { Text "X:/cs154/proj2/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|regfile:inst5\|lpm_dff3:zero\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|regfile:inst5\|lpm_dff3:zero\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff3.tdf" "" { Text "X:/cs154/proj2/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.tdf 1 1 " "Warning: Using design file lpm_decode1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.tdf" "" { Text "X:/cs154/proj2/lpm_decode1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\"" {  } { { "regfile.bdf" "inst" { Schematic "X:/cs154/proj2/regfile.bdf" { { 2680 -576 -448 3240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.tdf" "lpm_decode_component" { Text "X:/cs154/proj2/lpm_decode1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.tdf" "" { Text "X:/cs154/proj2/lpm_decode1.tdf" 79 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Info: Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.tdf" "" { Text "X:/cs154/proj2/lpm_decode1.tdf" 79 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ktf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ktf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ktf " "Info: Found entity 1: decode_ktf" {  } { { "db/decode_ktf.tdf" "" { Text "X:/cs154/proj2/db/decode_ktf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ktf regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated " "Info: Elaborating entity \"decode_ktf\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant3.tdf 1 1 " "Warning: Using design file lpm_constant3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Info: Found entity 1: lpm_constant3" {  } { { "lpm_constant3.tdf" "" { Text "X:/cs154/proj2/lpm_constant3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant3 regfilepipe:inst26\|regfile:inst5\|lpm_constant3:z " "Info: Elaborating entity \"lpm_constant3\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_constant3:z\"" {  } { { "regfile.bdf" "z" { Schematic "X:/cs154/proj2/regfile.bdf" { { 248 152 248 296 "z" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant regfilepipe:inst26\|regfile:inst5\|lpm_constant3:z\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_constant3:z\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant3.tdf" "lpm_constant_component" { Text "X:/cs154/proj2/lpm_constant3.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|regfile:inst5\|lpm_constant3:z\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|regfile:inst5\|lpm_constant3:z\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant3.tdf" "" { Text "X:/cs154/proj2/lpm_constant3.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|regfile:inst5\|lpm_constant3:z\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|regfile:inst5\|lpm_constant3:z\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Info: Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant3.tdf" "" { Text "X:/cs154/proj2/lpm_constant3.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux3.tdf 1 1 " "Warning: Using design file lpm_mux3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "X:/cs154/proj2/lpm_mux3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux3 regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25 " "Info: Elaborating entity \"lpm_mux3\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\"" {  } { { "regfile.bdf" "inst25" { Schematic "X:/cs154/proj2/regfile.bdf" { { 4888 64 144 5024 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux3.tdf" "lpm_mux_component" { Text "X:/cs154/proj2/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux3.tdf" "" { Text "X:/cs154/proj2/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux3.tdf" "" { Text "X:/cs154/proj2/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_unc " "Info: Found entity 1: mux_unc" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_unc regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated " "Info: Elaborating entity \"mux_unc\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant0.tdf 1 1 " "Warning: Using design file lpm_constant0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.tdf" "" { Text "X:/cs154/proj2/lpm_constant0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "lpm_constant0 " "Warning (12300): Found the following files while searching for definition of entity \"lpm_constant0\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "lpm_constant0.v " "Warning: File: lpm_constant0.v" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0 -1}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 regfilepipe:inst26\|regfile:inst5\|lpm_constant0:inst24 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"regfilepipe:inst26\|regfile:inst5\|lpm_constant0:inst24\"" {  } { { "regfile.bdf" "inst24" { Schematic "X:/cs154/proj2/regfile.bdf" { { 5112 56 104 5208 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub1.v 1 1 " "Warning: Using design file lpm_add_sub1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.v" "" { Text "X:/cs154/proj2/lpm_add_sub1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 regfilepipe:inst26\|lpm_add_sub1:inst3 " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"regfilepipe:inst26\|lpm_add_sub1:inst3\"" {  } { { "regfilepipe.bdf" "inst3" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 1256 784 944 1352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub regfilepipe:inst26\|lpm_add_sub1:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"regfilepipe:inst26\|lpm_add_sub1:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.v" "lpm_add_sub_component" { Text "X:/cs154/proj2/lpm_add_sub1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|lpm_add_sub1:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|lpm_add_sub1:inst3\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.v" "" { Text "X:/cs154/proj2/lpm_add_sub1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|lpm_add_sub1:inst3\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|lpm_add_sub1:inst3\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.v" "" { Text "X:/cs154/proj2/lpm_add_sub1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_elh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_elh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_elh " "Info: Found entity 1: add_sub_elh" {  } { { "db/add_sub_elh.tdf" "" { Text "X:/cs154/proj2/db/add_sub_elh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_elh regfilepipe:inst26\|lpm_add_sub1:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated " "Info: Elaborating entity \"add_sub_elh\" for hierarchy \"regfilepipe:inst26\|lpm_add_sub1:inst3\|lpm_add_sub:lpm_add_sub_component\|add_sub_elh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift0.v 1 1 " "Warning: Using design file lpm_clshift0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Info: Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.v" "" { Text "X:/cs154/proj2/lpm_clshift0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 regfilepipe:inst26\|lpm_clshift0:inst4 " "Info: Elaborating entity \"lpm_clshift0\" for hierarchy \"regfilepipe:inst26\|lpm_clshift0:inst4\"" {  } { { "regfilepipe.bdf" "inst4" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 1328 536 712 1408 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift regfilepipe:inst26\|lpm_clshift0:inst4\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"regfilepipe:inst26\|lpm_clshift0:inst4\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.v" "lpm_clshift_component" { Text "X:/cs154/proj2/lpm_clshift0.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|lpm_clshift0:inst4\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|lpm_clshift0:inst4\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.v" "" { Text "X:/cs154/proj2/lpm_clshift0.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|lpm_clshift0:inst4\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|lpm_clshift0:inst4\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Info: Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Info: Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift0.v" "" { Text "X:/cs154/proj2/lpm_clshift0.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ejb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_ejb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ejb " "Info: Found entity 1: lpm_clshift_ejb" {  } { { "db/lpm_clshift_ejb.tdf" "" { Text "X:/cs154/proj2/db/lpm_clshift_ejb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ejb regfilepipe:inst26\|lpm_clshift0:inst4\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ejb:auto_generated " "Info: Elaborating entity \"lpm_clshift_ejb\" for hierarchy \"regfilepipe:inst26\|lpm_clshift0:inst4\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ejb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "truncate.v 1 1 " "Warning: Using design file truncate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 truncate " "Info: Found entity 1: truncate" {  } { { "truncate.v" "" { Text "X:/cs154/proj2/truncate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "truncate regfilepipe:inst26\|truncate:inst16 " "Info: Elaborating entity \"truncate\" for hierarchy \"regfilepipe:inst26\|truncate:inst16\"" {  } { { "regfilepipe.bdf" "inst16" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 640 528 680 736 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant1.v 1 1 " "Warning: Using design file lpm_constant1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info: Found entity 1: lpm_constant1" {  } { { "lpm_constant1.v" "" { Text "X:/cs154/proj2/lpm_constant1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 regfilepipe:inst26\|lpm_constant1:inst9 " "Info: Elaborating entity \"lpm_constant1\" for hierarchy \"regfilepipe:inst26\|lpm_constant1:inst9\"" {  } { { "regfilepipe.bdf" "inst9" { Schematic "X:/cs154/proj2/regfilepipe.bdf" { { 1360 328 424 1408 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant regfilepipe:inst26\|lpm_constant1:inst9\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"regfilepipe:inst26\|lpm_constant1:inst9\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant1.v" "lpm_constant_component" { Text "X:/cs154/proj2/lpm_constant1.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilepipe:inst26\|lpm_constant1:inst9\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"regfilepipe:inst26\|lpm_constant1:inst9\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant1.v" "" { Text "X:/cs154/proj2/lpm_constant1.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilepipe:inst26\|lpm_constant1:inst9\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"regfilepipe:inst26\|lpm_constant1:inst9\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Info: Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant1.v" "" { Text "X:/cs154/proj2/lpm_constant1.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_WB Mem_WB:inst5 " "Info: Elaborating entity \"Mem_WB\" for hierarchy \"Mem_WB:inst5\"" {  } { { "proj2.bdf" "inst5" { Schematic "X:/cs154/proj2/proj2.bdf" { { 176 2352 2560 400 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_dff4 inst2 " "Warning: Block or symbol \"lpm_dff4\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Mem_WB.bdf" "" { Schematic "X:/cs154/proj2/Mem_WB.bdf" { { 728 264 408 808 "inst2" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.v 1 1 " "Warning: Using design file lpm_dff0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "X:/cs154/proj2/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 Mem_WB:inst5\|lpm_dff0:inst1 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"Mem_WB:inst5\|lpm_dff0:inst1\"" {  } { { "Mem_WB.bdf" "inst1" { Schematic "X:/cs154/proj2/Mem_WB.bdf" { { 624 216 360 704 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Mem_WB:inst5\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"Mem_WB:inst5\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.v" "lpm_ff_component" { Text "X:/cs154/proj2/lpm_dff0.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem_WB:inst5\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mem_WB:inst5\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.v" "" { Text "X:/cs154/proj2/lpm_dff0.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem_WB:inst5\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"Mem_WB:inst5\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.v" "" { Text "X:/cs154/proj2/lpm_dff0.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff7 Mem_WB:inst5\|lpm_dff7:inst26 " "Info: Elaborating entity \"lpm_dff7\" for hierarchy \"Mem_WB:inst5\|lpm_dff7:inst26\"" {  } { { "Mem_WB.bdf" "inst26" { Schematic "X:/cs154/proj2/Mem_WB.bdf" { { 504 200 344 584 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Mem_WB:inst5\|lpm_dff7:inst26\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"Mem_WB:inst5\|lpm_dff7:inst26\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff7.v" "lpm_ff_component" { Text "X:/cs154/proj2/lpm_dff7.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem_WB:inst5\|lpm_dff7:inst26\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mem_WB:inst5\|lpm_dff7:inst26\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff7.v" "" { Text "X:/cs154/proj2/lpm_dff7.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem_WB:inst5\|lpm_dff7:inst26\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"Mem_WB:inst5\|lpm_dff7:inst26\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff7.v" "" { Text "X:/cs154/proj2/lpm_dff7.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 Mem_WB:inst5\|lpm_dff2:inst5 " "Info: Elaborating entity \"lpm_dff2\" for hierarchy \"Mem_WB:inst5\|lpm_dff2:inst5\"" {  } { { "Mem_WB.bdf" "inst5" { Schematic "X:/cs154/proj2/Mem_WB.bdf" { { 1072 216 360 1152 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.v" "lpm_ff_component" { Text "X:/cs154/proj2/lpm_dff2.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.v" "" { Text "X:/cs154/proj2/lpm_dff2.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff2.v" "" { Text "X:/cs154/proj2/lpm_dff2.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Ex ID_Ex:inst3 " "Info: Elaborating entity \"ID_Ex\" for hierarchy \"ID_Ex:inst3\"" {  } { { "proj2.bdf" "inst3" { Schematic "X:/cs154/proj2/proj2.bdf" { { 168 1032 1224 520 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff5 ID_Ex:inst3\|lpm_dff5:inst31 " "Info: Elaborating entity \"lpm_dff5\" for hierarchy \"ID_Ex:inst3\|lpm_dff5:inst31\"" {  } { { "ID_Ex.bdf" "inst31" { Schematic "X:/cs154/proj2/ID_Ex.bdf" { { 360 104 248 440 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ID_Ex:inst3\|lpm_dff5:inst31\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ID_Ex:inst3\|lpm_dff5:inst31\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff5.v" "lpm_ff_component" { Text "X:/cs154/proj2/lpm_dff5.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Ex:inst3\|lpm_dff5:inst31\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ID_Ex:inst3\|lpm_dff5:inst31\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff5.v" "" { Text "X:/cs154/proj2/lpm_dff5.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Ex:inst3\|lpm_dff5:inst31\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ID_Ex:inst3\|lpm_dff5:inst31\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff5.v" "" { Text "X:/cs154/proj2/lpm_dff5.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff6 ID_Ex:inst3\|lpm_dff6:inst36 " "Info: Elaborating entity \"lpm_dff6\" for hierarchy \"ID_Ex:inst3\|lpm_dff6:inst36\"" {  } { { "ID_Ex.bdf" "inst36" { Schematic "X:/cs154/proj2/ID_Ex.bdf" { { 840 120 264 920 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ID_Ex:inst3\|lpm_dff6:inst36\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ID_Ex:inst3\|lpm_dff6:inst36\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff6.v" "lpm_ff_component" { Text "X:/cs154/proj2/lpm_dff6.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Ex:inst3\|lpm_dff6:inst36\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ID_Ex:inst3\|lpm_dff6:inst36\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff6.v" "" { Text "X:/cs154/proj2/lpm_dff6.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Ex:inst3\|lpm_dff6:inst36\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ID_Ex:inst3\|lpm_dff6:inst36\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff6.v" "" { Text "X:/cs154/proj2/lpm_dff6.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alupipe alupipe:inst2 " "Info: Elaborating entity \"alupipe\" for hierarchy \"alupipe:inst2\"" {  } { { "proj2.bdf" "inst2" { Schematic "X:/cs154/proj2/proj2.bdf" { { 168 1296 1504 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Warning: Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alupipe:inst2\|alu:inst8 " "Info: Elaborating entity \"alu\" for hierarchy \"alupipe:inst2\|alu:inst8\"" {  } { { "alupipe.bdf" "inst8" { Schematic "X:/cs154/proj2/alupipe.bdf" { { 312 568 736 408 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(11) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(11): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(9) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(9) " "Info (10041): Inferred latch for \"result\[0\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(9) " "Info (10041): Inferred latch for \"result\[1\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(9) " "Info (10041): Inferred latch for \"result\[2\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(9) " "Info (10041): Inferred latch for \"result\[3\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(9) " "Info (10041): Inferred latch for \"result\[4\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(9) " "Info (10041): Inferred latch for \"result\[5\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(9) " "Info (10041): Inferred latch for \"result\[6\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(9) " "Info (10041): Inferred latch for \"result\[7\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux4.v 1 1 " "Warning: Using design file lpm_mux4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.v" "" { Text "X:/cs154/proj2/lpm_mux4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 alupipe:inst2\|lpm_mux4:inst " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"alupipe:inst2\|lpm_mux4:inst\"" {  } { { "alupipe.bdf" "inst" { Schematic "X:/cs154/proj2/alupipe.bdf" { { 280 296 432 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux alupipe:inst2\|lpm_mux4:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"alupipe:inst2\|lpm_mux4:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.v" "lpm_mux_component" { Text "X:/cs154/proj2/lpm_mux4.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alupipe:inst2\|lpm_mux4:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"alupipe:inst2\|lpm_mux4:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.v" "" { Text "X:/cs154/proj2/lpm_mux4.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alupipe:inst2\|lpm_mux4:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"alupipe:inst2\|lpm_mux4:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.v" "" { Text "X:/cs154/proj2/lpm_mux4.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux5.v 1 1 " "Warning: Using design file lpm_mux5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.v" "" { Text "X:/cs154/proj2/lpm_mux5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux5 alupipe:inst2\|lpm_mux5:inst10 " "Info: Elaborating entity \"lpm_mux5\" for hierarchy \"alupipe:inst2\|lpm_mux5:inst10\"" {  } { { "alupipe.bdf" "inst10" { Schematic "X:/cs154/proj2/alupipe.bdf" { { 504 336 472 584 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux alupipe:inst2\|lpm_mux5:inst10\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"alupipe:inst2\|lpm_mux5:inst10\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.v" "lpm_mux_component" { Text "X:/cs154/proj2/lpm_mux5.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alupipe:inst2\|lpm_mux5:inst10\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"alupipe:inst2\|lpm_mux5:inst10\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.v" "" { Text "X:/cs154/proj2/lpm_mux5.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alupipe:inst2\|lpm_mux5:inst10\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"alupipe:inst2\|lpm_mux5:inst10\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux5.v" "" { Text "X:/cs154/proj2/lpm_mux5.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_rnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rnc " "Info: Found entity 1: mux_rnc" {  } { { "db/mux_rnc.tdf" "" { Text "X:/cs154/proj2/db/mux_rnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rnc alupipe:inst2\|lpm_mux5:inst10\|lpm_mux:lpm_mux_component\|mux_rnc:auto_generated " "Info: Elaborating entity \"mux_rnc\" for hierarchy \"alupipe:inst2\|lpm_mux5:inst10\|lpm_mux:lpm_mux_component\|mux_rnc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardunit forwardunit:inst27 " "Info: Elaborating entity \"forwardunit\" for hierarchy \"forwardunit:inst27\"" {  } { { "proj2.bdf" "inst27" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 2080 2200 736 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regwr forwardunit.v(60) " "Warning (10235): Verilog HDL Always Construct warning at forwardunit.v(60): variable \"regwr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fwRt forwardunit.v(7) " "Warning (10240): Verilog HDL Always Construct warning at forwardunit.v(7): inferring latch(es) for variable \"fwRt\", which holds its previous value in one or more paths through the always construct" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fwRs forwardunit.v(7) " "Warning (10240): Verilog HDL Always Construct warning at forwardunit.v(7): inferring latch(es) for variable \"fwRs\", which holds its previous value in one or more paths through the always construct" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwRs forwardunit.v(7) " "Info (10041): Inferred latch for \"fwRs\" at forwardunit.v(7)" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwRt forwardunit.v(7) " "Info (10041): Inferred latch for \"fwRt\" at forwardunit.v(7)" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.v 1 1 " "Warning: Using design file lpm_mux0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "X:/cs154/proj2/lpm_mux0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst10 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst10\"" {  } { { "proj2.bdf" "inst10" { Schematic "X:/cs154/proj2/proj2.bdf" { { 264 2776 2912 344 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub2 lpm_add_sub2:inst12 " "Info: Elaborating entity \"lpm_add_sub2\" for hierarchy \"lpm_add_sub2:inst12\"" {  } { { "proj2.bdf" "inst12" { Schematic "X:/cs154/proj2/proj2.bdf" { { 152 2672 2832 248 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub2:inst12\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub2:inst12\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub2.v" "lpm_add_sub_component" { Text "X:/cs154/proj2/lpm_add_sub2.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub2:inst12\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub2:inst12\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub2.v" "" { Text "X:/cs154/proj2/lpm_add_sub2.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub2:inst12\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub2:inst12\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub2.v" "" { Text "X:/cs154/proj2/lpm_add_sub2.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ph " "Info: Found entity 1: add_sub_2ph" {  } { { "db/add_sub_2ph.tdf" "" { Text "X:/cs154/proj2/db/add_sub_2ph.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2ph lpm_add_sub2:inst12\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated " "Info: Elaborating entity \"add_sub_2ph\" for hierarchy \"lpm_add_sub2:inst12\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.v 1 1 " "Warning: Using design file lpm_ram_dq1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info: Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.v" "" { Text "X:/cs154/proj2/lpm_ram_dq1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 lpm_ram_dq1:inst13 " "Info: Elaborating entity \"lpm_ram_dq1\" for hierarchy \"lpm_ram_dq1:inst13\"" {  } { { "proj2.bdf" "inst13" { Schematic "X:/cs154/proj2/proj2.bdf" { { 160 2120 2280 272 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq1:inst13\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq1:inst13\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.v" "altsyncram_component" { Text "X:/cs154/proj2/lpm_ram_dq1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq1:inst13\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq1:inst13\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.v" "" { Text "X:/cs154/proj2/lpm_ram_dq1.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq1:inst13\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_ram_dq1:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq1.v" "" { Text "X:/cs154/proj2/lpm_ram_dq1.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_isa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isa1 " "Info: Found entity 1: altsyncram_isa1" {  } { { "db/altsyncram_isa1.tdf" "" { Text "X:/cs154/proj2/db/altsyncram_isa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_isa1 lpm_ram_dq1:inst13\|altsyncram:altsyncram_component\|altsyncram_isa1:auto_generated " "Info: Elaborating entity \"altsyncram_isa1\" for hierarchy \"lpm_ram_dq1:inst13\|altsyncram:altsyncram_component\|altsyncram_isa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant6 lpm_constant6:inst18 " "Info: Elaborating entity \"lpm_constant6\" for hierarchy \"lpm_constant6:inst18\"" {  } { { "proj2.bdf" "inst18" { Schematic "X:/cs154/proj2/proj2.bdf" { { 448 2432 2528 496 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant6:inst18\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant6:inst18\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant6.v" "lpm_constant_component" { Text "X:/cs154/proj2/lpm_constant6.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant6:inst18\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"lpm_constant6:inst18\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant6.v" "" { Text "X:/cs154/proj2/lpm_constant6.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant6:inst18\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"lpm_constant6:inst18\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 31 " "Info: Parameter \"lpm_cvalue\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant6.v" "" { Text "X:/cs154/proj2/lpm_constant6.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchstore fetchstore:inst1 " "Info: Elaborating entity \"fetchstore\" for hierarchy \"fetchstore:inst1\"" {  } { { "proj2.bdf" "inst1" { Schematic "X:/cs154/proj2/proj2.bdf" { { 184 368 592 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff1 fetchstore:inst1\|lpm_ff1:inst1 " "Info: Elaborating entity \"lpm_ff1\" for hierarchy \"fetchstore:inst1\|lpm_ff1:inst1\"" {  } { { "fetchstore.bdf" "inst1" { Schematic "X:/cs154/proj2/fetchstore.bdf" { { 248 208 352 328 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff1.v" "lpm_ff_component" { Text "X:/cs154/proj2/lpm_ff1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff1.v" "" { Text "X:/cs154/proj2/lpm_ff1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff1.v" "" { Text "X:/cs154/proj2/lpm_ff1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff0 fetchstore:inst1\|lpm_ff0:inst " "Info: Elaborating entity \"lpm_ff0\" for hierarchy \"fetchstore:inst1\|lpm_ff0:inst\"" {  } { { "fetchstore.bdf" "inst" { Schematic "X:/cs154/proj2/fetchstore.bdf" { { 64 208 352 144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchpipe fetchpipe:inst " "Info: Elaborating entity \"fetchpipe\" for hierarchy \"fetchpipe:inst\"" {  } { { "proj2.bdf" "inst" { Schematic "X:/cs154/proj2/proj2.bdf" { { 152 64 272 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom1.v 1 1 " "Warning: Using design file lpm_rom1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.v" "" { Text "X:/cs154/proj2/lpm_rom1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom1 fetchpipe:inst\|lpm_rom1:inst2 " "Info: Elaborating entity \"lpm_rom1\" for hierarchy \"fetchpipe:inst\|lpm_rom1:inst2\"" {  } { { "fetchpipe.bdf" "inst2" { Schematic "X:/cs154/proj2/fetchpipe.bdf" { { 440 616 776 520 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetchpipe:inst\|lpm_rom1:inst2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fetchpipe:inst\|lpm_rom1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.v" "altsyncram_component" { Text "X:/cs154/proj2/lpm_rom1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchpipe:inst\|lpm_rom1:inst2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fetchpipe:inst\|lpm_rom1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.v" "" { Text "X:/cs154/proj2/lpm_rom1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchpipe:inst\|lpm_rom1:inst2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fetchpipe:inst\|lpm_rom1:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mipsprog.hex " "Info: Parameter \"init_file\" = \"mipsprog.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom1.v" "" { Text "X:/cs154/proj2/lpm_rom1.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k481.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k481 " "Info: Found entity 1: altsyncram_k481" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/proj2/db/altsyncram_k481.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k481 fetchpipe:inst\|lpm_rom1:inst2\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated " "Info: Elaborating entity \"altsyncram_k481\" for hierarchy \"fetchpipe:inst\|lpm_rom1:inst2\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux6 fetchpipe:inst\|lpm_mux6:inst18 " "Info: Elaborating entity \"lpm_mux6\" for hierarchy \"fetchpipe:inst\|lpm_mux6:inst18\"" {  } { { "fetchpipe.bdf" "inst18" { Schematic "X:/cs154/proj2/fetchpipe.bdf" { { 440 -96 -16 520 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fetchpipe:inst\|lpm_mux6:inst18\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"fetchpipe:inst\|lpm_mux6:inst18\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux6.v" "lpm_mux_component" { Text "X:/cs154/proj2/lpm_mux6.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchpipe:inst\|lpm_mux6:inst18\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"fetchpipe:inst\|lpm_mux6:inst18\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux6.v" "" { Text "X:/cs154/proj2/lpm_mux6.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchpipe:inst\|lpm_mux6:inst18\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"fetchpipe:inst\|lpm_mux6:inst18\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux6.v" "" { Text "X:/cs154/proj2/lpm_mux6.v" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nnc " "Info: Found entity 1: mux_nnc" {  } { { "db/mux_nnc.tdf" "" { Text "X:/cs154/proj2/db/mux_nnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nnc fetchpipe:inst\|lpm_mux6:inst18\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated " "Info: Elaborating entity \"mux_nnc\" for hierarchy \"fetchpipe:inst\|lpm_mux6:inst18\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant5 fetchpipe:inst\|lpm_constant5:inst19 " "Info: Elaborating entity \"lpm_constant5\" for hierarchy \"fetchpipe:inst\|lpm_constant5:inst19\"" {  } { { "fetchpipe.bdf" "inst19" { Schematic "X:/cs154/proj2/fetchpipe.bdf" { { 696 -504 -408 744 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant fetchpipe:inst\|lpm_constant5:inst19\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"fetchpipe:inst\|lpm_constant5:inst19\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant5.v" "lpm_constant_component" { Text "X:/cs154/proj2/lpm_constant5.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchpipe:inst\|lpm_constant5:inst19\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"fetchpipe:inst\|lpm_constant5:inst19\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant5.v" "" { Text "X:/cs154/proj2/lpm_constant5.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchpipe:inst\|lpm_constant5:inst19\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"fetchpipe:inst\|lpm_constant5:inst19\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant5.v" "" { Text "X:/cs154/proj2/lpm_constant5.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.v 1 1 " "Warning: Using design file lpm_add_sub0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.v" "" { Text "X:/cs154/proj2/lpm_add_sub0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 fetchpipe:inst\|lpm_add_sub0:inst1 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"fetchpipe:inst\|lpm_add_sub0:inst1\"" {  } { { "fetchpipe.bdf" "inst1" { Schematic "X:/cs154/proj2/fetchpipe.bdf" { { 152 616 776 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant4 fetchpipe:inst\|lpm_constant4:inst15 " "Info: Elaborating entity \"lpm_constant4\" for hierarchy \"fetchpipe:inst\|lpm_constant4:inst15\"" {  } { { "fetchpipe.bdf" "inst15" { Schematic "X:/cs154/proj2/fetchpipe.bdf" { { 416 0 96 464 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant fetchpipe:inst\|lpm_constant4:inst15\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"fetchpipe:inst\|lpm_constant4:inst15\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant4.v" "lpm_constant_component" { Text "X:/cs154/proj2/lpm_constant4.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fetchpipe:inst\|lpm_constant4:inst15\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"fetchpipe:inst\|lpm_constant4:inst15\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant4.v" "" { Text "X:/cs154/proj2/lpm_constant4.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetchpipe:inst\|lpm_constant4:inst15\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"fetchpipe:inst\|lpm_constant4:inst15\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant4.v" "" { Text "X:/cs154/proj2/lpm_constant4.v" 48 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[0\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[0\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[1\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[1\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[2\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[2\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[3\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[3\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[4\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[4\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[5\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[5\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[6\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[6\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[7\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[7\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[7\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[7\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[6\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[6\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[5\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[5\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[4\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[4\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[3\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[3\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[2\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[2\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[1\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[1\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alupipe:inst2\|alu:inst8\|result\[0\] " "Warning: LATCH primitive \"alupipe:inst2\|alu:inst8\|result\[0\]\" is permanently enabled" {  } { { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regfilepipe:inst26\|decoder:inst\|alusrc " "Warning: Latch regfilepipe:inst26\|decoder:inst\|alusrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regfilepipe:inst26\|decoder:inst\|WideNor5 " "Warning: Ports D and ENA on the latch are fed by the same signal regfilepipe:inst26\|decoder:inst\|WideNor5" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "forwardunit:inst27\|fwRs " "Warning: Latch forwardunit:inst27\|fwRs has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA forwardunit:inst27\|always0~2 " "Warning: Ports D and ENA on the latch are fed by the same signal forwardunit:inst27\|always0~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "forwardunit:inst27\|fwRt " "Warning: Latch forwardunit:inst27\|fwRt has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA forwardunit:inst27\|always0~2 " "Warning: Ports D and ENA on the latch are fed by the same signal forwardunit:inst27\|always0~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regfilepipe:inst26\|decoder:inst\|memwr " "Warning: Latch regfilepipe:inst26\|decoder:inst\|memwr has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regfilepipe:inst26\|decoder:inst\|WideNor3 " "Warning: Ports D and ENA on the latch are fed by the same signal regfilepipe:inst26\|decoder:inst\|WideNor3" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 101 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regfilepipe:inst26\|decoder:inst\|regwr " "Warning: Latch regfilepipe:inst26\|decoder:inst\|regwr has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regfilepipe:inst26\|decoder:inst\|WideNor5 " "Warning: Ports D and ENA on the latch are fed by the same signal regfilepipe:inst26\|decoder:inst\|WideNor5" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regfilepipe:inst26\|decoder:inst\|aluop\[0\] " "Warning: Latch regfilepipe:inst26\|decoder:inst\|aluop\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regfilepipe:inst26\|decoder:inst\|WideNor5 " "Warning: Ports D and ENA on the latch are fed by the same signal regfilepipe:inst26\|decoder:inst\|WideNor5" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regfilepipe:inst26\|decoder:inst\|aluop\[1\] " "Warning: Latch regfilepipe:inst26\|decoder:inst\|aluop\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regfilepipe:inst26\|decoder:inst\|WideNor5 " "Warning: Ports D and ENA on the latch are fed by the same signal regfilepipe:inst26\|decoder:inst\|WideNor5" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regfilepipe:inst26\|decoder:inst\|regdst " "Warning: Latch regfilepipe:inst26\|decoder:inst\|regdst has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regfilepipe:inst26\|decoder:inst\|WideNor1 " "Warning: Ports D and ENA on the latch are fed by the same signal regfilepipe:inst26\|decoder:inst\|WideNor1" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 77 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regfilepipe:inst26\|decoder:inst\|memtoreg " "Warning: Latch regfilepipe:inst26\|decoder:inst\|memtoreg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regfilepipe:inst26\|decoder:inst\|WideNor2 " "Warning: Ports D and ENA on the latch are fed by the same signal regfilepipe:inst26\|decoder:inst\|WideNor2" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 89 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regfilepipe:inst26\|decoder:inst\|jal " "Warning: Latch regfilepipe:inst26\|decoder:inst\|jal has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regfilepipe:inst26\|decoder:inst\|WideNor4 " "Warning: Ports D and ENA on the latch are fed by the same signal regfilepipe:inst26\|decoder:inst\|WideNor4" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 113 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Project1 " "Warning: Ignored assignments for entity \"Project1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Project1 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity Project1 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project1 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project1 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1044 " "Info: Implemented 1044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "177 " "Info: Implemented 177 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "825 " "Info: Implemented 825 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Info: Implemented 40 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:45:04 2011 " "Info: Processing ended: Thu May 19 15:45:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Info: Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:45:10 2011 " "Info: Processing started: Thu May 19 15:45:10 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proj2 -c proj2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off proj2 -c proj2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "proj2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design proj2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "179 179 " "Warning: No exact pin location assignment(s) for 179 pins of 179 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alusrc " "Info: Pin alusrc not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { alusrc } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 600 976 1152 616 "alusrc" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { alusrc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memtoreg " "Info: Pin memtoreg not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { memtoreg } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 376 2656 2832 392 "memtoreg" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { memtoreg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fwRs " "Info: Pin fwRs not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fwRs } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 600 2264 2440 616 "fwRs" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fwRs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fwRt " "Info: Pin fwRt not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fwRt } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 664 2240 2416 680 "fwRt" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fwRt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Info: Pin wren not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { wren } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 32 2088 2264 48 "wren" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jrsel " "Info: Pin jrsel not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { jrsel } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 528 48 224 544 "jrsel" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jrsel } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jsel " "Info: Pin jsel not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { jsel } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 568 48 224 584 "jsel" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jsel } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bsel " "Info: Pin bsel not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { bsel } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 600 56 232 616 "bsel" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bsel } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regwr " "Info: Pin regwr not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { regwr } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 544 400 576 560 "regwr" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { regwr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_C " "Info: Pin EN_C not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { EN_C } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 688 800 976 704 "EN_C" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_C } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "diff " "Info: Pin diff not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { diff } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 832 1224 1400 848 "diff" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { diff } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jal " "Info: Pin jal not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { jal } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 616 2728 2904 632 "jal" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jal } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[7\] " "Info: Pin A_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A_out[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 120 1000 1176 136 "A_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[6\] " "Info: Pin A_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A_out[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 120 1000 1176 136 "A_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[5\] " "Info: Pin A_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A_out[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 120 1000 1176 136 "A_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[4\] " "Info: Pin A_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A_out[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 120 1000 1176 136 "A_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[3\] " "Info: Pin A_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A_out[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 120 1000 1176 136 "A_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[2\] " "Info: Pin A_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A_out[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 120 1000 1176 136 "A_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[1\] " "Info: Pin A_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A_out[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 120 1000 1176 136 "A_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[0\] " "Info: Pin A_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A_out[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 120 1000 1176 136 "A_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[7\] " "Info: Pin aluout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aluout[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 384 1680 1856 400 "aluout\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[6\] " "Info: Pin aluout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aluout[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 384 1680 1856 400 "aluout\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[5\] " "Info: Pin aluout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aluout[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 384 1680 1856 400 "aluout\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[4\] " "Info: Pin aluout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aluout[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 384 1680 1856 400 "aluout\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[3\] " "Info: Pin aluout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aluout[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 384 1680 1856 400 "aluout\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[2\] " "Info: Pin aluout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aluout[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 384 1680 1856 400 "aluout\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[1\] " "Info: Pin aluout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aluout[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 384 1680 1856 400 "aluout\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[0\] " "Info: Pin aluout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aluout[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 384 1680 1856 400 "aluout\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[4\] " "Info: Pin aout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aout[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 80 912 1088 96 "aout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[3\] " "Info: Pin aout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aout[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 80 912 1088 96 "aout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[2\] " "Info: Pin aout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aout[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 80 912 1088 96 "aout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[1\] " "Info: Pin aout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aout[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 80 912 1088 96 "aout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aout\[0\] " "Info: Pin aout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aout[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 80 912 1088 96 "aout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[7\] " "Info: Pin B_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_out[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 136 1016 1192 152 "B_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[6\] " "Info: Pin B_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_out[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 136 1016 1192 152 "B_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[5\] " "Info: Pin B_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_out[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 136 1016 1192 152 "B_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[4\] " "Info: Pin B_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_out[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 136 1016 1192 152 "B_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[3\] " "Info: Pin B_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_out[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 136 1016 1192 152 "B_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[2\] " "Info: Pin B_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_out[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 136 1016 1192 152 "B_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[1\] " "Info: Pin B_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_out[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 136 1016 1192 152 "B_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[0\] " "Info: Pin B_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B_out[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 136 1016 1192 152 "B_out\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "borc\[4\] " "Info: Pin borc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { borc[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 504 408 584 520 "borc\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { borc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "borc\[3\] " "Info: Pin borc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { borc[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 504 408 584 520 "borc\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { borc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "borc\[2\] " "Info: Pin borc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { borc[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 504 408 584 520 "borc\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { borc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "borc\[1\] " "Info: Pin borc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { borc[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 504 408 584 520 "borc\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { borc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "borc\[0\] " "Info: Pin borc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { borc[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 504 408 584 520 "borc\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { borc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[4\] " "Info: Pin bout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { bout[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 96 952 1128 112 "bout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[3\] " "Info: Pin bout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { bout[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 96 952 1128 112 "bout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[2\] " "Info: Pin bout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { bout[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 96 952 1128 112 "bout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[1\] " "Info: Pin bout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { bout[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 96 952 1128 112 "bout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bout\[0\] " "Info: Pin bout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { bout[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 96 952 1128 112 "bout\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data11\[7\] " "Info: Pin data11\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data11[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data11[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data11\[6\] " "Info: Pin data11\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data11[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data11[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data11\[5\] " "Info: Pin data11\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data11[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data11[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data11\[4\] " "Info: Pin data11\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data11[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data11[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data11\[3\] " "Info: Pin data11\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data11[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data11[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data11\[2\] " "Info: Pin data11\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data11[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data11[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data11\[1\] " "Info: Pin data11\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data11[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data11[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data11\[0\] " "Info: Pin data11\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data11[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data11[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data22\[7\] " "Info: Pin data22\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data22[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 808 1216 1392 824 "data22\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data22[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data22\[6\] " "Info: Pin data22\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data22[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 808 1216 1392 824 "data22\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data22[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data22\[5\] " "Info: Pin data22\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data22[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 808 1216 1392 824 "data22\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data22[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data22\[4\] " "Info: Pin data22\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data22[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 808 1216 1392 824 "data22\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data22[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data22\[3\] " "Info: Pin data22\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data22[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 808 1216 1392 824 "data22\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data22[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data22\[2\] " "Info: Pin data22\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data22[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 808 1216 1392 824 "data22\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data22[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data22\[1\] " "Info: Pin data22\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data22[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 808 1216 1392 824 "data22\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data22[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data22\[0\] " "Info: Pin data22\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { data22[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 808 1216 1392 824 "data22\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data22[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hazardop\[5\] " "Info: Pin hazardop\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { hazardop[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 648 1096 1272 664 "hazardop\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hazardop[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hazardop\[4\] " "Info: Pin hazardop\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { hazardop[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 648 1096 1272 664 "hazardop\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hazardop[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hazardop\[3\] " "Info: Pin hazardop\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { hazardop[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 648 1096 1272 664 "hazardop\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hazardop[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hazardop\[2\] " "Info: Pin hazardop\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { hazardop[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 648 1096 1272 664 "hazardop\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hazardop[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hazardop\[1\] " "Info: Pin hazardop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { hazardop[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 648 1096 1272 664 "hazardop\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hazardop[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hazardop\[0\] " "Info: Pin hazardop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { hazardop[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 648 1096 1272 664 "hazardop\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { hazardop[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[31\] " "Info: Pin instr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[31] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[30\] " "Info: Pin instr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[30] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[29\] " "Info: Pin instr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[29] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[28\] " "Info: Pin instr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[28] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[27\] " "Info: Pin instr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[27] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[26\] " "Info: Pin instr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[26] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[25\] " "Info: Pin instr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[25] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[24\] " "Info: Pin instr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[24] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[23\] " "Info: Pin instr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[23] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[22\] " "Info: Pin instr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[22] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[21\] " "Info: Pin instr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[21] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[20\] " "Info: Pin instr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[20] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[19\] " "Info: Pin instr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[19] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[18\] " "Info: Pin instr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[18] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[17\] " "Info: Pin instr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[17] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[16\] " "Info: Pin instr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[16] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Info: Pin instr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[15] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Info: Pin instr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[14] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Info: Pin instr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[13] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Info: Pin instr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[12] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Info: Pin instr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[11] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Info: Pin instr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[10] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Info: Pin instr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[9] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Info: Pin instr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[8] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Info: Pin instr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Info: Pin instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Info: Pin instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Info: Pin instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Info: Pin instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Info: Pin instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Info: Pin instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Info: Pin instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { instr[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 624 800 144 "instr\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[5\] " "Info: Pin op\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 712 2152 2328 728 "op\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[4\] " "Info: Pin op\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 712 2152 2328 728 "op\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Info: Pin op\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 712 2152 2328 728 "op\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Info: Pin op\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 712 2152 2328 728 "op\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Info: Pin op\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 712 2152 2328 728 "op\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Info: Pin op\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 712 2152 2328 728 "op\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[5\] " "Info: Pin op2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op2[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 752 2160 2336 768 "op2\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[4\] " "Info: Pin op2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op2[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 752 2160 2336 768 "op2\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[3\] " "Info: Pin op2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op2[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 752 2160 2336 768 "op2\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[2\] " "Info: Pin op2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op2[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 752 2160 2336 768 "op2\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[1\] " "Info: Pin op2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op2[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 752 2160 2336 768 "op2\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[0\] " "Info: Pin op2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { op2[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 752 2160 2336 768 "op2\[5..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcplus4\[7\] " "Info: Pin pcplus4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pcplus4[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 104 608 784 120 "pcplus4\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcplus4[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcplus4\[6\] " "Info: Pin pcplus4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pcplus4[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 104 608 784 120 "pcplus4\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcplus4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcplus4\[5\] " "Info: Pin pcplus4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pcplus4[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 104 608 784 120 "pcplus4\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcplus4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcplus4\[4\] " "Info: Pin pcplus4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pcplus4[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 104 608 784 120 "pcplus4\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcplus4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcplus4\[3\] " "Info: Pin pcplus4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pcplus4[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 104 608 784 120 "pcplus4\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcplus4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcplus4\[2\] " "Info: Pin pcplus4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pcplus4[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 104 608 784 120 "pcplus4\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcplus4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcplus4\[1\] " "Info: Pin pcplus4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pcplus4[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 104 608 784 120 "pcplus4\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcplus4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcplus4\[0\] " "Info: Pin pcplus4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pcplus4[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 104 608 784 120 "pcplus4\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcplus4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd1\[4\] " "Info: Pin rd1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rd1[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 736 2160 2336 752 "rd1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd1\[3\] " "Info: Pin rd1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rd1[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 736 2160 2336 752 "rd1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd1\[2\] " "Info: Pin rd1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rd1[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 736 2160 2336 752 "rd1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd1\[1\] " "Info: Pin rd1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rd1[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 736 2160 2336 752 "rd1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd1\[0\] " "Info: Pin rd1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rd1[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 736 2160 2336 752 "rd1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Info: Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Info: Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Info: Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Info: Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Info: Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Info: Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Info: Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Info: Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 592 2400 2576 608 "result\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result2\[7\] " "Info: Pin result2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result2[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 144 2672 2848 160 "result2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result2\[6\] " "Info: Pin result2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result2[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 144 2672 2848 160 "result2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result2\[5\] " "Info: Pin result2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result2[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 144 2672 2848 160 "result2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result2\[4\] " "Info: Pin result2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result2[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 144 2672 2848 160 "result2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result2\[3\] " "Info: Pin result2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result2[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 144 2672 2848 160 "result2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result2\[2\] " "Info: Pin result2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result2[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 144 2672 2848 160 "result2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result2\[1\] " "Info: Pin result2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result2[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 144 2672 2848 160 "result2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result2\[0\] " "Info: Pin result2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { result2[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 144 2672 2848 160 "result2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { result2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultFromMem\[7\] " "Info: Pin resultFromMem\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { resultFromMem[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 2368 2565 144 "resultFromMem\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultFromMem[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultFromMem\[6\] " "Info: Pin resultFromMem\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { resultFromMem[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 2368 2565 144 "resultFromMem\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultFromMem[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultFromMem\[5\] " "Info: Pin resultFromMem\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { resultFromMem[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 2368 2565 144 "resultFromMem\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultFromMem[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultFromMem\[4\] " "Info: Pin resultFromMem\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { resultFromMem[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 2368 2565 144 "resultFromMem\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultFromMem[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultFromMem\[3\] " "Info: Pin resultFromMem\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { resultFromMem[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 2368 2565 144 "resultFromMem\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultFromMem[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultFromMem\[2\] " "Info: Pin resultFromMem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { resultFromMem[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 2368 2565 144 "resultFromMem\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultFromMem[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultFromMem\[1\] " "Info: Pin resultFromMem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { resultFromMem[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 2368 2565 144 "resultFromMem\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultFromMem[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resultFromMem\[0\] " "Info: Pin resultFromMem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { resultFromMem[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 128 2368 2565 144 "resultFromMem\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resultFromMem[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs2\[4\] " "Info: Pin rs2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rs2[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 800 2184 2360 816 "rs2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs2\[3\] " "Info: Pin rs2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rs2[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 800 2184 2360 816 "rs2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs2\[2\] " "Info: Pin rs2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rs2[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 800 2184 2360 816 "rs2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs2\[1\] " "Info: Pin rs2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rs2[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 800 2184 2360 816 "rs2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs2\[0\] " "Info: Pin rs2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rs2[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 800 2184 2360 816 "rs2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt1\[4\] " "Info: Pin rt1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt1[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 832 2264 2440 848 "rt1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt1\[3\] " "Info: Pin rt1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt1[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 832 2264 2440 848 "rt1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt1\[2\] " "Info: Pin rt1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt1[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 832 2264 2440 848 "rt1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt1\[1\] " "Info: Pin rt1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt1[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 832 2264 2440 848 "rt1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt1\[0\] " "Info: Pin rt1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt1[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 832 2264 2440 848 "rt1\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt2\[4\] " "Info: Pin rt2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt2[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 776 2176 2352 792 "rt2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt2\[3\] " "Info: Pin rt2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt2[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 776 2176 2352 792 "rt2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt2\[2\] " "Info: Pin rt2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt2[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 776 2176 2352 792 "rt2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt2\[1\] " "Info: Pin rt2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt2[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 776 2176 2352 792 "rt2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt2\[0\] " "Info: Pin rt2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rt2[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 776 2176 2352 792 "rt2\[4..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "truncate\[7\] " "Info: Pin truncate\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { truncate[7] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 1032 1208 592 "truncate\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { truncate[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "truncate\[6\] " "Info: Pin truncate\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { truncate[6] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 1032 1208 592 "truncate\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { truncate[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "truncate\[5\] " "Info: Pin truncate\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { truncate[5] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 1032 1208 592 "truncate\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { truncate[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "truncate\[4\] " "Info: Pin truncate\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { truncate[4] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 1032 1208 592 "truncate\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { truncate[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "truncate\[3\] " "Info: Pin truncate\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { truncate[3] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 1032 1208 592 "truncate\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { truncate[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "truncate\[2\] " "Info: Pin truncate\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { truncate[2] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 1032 1208 592 "truncate\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { truncate[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "truncate\[1\] " "Info: Pin truncate\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { truncate[1] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 1032 1208 592 "truncate\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { truncate[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "truncate\[0\] " "Info: Pin truncate\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { truncate[0] } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 576 1032 1208 592 "truncate\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { truncate[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { reset } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 440 -144 24 456 "reset" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[30] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regfilepipe:inst26\|decoder:inst\|WideNor7  " "Info: Automatically promoted node regfilepipe:inst26\|decoder:inst\|WideNor7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfilepipe:inst26|decoder:inst|WideNor7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w7_n0_mux_dataout~2 " "Info: Destination node fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w7_n0_mux_dataout~2" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 36 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~2 " "Info: Destination node fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~2" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 35 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~2 " "Info: Destination node fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~2" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~2 " "Info: Destination node fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~2" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 33 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2 " "Info: Destination node fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 32 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~2 " "Info: Destination node fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~2" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfilepipe:inst26\|decoder:inst\|always0~0 " "Info: Destination node regfilepipe:inst26\|decoder:inst\|always0~0" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfilepipe:inst26|decoder:inst|always0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w7_n0_mux_dataout~1 " "Info: Destination node regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w7_n0_mux_dataout~1" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 36 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~1 " "Info: Destination node regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~1" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 35 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~1 " "Info: Destination node regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~1" {  } { { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { reset } } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 440 -144 24 456 "reset" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "177 unused 3.3V 0 177 0 " "Info: Number of I/O pins in group: 177 (unused VREF, 3.3V VCCIO, 0 input, 177 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register forwardunit:inst27\|fwRt register regfilepipe:inst26\|hazard:inst19\|diff -7.305 ns " "Info: Slack time is -7.305 ns between source register \"forwardunit:inst27\|fwRt\" and destination register \"regfilepipe:inst26\|hazard:inst19\|diff\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.104 ns + Largest register register " "Info: + Largest register to register requirement is -1.104 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.589 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 4.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 26 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.712 ns) 3.081 ns regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG Unassigned 9 " "Info: 2: + IC(1.582 ns) + CELL(0.712 ns) = 3.081 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clock regfilepipe:inst26|lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.378 ns) 3.837 ns regfilepipe:inst26\|hazard:inst19\|bsel~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.378 ns) + CELL(0.378 ns) = 3.837 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|bsel~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { regfilepipe:inst26|lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[0] regfilepipe:inst26|hazard:inst19|bsel~3 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.053 ns) 4.589 ns regfilepipe:inst26\|hazard:inst19\|diff 4 REG Unassigned 4 " "Info: 4: + IC(0.699 ns) + CELL(0.053 ns) = 4.589 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'regfilepipe:inst26\|hazard:inst19\|diff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { regfilepipe:inst26|hazard:inst19|bsel~3 regfilepipe:inst26|hazard:inst19|diff } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.930 ns ( 42.06 % ) " "Info: Total cell delay = 1.930 ns ( 42.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.659 ns ( 57.94 % ) " "Info: Total interconnect delay = 2.659 ns ( 57.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.677 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 5.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 26 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.712 ns) 3.081 ns fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\] 2 REG Unassigned 9 " "Info: 2: + IC(1.582 ns) + CELL(0.712 ns) = 3.081 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.141 ns) + CELL(0.357 ns) 3.579 ns regfilepipe:inst26\|decoder:inst\|WideNor6~0 3 COMB Unassigned 2 " "Info: 3: + IC(0.141 ns) + CELL(0.357 ns) = 3.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideNor6~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[26] regfilepipe:inst26|decoder:inst|WideNor6~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 3.980 ns regfilepipe:inst26\|hazard:inst19\|Decoder0~0 4 COMB Unassigned 5 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 3.980 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Decoder0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { regfilepipe:inst26|decoder:inst|WideNor6~0 regfilepipe:inst26|hazard:inst19|Decoder0~0 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.357 ns) 4.925 ns regfilepipe:inst26\|hazard:inst19\|bsel~3 5 COMB Unassigned 1 " "Info: 5: + IC(0.588 ns) + CELL(0.357 ns) = 4.925 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|bsel~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { regfilepipe:inst26|hazard:inst19|Decoder0~0 regfilepipe:inst26|hazard:inst19|bsel~3 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.053 ns) 5.677 ns regfilepipe:inst26\|hazard:inst19\|diff 6 REG Unassigned 4 " "Info: 6: + IC(0.699 ns) + CELL(0.053 ns) = 5.677 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'regfilepipe:inst26\|hazard:inst19\|diff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { regfilepipe:inst26|hazard:inst19|bsel~3 regfilepipe:inst26|hazard:inst19|diff } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.420 ns ( 42.63 % ) " "Info: Total cell delay = 2.420 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.257 ns ( 57.37 % ) " "Info: Total interconnect delay = 3.257 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.478 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 4.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 26 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.712 ns) 3.099 ns ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG Unassigned 4 " "Info: 2: + IC(1.600 ns) + CELL(0.712 ns) = 3.099 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock ID_Ex:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.025 ns) + CELL(0.378 ns) 3.502 ns forwardunit:inst27\|fwRs~15 3 COMB Unassigned 1 " "Info: 3: + IC(0.025 ns) + CELL(0.378 ns) = 3.502 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ID_Ex:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] forwardunit:inst27|fwRs~15 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.154 ns) 4.478 ns forwardunit:inst27\|fwRt 4 REG Unassigned 18 " "Info: 4: + IC(0.822 ns) + CELL(0.154 ns) = 4.478 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 45.36 % ) " "Info: Total cell delay = 2.031 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.447 ns ( 54.64 % ) " "Info: Total interconnect delay = 2.447 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.686 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 5.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 26 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.712 ns) 3.099 ns Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG Unassigned 5 " "Info: 2: + IC(1.600 ns) + CELL(0.712 ns) = 3.099 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.154 ns) 3.604 ns forwardunit:inst27\|fwRs~13 3 COMB Unassigned 2 " "Info: 3: + IC(0.351 ns) + CELL(0.154 ns) = 3.604 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'forwardunit:inst27\|fwRs~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[0] forwardunit:inst27|fwRs~13 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.154 ns) 4.309 ns forwardunit:inst27\|fwRs~14 4 COMB Unassigned 1 " "Info: 4: + IC(0.551 ns) + CELL(0.154 ns) = 4.309 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.710 ns forwardunit:inst27\|fwRs~15 5 COMB Unassigned 1 " "Info: 5: + IC(0.247 ns) + CELL(0.154 ns) = 4.710 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.154 ns) 5.686 ns forwardunit:inst27\|fwRt 6 REG Unassigned 18 " "Info: 6: + IC(0.822 ns) + CELL(0.154 ns) = 5.686 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.115 ns ( 37.20 % ) " "Info: Total cell delay = 2.115 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.571 ns ( 62.80 % ) " "Info: Total interconnect delay = 3.571 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.007 ns   " "Info:   Micro setup delay of destination is 1.007 ns" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.201 ns - Longest register register " "Info: - Longest register to register delay is 6.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns forwardunit:inst27\|fwRt 1 REG Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 0.774 ns alupipe:inst2\|lpm_mux4:inst19\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~2 2 COMB Unassigned 3 " "Info: 2: + IC(0.396 ns) + CELL(0.378 ns) = 0.774 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'alupipe:inst2\|lpm_mux4:inst19\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.436 ns) 1.664 ns alupipe:inst2\|alu:inst8\|Add0~11 3 COMB Unassigned 2 " "Info: 3: + IC(0.454 ns) + CELL(0.436 ns) = 1.664 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'alupipe:inst2\|alu:inst8\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2 alupipe:inst2|alu:inst8|Add0~11 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.789 ns alupipe:inst2\|alu:inst8\|Add0~14 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.789 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'alupipe:inst2\|alu:inst8\|Add0~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { alupipe:inst2|alu:inst8|Add0~11 alupipe:inst2|alu:inst8|Add0~14 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 2.563 ns alupipe:inst2\|alu:inst8\|Mux2~3 5 COMB Unassigned 12 " "Info: 5: + IC(0.502 ns) + CELL(0.272 ns) = 2.563 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'alupipe:inst2\|alu:inst8\|Mux2~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { alupipe:inst2|alu:inst8|Add0~14 alupipe:inst2|alu:inst8|Mux2~3 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.272 ns) 3.328 ns regfilepipe:inst26\|prehazard:inst7\|data2\[2\]~21 6 COMB Unassigned 3 " "Info: 6: + IC(0.493 ns) + CELL(0.272 ns) = 3.328 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'regfilepipe:inst26\|prehazard:inst7\|data2\[2\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { alupipe:inst2|alu:inst8|Mux2~3 regfilepipe:inst26|prehazard:inst7|data2[2]~21 } "NODE_NAME" } } { "prehazard.v" "" { Text "X:/cs154/proj2/prehazard.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.350 ns) 4.406 ns regfilepipe:inst26\|hazard:inst19\|Add0~14 7 COMB Unassigned 2 " "Info: 7: + IC(0.728 ns) + CELL(0.350 ns) = 4.406 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Add0~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { regfilepipe:inst26|prehazard:inst7|data2[2]~21 regfilepipe:inst26|hazard:inst19|Add0~14 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.531 ns regfilepipe:inst26\|hazard:inst19\|Add0~17 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 4.531 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { regfilepipe:inst26|hazard:inst19|Add0~14 regfilepipe:inst26|hazard:inst19|Add0~17 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 5.026 ns regfilepipe:inst26\|hazard:inst19\|Equal0~0 9 COMB Unassigned 1 " "Info: 9: + IC(0.223 ns) + CELL(0.272 ns) = 5.026 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { regfilepipe:inst26|hazard:inst19|Add0~17 regfilepipe:inst26|hazard:inst19|Equal0~0 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 5.427 ns regfilepipe:inst26\|hazard:inst19\|Equal0~1 10 COMB Unassigned 1 " "Info: 10: + IC(0.348 ns) + CELL(0.053 ns) = 5.427 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { regfilepipe:inst26|hazard:inst19|Equal0~0 regfilepipe:inst26|hazard:inst19|Equal0~1 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 6.201 ns regfilepipe:inst26\|hazard:inst19\|diff 11 REG Unassigned 4 " "Info: 11: + IC(0.502 ns) + CELL(0.272 ns) = 6.201 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'regfilepipe:inst26\|hazard:inst19\|diff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { regfilepipe:inst26|hazard:inst19|Equal0~1 regfilepipe:inst26|hazard:inst19|diff } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 41.20 % ) " "Info: Total cell delay = 2.555 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.646 ns ( 58.80 % ) " "Info: Total interconnect delay = 3.646 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2 alupipe:inst2|alu:inst8|Add0~11 alupipe:inst2|alu:inst8|Add0~14 alupipe:inst2|alu:inst8|Mux2~3 regfilepipe:inst26|prehazard:inst7|data2[2]~21 regfilepipe:inst26|hazard:inst19|Add0~14 regfilepipe:inst26|hazard:inst19|Add0~17 regfilepipe:inst26|hazard:inst19|Equal0~0 regfilepipe:inst26|hazard:inst19|Equal0~1 regfilepipe:inst26|hazard:inst19|diff } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2 alupipe:inst2|alu:inst8|Add0~11 alupipe:inst2|alu:inst8|Add0~14 alupipe:inst2|alu:inst8|Mux2~3 regfilepipe:inst26|prehazard:inst7|data2[2]~21 regfilepipe:inst26|hazard:inst19|Add0~14 regfilepipe:inst26|hazard:inst19|Add0~17 regfilepipe:inst26|hazard:inst19|Equal0~0 regfilepipe:inst26|hazard:inst19|Equal0~1 regfilepipe:inst26|hazard:inst19|diff } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.201 ns register register " "Info: Estimated most critical path is register to register delay of 6.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns forwardunit:inst27\|fwRt 1 REG LAB_X18_Y14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y14; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 0.774 ns alupipe:inst2\|lpm_mux4:inst19\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~2 2 COMB LAB_X19_Y13 3 " "Info: 2: + IC(0.396 ns) + CELL(0.378 ns) = 0.774 ns; Loc. = LAB_X19_Y13; Fanout = 3; COMB Node = 'alupipe:inst2\|lpm_mux4:inst19\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.436 ns) 1.664 ns alupipe:inst2\|alu:inst8\|Add0~11 3 COMB LAB_X18_Y13 2 " "Info: 3: + IC(0.454 ns) + CELL(0.436 ns) = 1.664 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'alupipe:inst2\|alu:inst8\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2 alupipe:inst2|alu:inst8|Add0~11 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.789 ns alupipe:inst2\|alu:inst8\|Add0~14 4 COMB LAB_X18_Y13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.789 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'alupipe:inst2\|alu:inst8\|Add0~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { alupipe:inst2|alu:inst8|Add0~11 alupipe:inst2|alu:inst8|Add0~14 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 2.563 ns alupipe:inst2\|alu:inst8\|Mux2~3 5 COMB LAB_X19_Y14 12 " "Info: 5: + IC(0.502 ns) + CELL(0.272 ns) = 2.563 ns; Loc. = LAB_X19_Y14; Fanout = 12; COMB Node = 'alupipe:inst2\|alu:inst8\|Mux2~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { alupipe:inst2|alu:inst8|Add0~14 alupipe:inst2|alu:inst8|Mux2~3 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.272 ns) 3.328 ns regfilepipe:inst26\|prehazard:inst7\|data2\[2\]~21 6 COMB LAB_X15_Y14 3 " "Info: 6: + IC(0.493 ns) + CELL(0.272 ns) = 3.328 ns; Loc. = LAB_X15_Y14; Fanout = 3; COMB Node = 'regfilepipe:inst26\|prehazard:inst7\|data2\[2\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { alupipe:inst2|alu:inst8|Mux2~3 regfilepipe:inst26|prehazard:inst7|data2[2]~21 } "NODE_NAME" } } { "prehazard.v" "" { Text "X:/cs154/proj2/prehazard.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.350 ns) 4.406 ns regfilepipe:inst26\|hazard:inst19\|Add0~14 7 COMB LAB_X18_Y12 2 " "Info: 7: + IC(0.728 ns) + CELL(0.350 ns) = 4.406 ns; Loc. = LAB_X18_Y12; Fanout = 2; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Add0~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { regfilepipe:inst26|prehazard:inst7|data2[2]~21 regfilepipe:inst26|hazard:inst19|Add0~14 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.531 ns regfilepipe:inst26\|hazard:inst19\|Add0~17 8 COMB LAB_X18_Y12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 4.531 ns; Loc. = LAB_X18_Y12; Fanout = 1; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { regfilepipe:inst26|hazard:inst19|Add0~14 regfilepipe:inst26|hazard:inst19|Add0~17 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 5.026 ns regfilepipe:inst26\|hazard:inst19\|Equal0~0 9 COMB LAB_X17_Y12 1 " "Info: 9: + IC(0.223 ns) + CELL(0.272 ns) = 5.026 ns; Loc. = LAB_X17_Y12; Fanout = 1; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { regfilepipe:inst26|hazard:inst19|Add0~17 regfilepipe:inst26|hazard:inst19|Equal0~0 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 5.427 ns regfilepipe:inst26\|hazard:inst19\|Equal0~1 10 COMB LAB_X17_Y12 1 " "Info: 10: + IC(0.348 ns) + CELL(0.053 ns) = 5.427 ns; Loc. = LAB_X17_Y12; Fanout = 1; COMB Node = 'regfilepipe:inst26\|hazard:inst19\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { regfilepipe:inst26|hazard:inst19|Equal0~0 regfilepipe:inst26|hazard:inst19|Equal0~1 } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 6.201 ns regfilepipe:inst26\|hazard:inst19\|diff 11 REG LAB_X17_Y13 4 " "Info: 11: + IC(0.502 ns) + CELL(0.272 ns) = 6.201 ns; Loc. = LAB_X17_Y13; Fanout = 4; REG Node = 'regfilepipe:inst26\|hazard:inst19\|diff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { regfilepipe:inst26|hazard:inst19|Equal0~1 regfilepipe:inst26|hazard:inst19|diff } "NODE_NAME" } } { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 41.20 % ) " "Info: Total cell delay = 2.555 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.646 ns ( 58.80 % ) " "Info: Total interconnect delay = 3.646 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2 alupipe:inst2|alu:inst8|Add0~11 alupipe:inst2|alu:inst8|Add0~14 alupipe:inst2|alu:inst8|Mux2~3 regfilepipe:inst26|prehazard:inst7|data2[2]~21 regfilepipe:inst26|hazard:inst19|Add0~14 regfilepipe:inst26|hazard:inst19|Add0~17 regfilepipe:inst26|hazard:inst19|Equal0~0 regfilepipe:inst26|hazard:inst19|Equal0~1 regfilepipe:inst26|hazard:inst19|diff } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "4 " "Info: Duplicated 4 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_REGISTER_DUPLICATION" "1 " "Info: Duplicated 1 registered logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! registered logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "177 " "Warning: Found 177 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alusrc 0 " "Info: Pin \"alusrc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memtoreg 0 " "Info: Pin \"memtoreg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fwRs 0 " "Info: Pin \"fwRs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fwRt 0 " "Info: Pin \"fwRt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wren 0 " "Info: Pin \"wren\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jrsel 0 " "Info: Pin \"jrsel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jsel 0 " "Info: Pin \"jsel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bsel 0 " "Info: Pin \"bsel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regwr 0 " "Info: Pin \"regwr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EN_C 0 " "Info: Pin \"EN_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "diff 0 " "Info: Pin \"diff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jal 0 " "Info: Pin \"jal\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[7\] 0 " "Info: Pin \"A_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[6\] 0 " "Info: Pin \"A_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[5\] 0 " "Info: Pin \"A_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[4\] 0 " "Info: Pin \"A_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[3\] 0 " "Info: Pin \"A_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[2\] 0 " "Info: Pin \"A_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[1\] 0 " "Info: Pin \"A_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[0\] 0 " "Info: Pin \"A_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[7\] 0 " "Info: Pin \"aluout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[6\] 0 " "Info: Pin \"aluout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[5\] 0 " "Info: Pin \"aluout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[4\] 0 " "Info: Pin \"aluout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[3\] 0 " "Info: Pin \"aluout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[2\] 0 " "Info: Pin \"aluout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[1\] 0 " "Info: Pin \"aluout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[0\] 0 " "Info: Pin \"aluout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aout\[4\] 0 " "Info: Pin \"aout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aout\[3\] 0 " "Info: Pin \"aout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aout\[2\] 0 " "Info: Pin \"aout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aout\[1\] 0 " "Info: Pin \"aout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aout\[0\] 0 " "Info: Pin \"aout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[7\] 0 " "Info: Pin \"B_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[6\] 0 " "Info: Pin \"B_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[5\] 0 " "Info: Pin \"B_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[4\] 0 " "Info: Pin \"B_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[3\] 0 " "Info: Pin \"B_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[2\] 0 " "Info: Pin \"B_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[1\] 0 " "Info: Pin \"B_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[0\] 0 " "Info: Pin \"B_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "borc\[4\] 0 " "Info: Pin \"borc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "borc\[3\] 0 " "Info: Pin \"borc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "borc\[2\] 0 " "Info: Pin \"borc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "borc\[1\] 0 " "Info: Pin \"borc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "borc\[0\] 0 " "Info: Pin \"borc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bout\[4\] 0 " "Info: Pin \"bout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bout\[3\] 0 " "Info: Pin \"bout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bout\[2\] 0 " "Info: Pin \"bout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bout\[1\] 0 " "Info: Pin \"bout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bout\[0\] 0 " "Info: Pin \"bout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data11\[7\] 0 " "Info: Pin \"data11\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data11\[6\] 0 " "Info: Pin \"data11\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data11\[5\] 0 " "Info: Pin \"data11\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data11\[4\] 0 " "Info: Pin \"data11\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data11\[3\] 0 " "Info: Pin \"data11\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data11\[2\] 0 " "Info: Pin \"data11\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data11\[1\] 0 " "Info: Pin \"data11\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data11\[0\] 0 " "Info: Pin \"data11\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data22\[7\] 0 " "Info: Pin \"data22\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data22\[6\] 0 " "Info: Pin \"data22\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data22\[5\] 0 " "Info: Pin \"data22\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data22\[4\] 0 " "Info: Pin \"data22\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data22\[3\] 0 " "Info: Pin \"data22\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data22\[2\] 0 " "Info: Pin \"data22\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data22\[1\] 0 " "Info: Pin \"data22\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data22\[0\] 0 " "Info: Pin \"data22\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hazardop\[5\] 0 " "Info: Pin \"hazardop\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hazardop\[4\] 0 " "Info: Pin \"hazardop\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hazardop\[3\] 0 " "Info: Pin \"hazardop\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hazardop\[2\] 0 " "Info: Pin \"hazardop\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hazardop\[1\] 0 " "Info: Pin \"hazardop\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hazardop\[0\] 0 " "Info: Pin \"hazardop\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[31\] 0 " "Info: Pin \"instr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[30\] 0 " "Info: Pin \"instr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[29\] 0 " "Info: Pin \"instr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[28\] 0 " "Info: Pin \"instr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[27\] 0 " "Info: Pin \"instr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[26\] 0 " "Info: Pin \"instr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[25\] 0 " "Info: Pin \"instr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[24\] 0 " "Info: Pin \"instr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[23\] 0 " "Info: Pin \"instr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[22\] 0 " "Info: Pin \"instr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[21\] 0 " "Info: Pin \"instr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[20\] 0 " "Info: Pin \"instr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[19\] 0 " "Info: Pin \"instr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[18\] 0 " "Info: Pin \"instr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[17\] 0 " "Info: Pin \"instr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[16\] 0 " "Info: Pin \"instr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[15\] 0 " "Info: Pin \"instr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[14\] 0 " "Info: Pin \"instr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[13\] 0 " "Info: Pin \"instr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[12\] 0 " "Info: Pin \"instr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[11\] 0 " "Info: Pin \"instr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[10\] 0 " "Info: Pin \"instr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[9\] 0 " "Info: Pin \"instr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[8\] 0 " "Info: Pin \"instr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[7\] 0 " "Info: Pin \"instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[6\] 0 " "Info: Pin \"instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[5\] 0 " "Info: Pin \"instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[4\] 0 " "Info: Pin \"instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[3\] 0 " "Info: Pin \"instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[2\] 0 " "Info: Pin \"instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[1\] 0 " "Info: Pin \"instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[0\] 0 " "Info: Pin \"instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[5\] 0 " "Info: Pin \"op\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[4\] 0 " "Info: Pin \"op\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[3\] 0 " "Info: Pin \"op\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[2\] 0 " "Info: Pin \"op\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[1\] 0 " "Info: Pin \"op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[0\] 0 " "Info: Pin \"op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[5\] 0 " "Info: Pin \"op2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[4\] 0 " "Info: Pin \"op2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[3\] 0 " "Info: Pin \"op2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[2\] 0 " "Info: Pin \"op2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[1\] 0 " "Info: Pin \"op2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[0\] 0 " "Info: Pin \"op2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcplus4\[7\] 0 " "Info: Pin \"pcplus4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcplus4\[6\] 0 " "Info: Pin \"pcplus4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcplus4\[5\] 0 " "Info: Pin \"pcplus4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcplus4\[4\] 0 " "Info: Pin \"pcplus4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcplus4\[3\] 0 " "Info: Pin \"pcplus4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcplus4\[2\] 0 " "Info: Pin \"pcplus4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcplus4\[1\] 0 " "Info: Pin \"pcplus4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcplus4\[0\] 0 " "Info: Pin \"pcplus4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd1\[4\] 0 " "Info: Pin \"rd1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd1\[3\] 0 " "Info: Pin \"rd1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd1\[2\] 0 " "Info: Pin \"rd1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd1\[1\] 0 " "Info: Pin \"rd1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd1\[0\] 0 " "Info: Pin \"rd1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Info: Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Info: Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Info: Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Info: Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Info: Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Info: Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Info: Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Info: Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result2\[7\] 0 " "Info: Pin \"result2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result2\[6\] 0 " "Info: Pin \"result2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result2\[5\] 0 " "Info: Pin \"result2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result2\[4\] 0 " "Info: Pin \"result2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result2\[3\] 0 " "Info: Pin \"result2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result2\[2\] 0 " "Info: Pin \"result2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result2\[1\] 0 " "Info: Pin \"result2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result2\[0\] 0 " "Info: Pin \"result2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultFromMem\[7\] 0 " "Info: Pin \"resultFromMem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultFromMem\[6\] 0 " "Info: Pin \"resultFromMem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultFromMem\[5\] 0 " "Info: Pin \"resultFromMem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultFromMem\[4\] 0 " "Info: Pin \"resultFromMem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultFromMem\[3\] 0 " "Info: Pin \"resultFromMem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultFromMem\[2\] 0 " "Info: Pin \"resultFromMem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultFromMem\[1\] 0 " "Info: Pin \"resultFromMem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resultFromMem\[0\] 0 " "Info: Pin \"resultFromMem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs2\[4\] 0 " "Info: Pin \"rs2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs2\[3\] 0 " "Info: Pin \"rs2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs2\[2\] 0 " "Info: Pin \"rs2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs2\[1\] 0 " "Info: Pin \"rs2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs2\[0\] 0 " "Info: Pin \"rs2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt1\[4\] 0 " "Info: Pin \"rt1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt1\[3\] 0 " "Info: Pin \"rt1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt1\[2\] 0 " "Info: Pin \"rt1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt1\[1\] 0 " "Info: Pin \"rt1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt1\[0\] 0 " "Info: Pin \"rt1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt2\[4\] 0 " "Info: Pin \"rt2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt2\[3\] 0 " "Info: Pin \"rt2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt2\[2\] 0 " "Info: Pin \"rt2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt2\[1\] 0 " "Info: Pin \"rt2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt2\[0\] 0 " "Info: Pin \"rt2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "truncate\[7\] 0 " "Info: Pin \"truncate\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "truncate\[6\] 0 " "Info: Pin \"truncate\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "truncate\[5\] 0 " "Info: Pin \"truncate\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "truncate\[4\] 0 " "Info: Pin \"truncate\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "truncate\[3\] 0 " "Info: Pin \"truncate\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "truncate\[2\] 0 " "Info: Pin \"truncate\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "truncate\[1\] 0 " "Info: Pin \"truncate\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "truncate\[0\] 0 " "Info: Pin \"truncate\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/cs154/proj2/proj2.fit.smsg " "Info: Generated suppressed messages file X:/cs154/proj2/proj2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:45:33 2011 " "Info: Processing ended: Thu May 19 15:45:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:45:39 2011 " "Info: Processing started: Thu May 19 15:45:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proj2 -c proj2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off proj2 -c proj2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:45:52 2011 " "Info: Processing ended: Thu May 19 15:45:52 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:45:54 2011 " "Info: Processing started: Thu May 19 15:45:54 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off proj2 -c proj2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off proj2 -c proj2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|aluop\[0\] " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|aluop\[0\]\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|hazard:inst19\|diff " "Warning: Node \"regfilepipe:inst26\|hazard:inst19\|diff\" is a latch" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|regwr " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|regwr\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|aluop\[1\] " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|aluop\[1\]\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "forwardunit:inst27\|fwRs " "Warning: Node \"forwardunit:inst27\|fwRs\" is a latch" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "forwardunit:inst27\|fwRt " "Warning: Node \"forwardunit:inst27\|fwRt\" is a latch" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|jal " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|jal\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|regdst " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|regdst\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|alusrc " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|alusrc\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|memtoreg " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|memtoreg\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regfilepipe:inst26\|decoder:inst\|memwr " "Warning: Node \"regfilepipe:inst26\|decoder:inst\|memwr\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "44 " "Warning: Found 44 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~14 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~14\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Detected ripple clock \"ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ID_Ex:inst3\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~16 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~16\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~13 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~13\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|always0~7 " "Info: Detected gated clock \"forwardunit:inst27\|always0~7\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|always0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~15 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~15\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "forwardunit:inst27\|fwRs~17 " "Info: Detected gated clock \"forwardunit:inst27\|fwRs~17\" as buffer" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "forwardunit:inst27\|fwRs~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|hazard:inst19\|bsel~3 " "Info: Detected gated clock \"regfilepipe:inst26\|hazard:inst19\|bsel~3\" as buffer" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|hazard:inst19\|bsel~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor0~1 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor0~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 41 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor3 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor3\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 101 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|hazard:inst19\|Decoder0~0 " "Info: Detected gated clock \"regfilepipe:inst26\|hazard:inst19\|Decoder0~0\" as buffer" {  } { { "hazard.v" "" { Text "X:/cs154/proj2/hazard.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|hazard:inst19\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|Equal2~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|Equal2~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 65 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideOr17~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideOr17~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideOr17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideOr15~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideOr15~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideOr15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor6~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor6~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 137 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|Equal2~1 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|Equal2~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 65 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor0~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor0~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 41 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|Equal0~0 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|Equal0~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|WideNor7 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|WideNor7\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|WideNor7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfilepipe:inst26\|decoder:inst\|Equal0~1 " "Info: Detected gated clock \"regfilepipe:inst26\|decoder:inst\|Equal0~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|decoder:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfilepipe:inst26\|lpm_dff4:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register forwardunit:inst27\|fwRt register Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 65.87 MHz 15.182 ns Internal " "Info: Clock \"clock\" has Internal fmax of 65.87 MHz between source register \"forwardunit:inst27\|fwRt\" and destination register \"Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 15.182 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.440 ns + Longest register register " "Info: + Longest register to register delay is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns forwardunit:inst27\|fwRt 1 REG LCCOMB_X18_Y14_N24 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.225 ns) 0.565 ns alupipe:inst2\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2 2 COMB LCCOMB_X17_Y14_N26 4 " "Info: 2: + IC(0.340 ns) + CELL(0.225 ns) = 0.565 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 4; COMB Node = 'alupipe:inst2\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.053 ns) 1.882 ns alupipe:inst2\|alu:inst8\|LessThan0~5 3 COMB LCCOMB_X19_Y13_N26 1 " "Info: 3: + IC(1.264 ns) + CELL(0.053 ns) = 1.882 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'alupipe:inst2\|alu:inst8\|LessThan0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 2.399 ns alupipe:inst2\|alu:inst8\|LessThan0~0 4 COMB LCCOMB_X19_Y13_N10 2 " "Info: 4: + IC(0.245 ns) + CELL(0.272 ns) = 2.399 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 2; COMB Node = 'alupipe:inst2\|alu:inst8\|LessThan0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.272 ns) 2.918 ns alupipe:inst2\|alu:inst8\|Mux0~2 5 COMB LCCOMB_X19_Y13_N6 6 " "Info: 5: + IC(0.247 ns) + CELL(0.272 ns) = 2.918 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 6; COMB Node = 'alupipe:inst2\|alu:inst8\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 3.440 ns Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 6 REG LCFF_X19_Y13_N5 2 " "Info: 6: + IC(0.213 ns) + CELL(0.309 ns) = 3.440 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { alupipe:inst2|alu:inst8|Mux0~2 Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.131 ns ( 32.88 % ) " "Info: Total cell delay = 1.131 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.309 ns ( 67.12 % ) " "Info: Total interconnect delay = 2.309 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { forwardunit:inst27|fwRt {} alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} alupipe:inst2|alu:inst8|LessThan0~5 {} alupipe:inst2|alu:inst8|LessThan0~0 {} alupipe:inst2|alu:inst8|Mux0~2 {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.340ns 1.264ns 0.245ns 0.247ns 0.213ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.061 ns - Smallest " "Info: - Smallest clock skew is -4.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 423 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 423; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X19_Y13_N5 2 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'Mem_WB:inst5\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock~clkctrl Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.531 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X10_Y14_N9 5 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X10_Y14_N9; Fanout = 5; REG Node = 'Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.346 ns) 3.637 ns forwardunit:inst27\|fwRs~13 3 COMB LCCOMB_X10_Y14_N2 2 " "Info: 3: + IC(0.533 ns) + CELL(0.346 ns) = 3.637 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 2; COMB Node = 'forwardunit:inst27\|fwRs~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.346 ns) 5.347 ns forwardunit:inst27\|fwRs~14 4 COMB LCCOMB_X10_Y14_N12 1 " "Info: 4: + IC(1.364 ns) + CELL(0.346 ns) = 5.347 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 5.762 ns forwardunit:inst27\|fwRs~15 5 COMB LCCOMB_X10_Y14_N26 1 " "Info: 5: + IC(0.362 ns) + CELL(0.053 ns) = 5.762 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.053 ns) 6.531 ns forwardunit:inst27\|fwRt 6 REG LCCOMB_X18_Y14_N24 18 " "Info: 6: + IC(0.716 ns) + CELL(0.053 ns) = 6.531 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 36.20 % ) " "Info: Total cell delay = 2.364 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.167 ns ( 63.80 % ) " "Info: Total interconnect delay = 4.167 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { forwardunit:inst27|fwRt {} alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} alupipe:inst2|alu:inst8|LessThan0~5 {} alupipe:inst2|alu:inst8|LessThan0~0 {} alupipe:inst2|alu:inst8|Mux0~2 {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.340ns 1.264ns 0.245ns 0.247ns 0.213ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Mem_WB:inst5|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 101 " "Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] regfilepipe:inst26\|decoder:inst\|memtoreg clock 4.297 ns " "Info: Found hold time violation between source  pin or register \"fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]\" and destination pin or register \"regfilepipe:inst26\|decoder:inst\|memtoreg\" for clock \"clock\" (Hold time is 4.297 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.469 ns + Largest " "Info: + Largest clock skew is 5.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.073 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.712 ns) 2.736 ns fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X13_Y13_N13 8 " "Info: 2: + IC(1.170 ns) + CELL(0.712 ns) = 2.736 ns; Loc. = LCFF_X13_Y13_N13; Fanout = 8; REG Node = 'fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.366 ns) 3.666 ns regfilepipe:inst26\|decoder:inst\|Equal0~0 3 COMB LCCOMB_X9_Y13_N16 2 " "Info: 3: + IC(0.564 ns) + CELL(0.366 ns) = 3.666 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 2; COMB Node = 'regfilepipe:inst26\|decoder:inst\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] regfilepipe:inst26|decoder:inst|Equal0~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.225 ns) 4.197 ns regfilepipe:inst26\|decoder:inst\|Equal0~1 4 COMB LCCOMB_X9_Y13_N4 4 " "Info: 4: + IC(0.306 ns) + CELL(0.225 ns) = 4.197 ns; Loc. = LCCOMB_X9_Y13_N4; Fanout = 4; COMB Node = 'regfilepipe:inst26\|decoder:inst\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { regfilepipe:inst26|decoder:inst|Equal0~0 regfilepipe:inst26|decoder:inst|Equal0~1 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.346 ns) 4.815 ns regfilepipe:inst26\|decoder:inst\|WideOr17~0 5 COMB LCCOMB_X9_Y13_N6 2 " "Info: 5: + IC(0.272 ns) + CELL(0.346 ns) = 4.815 ns; Loc. = LCCOMB_X9_Y13_N6; Fanout = 2; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideOr17~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { regfilepipe:inst26|decoder:inst|Equal0~1 regfilepipe:inst26|decoder:inst|WideOr17~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.346 ns) 5.672 ns regfilepipe:inst26\|decoder:inst\|WideNor7 6 COMB LCCOMB_X9_Y13_N12 1 " "Info: 6: + IC(0.511 ns) + CELL(0.346 ns) = 5.672 ns; Loc. = LCCOMB_X9_Y13_N12; Fanout = 1; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideNor7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { regfilepipe:inst26|decoder:inst|WideOr17~0 regfilepipe:inst26|decoder:inst|WideNor7 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.000 ns) 7.077 ns regfilepipe:inst26\|decoder:inst\|WideNor7~clkctrl 7 COMB CLKCTRL_G0 8 " "Info: 7: + IC(1.405 ns) + CELL(0.000 ns) = 7.077 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideNor7~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { regfilepipe:inst26|decoder:inst|WideNor7 regfilepipe:inst26|decoder:inst|WideNor7~clkctrl } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.053 ns) 8.073 ns regfilepipe:inst26\|decoder:inst\|memtoreg 8 REG LCCOMB_X10_Y13_N30 1 " "Info: 8: + IC(0.943 ns) + CELL(0.053 ns) = 8.073 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 1; REG Node = 'regfilepipe:inst26\|decoder:inst\|memtoreg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { regfilepipe:inst26|decoder:inst|WideNor7~clkctrl regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.902 ns ( 35.95 % ) " "Info: Total cell delay = 2.902 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.171 ns ( 64.05 % ) " "Info: Total interconnect delay = 5.171 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.073 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] regfilepipe:inst26|decoder:inst|Equal0~0 regfilepipe:inst26|decoder:inst|Equal0~1 regfilepipe:inst26|decoder:inst|WideOr17~0 regfilepipe:inst26|decoder:inst|WideNor7 regfilepipe:inst26|decoder:inst|WideNor7~clkctrl regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.073 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] {} regfilepipe:inst26|decoder:inst|Equal0~0 {} regfilepipe:inst26|decoder:inst|Equal0~1 {} regfilepipe:inst26|decoder:inst|WideOr17~0 {} regfilepipe:inst26|decoder:inst|WideNor7 {} regfilepipe:inst26|decoder:inst|WideNor7~clkctrl {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.000ns 1.170ns 0.564ns 0.306ns 0.272ns 0.511ns 1.405ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.604 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.618 ns) 2.604 ns fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] 2 REG LCFF_X10_Y13_N3 14 " "Info: 2: + IC(1.132 ns) + CELL(0.618 ns) = 2.604 ns; Loc. = LCFF_X10_Y13_N3; Fanout = 14; REG Node = 'fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 56.53 % ) " "Info: Total cell delay = 1.472 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.132 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 1.132ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.073 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] regfilepipe:inst26|decoder:inst|Equal0~0 regfilepipe:inst26|decoder:inst|Equal0~1 regfilepipe:inst26|decoder:inst|WideOr17~0 regfilepipe:inst26|decoder:inst|WideNor7 regfilepipe:inst26|decoder:inst|WideNor7~clkctrl regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.073 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] {} regfilepipe:inst26|decoder:inst|Equal0~0 {} regfilepipe:inst26|decoder:inst|Equal0~1 {} regfilepipe:inst26|decoder:inst|WideOr17~0 {} regfilepipe:inst26|decoder:inst|WideNor7 {} regfilepipe:inst26|decoder:inst|WideNor7~clkctrl {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.000ns 1.170ns 0.564ns 0.306ns 0.272ns 0.511ns 1.405ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 1.132ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.078 ns - Shortest register register " "Info: - Shortest register to register delay is 1.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] 1 REG LCFF_X10_Y13_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y13_N3; Fanout = 14; REG Node = 'fetchstore:inst1\|lpm_ff1:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.053 ns) 0.606 ns regfilepipe:inst26\|decoder:inst\|WideNor2 2 COMB LCCOMB_X10_Y13_N18 1 " "Info: 2: + IC(0.553 ns) + CELL(0.053 ns) = 0.606 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 1; COMB Node = 'regfilepipe:inst26\|decoder:inst\|WideNor2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] regfilepipe:inst26|decoder:inst|WideNor2 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 1.078 ns regfilepipe:inst26\|decoder:inst\|memtoreg 3 REG LCCOMB_X10_Y13_N30 1 " "Info: 3: + IC(0.244 ns) + CELL(0.228 ns) = 1.078 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 1; REG Node = 'regfilepipe:inst26\|decoder:inst\|memtoreg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { regfilepipe:inst26|decoder:inst|WideNor2 regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.281 ns ( 26.07 % ) " "Info: Total cell delay = 0.281 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.797 ns ( 73.93 % ) " "Info: Total interconnect delay = 0.797 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] regfilepipe:inst26|decoder:inst|WideNor2 regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.078 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} regfilepipe:inst26|decoder:inst|WideNor2 {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.553ns 0.244ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "decoder.v" "" { Text "X:/cs154/proj2/decoder.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.073 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] regfilepipe:inst26|decoder:inst|Equal0~0 regfilepipe:inst26|decoder:inst|Equal0~1 regfilepipe:inst26|decoder:inst|WideOr17~0 regfilepipe:inst26|decoder:inst|WideNor7 regfilepipe:inst26|decoder:inst|WideNor7~clkctrl regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.073 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[3] {} regfilepipe:inst26|decoder:inst|Equal0~0 {} regfilepipe:inst26|decoder:inst|Equal0~1 {} regfilepipe:inst26|decoder:inst|WideOr17~0 {} regfilepipe:inst26|decoder:inst|WideNor7 {} regfilepipe:inst26|decoder:inst|WideNor7~clkctrl {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.000ns 1.170ns 0.564ns 0.306ns 0.272ns 0.511ns 1.405ns 0.943ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.346ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clock {} clock~combout {} fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 1.132ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] regfilepipe:inst26|decoder:inst|WideNor2 regfilepipe:inst26|decoder:inst|memtoreg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.078 ns" { fetchstore:inst1|lpm_ff1:inst1|lpm_ff:lpm_ff_component|dffs[29] {} regfilepipe:inst26|decoder:inst|WideNor2 {} regfilepipe:inst26|decoder:inst|memtoreg {} } { 0.000ns 0.553ns 0.244ns } { 0.000ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\] reset clock 6.085 ns register " "Info: tsu for register \"regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.085 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.458 ns + Longest pin register " "Info: + Longest pin to register delay is 8.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 22 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 440 -144 24 456 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.829 ns) + CELL(0.366 ns) 6.059 ns regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~1 2 COMB LCCOMB_X19_Y11_N24 31 " "Info: 2: + IC(4.829 ns) + CELL(0.366 ns) = 6.059 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 31; COMB Node = 'regfilepipe:inst26\|regfile:inst5\|lpm_mux3:inst25\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w1_n0_mux_dataout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { reset regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.346 ns) 8.303 ns regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 3 COMB LCCOMB_X14_Y14_N4 1 " "Info: 3: + IC(1.898 ns) + CELL(0.346 ns) = 8.303 ns; Loc. = LCCOMB_X14_Y14_N4; Fanout = 1; COMB Node = 'regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.458 ns regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X14_Y14_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 8.458 ns; Loc. = LCFF_X14_Y14_N5; Fanout = 2; REG Node = 'regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.731 ns ( 20.47 % ) " "Info: Total cell delay = 1.731 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.727 ns ( 79.53 % ) " "Info: Total interconnect delay = 6.727 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.458 ns" { reset regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.458 ns" { reset {} reset~combout {} regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.829ns 1.898ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 423 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 423; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X14_Y14_N5 2 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X14_Y14_N5; Fanout = 2; REG Node = 'regfilepipe:inst26\|regfile:inst5\|lpm_dff3:t4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.458 ns" { reset regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.458 ns" { reset {} reset~combout {} regfilepipe:inst26|regfile:inst5|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1 {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]~feeder {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.829ns 1.898ns 0.000ns } { 0.000ns 0.864ns 0.366ns 0.346ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} regfilepipe:inst26|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data11\[0\] forwardunit:inst27\|fwRt 14.360 ns register " "Info: tco from clock \"clock\" to destination pin \"data11\[0\]\" through register \"forwardunit:inst27\|fwRt\" is 14.360 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.531 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X10_Y14_N9 5 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X10_Y14_N9; Fanout = 5; REG Node = 'Mem_WB:inst5\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.346 ns) 3.637 ns forwardunit:inst27\|fwRs~13 3 COMB LCCOMB_X10_Y14_N2 2 " "Info: 3: + IC(0.533 ns) + CELL(0.346 ns) = 3.637 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 2; COMB Node = 'forwardunit:inst27\|fwRs~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.346 ns) 5.347 ns forwardunit:inst27\|fwRs~14 4 COMB LCCOMB_X10_Y14_N12 1 " "Info: 4: + IC(1.364 ns) + CELL(0.346 ns) = 5.347 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 5.762 ns forwardunit:inst27\|fwRs~15 5 COMB LCCOMB_X10_Y14_N26 1 " "Info: 5: + IC(0.362 ns) + CELL(0.053 ns) = 5.762 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 1; COMB Node = 'forwardunit:inst27\|fwRs~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.053 ns) 6.531 ns forwardunit:inst27\|fwRt 6 REG LCCOMB_X18_Y14_N24 18 " "Info: 6: + IC(0.716 ns) + CELL(0.053 ns) = 6.531 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 36.20 % ) " "Info: Total cell delay = 2.364 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.167 ns ( 63.80 % ) " "Info: Total interconnect delay = 4.167 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.829 ns + Longest register pin " "Info: + Longest register to pin delay is 7.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns forwardunit:inst27\|fwRt 1 REG LCCOMB_X18_Y14_N24 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 18; REG Node = 'forwardunit:inst27\|fwRt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { forwardunit:inst27|fwRt } "NODE_NAME" } } { "forwardunit.v" "" { Text "X:/cs154/proj2/forwardunit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.225 ns) 0.565 ns alupipe:inst2\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2 2 COMB LCCOMB_X17_Y14_N26 4 " "Info: 2: + IC(0.340 ns) + CELL(0.225 ns) = 0.565 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 4; COMB Node = 'alupipe:inst2\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w3_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.053 ns) 1.882 ns alupipe:inst2\|alu:inst8\|LessThan0~5 3 COMB LCCOMB_X19_Y13_N26 1 " "Info: 3: + IC(1.264 ns) + CELL(0.053 ns) = 1.882 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'alupipe:inst2\|alu:inst8\|LessThan0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 2.399 ns alupipe:inst2\|alu:inst8\|LessThan0~0 4 COMB LCCOMB_X19_Y13_N10 2 " "Info: 4: + IC(0.245 ns) + CELL(0.272 ns) = 2.399 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 2; COMB Node = 'alupipe:inst2\|alu:inst8\|LessThan0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.272 ns) 2.918 ns alupipe:inst2\|alu:inst8\|Mux0~2 5 COMB LCCOMB_X19_Y13_N6 6 " "Info: 5: + IC(0.247 ns) + CELL(0.272 ns) = 2.918 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 6; COMB Node = 'alupipe:inst2\|alu:inst8\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/proj2/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.053 ns) 4.101 ns regfilepipe:inst26\|prehazard:inst7\|data1\[0\]~24 6 COMB LCCOMB_X21_Y18_N10 1 " "Info: 6: + IC(1.130 ns) + CELL(0.053 ns) = 4.101 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 1; COMB Node = 'regfilepipe:inst26\|prehazard:inst7\|data1\[0\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { alupipe:inst2|alu:inst8|Mux0~2 regfilepipe:inst26|prehazard:inst7|data1[0]~24 } "NODE_NAME" } } { "prehazard.v" "" { Text "X:/cs154/proj2/prehazard.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(2.046 ns) 7.829 ns data11\[0\] 7 PIN PIN_AA10 0 " "Info: 7: + IC(1.682 ns) + CELL(2.046 ns) = 7.829 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'data11\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.728 ns" { regfilepipe:inst26|prehazard:inst7|data1[0]~24 data11[0] } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 784 1216 1392 800 "data11\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.921 ns ( 37.31 % ) " "Info: Total cell delay = 2.921 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.908 ns ( 62.69 % ) " "Info: Total interconnect delay = 4.908 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 regfilepipe:inst26|prehazard:inst7|data1[0]~24 data11[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { forwardunit:inst27|fwRt {} alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} alupipe:inst2|alu:inst8|LessThan0~5 {} alupipe:inst2|alu:inst8|LessThan0~0 {} alupipe:inst2|alu:inst8|Mux0~2 {} regfilepipe:inst26|prehazard:inst7|data1[0]~24 {} data11[0] {} } { 0.000ns 0.340ns 1.264ns 0.245ns 0.247ns 1.130ns 1.682ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.053ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { clock Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] forwardunit:inst27|fwRs~13 forwardunit:inst27|fwRs~14 forwardunit:inst27|fwRs~15 forwardunit:inst27|fwRt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { clock {} clock~combout {} Mem_WB:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[2] {} forwardunit:inst27|fwRs~13 {} forwardunit:inst27|fwRs~14 {} forwardunit:inst27|fwRs~15 {} forwardunit:inst27|fwRt {} } { 0.000ns 0.000ns 1.192ns 0.533ns 1.364ns 0.362ns 0.716ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.053ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { forwardunit:inst27|fwRt alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 alupipe:inst2|alu:inst8|LessThan0~5 alupipe:inst2|alu:inst8|LessThan0~0 alupipe:inst2|alu:inst8|Mux0~2 regfilepipe:inst26|prehazard:inst7|data1[0]~24 data11[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { forwardunit:inst27|fwRt {} alupipe:inst2|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2 {} alupipe:inst2|alu:inst8|LessThan0~5 {} alupipe:inst2|alu:inst8|LessThan0~0 {} alupipe:inst2|alu:inst8|Mux0~2 {} regfilepipe:inst26|prehazard:inst7|data1[0]~24 {} data11[0] {} } { 0.000ns 0.340ns 1.264ns 0.245ns 0.247ns 1.130ns 1.682ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.053ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] reset clock -0.521 ns register " "Info: th for register \"fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 26; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 423 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 423; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 272 -192 -24 288 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X17_Y11_N17 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 2; REG Node = 'fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clock~clkctrl fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.137 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 22 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "proj2.bdf" "" { Schematic "X:/cs154/proj2/proj2.bdf" { { 440 -144 24 456 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.357 ns) 2.982 ns fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~2 2 COMB LCCOMB_X17_Y11_N16 3 " "Info: 2: + IC(1.761 ns) + CELL(0.357 ns) = 2.982 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'fetchpipe:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w4_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { reset fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/proj2/db/mux_unc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.137 ns fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X17_Y11_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 3.137 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 2; REG Node = 'fetchpipe:inst\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 43.86 % ) " "Info: Total cell delay = 1.376 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.761 ns ( 56.14 % ) " "Info: Total interconnect delay = 1.761 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { reset fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { reset {} reset~combout {} fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 {} fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.761ns 0.000ns } { 0.000ns 0.864ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { reset fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { reset {} reset~combout {} fetchpipe:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2 {} fetchpipe:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.761ns 0.000ns } { 0.000ns 0.864ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Peak virtual memory: 148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:46:04 2011 " "Info: Processing ended: Thu May 19 15:46:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:46:08 2011 " "Info: Processing started: Thu May 19 15:46:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proj2 -c proj2 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off proj2 -c proj2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "proj2.vo proj2_v.sdo X:/cs154/proj2/simulation/modelsim/ simulation " "Info: Generated files \"proj2.vo\" and \"proj2_v.sdo\" in directory \"X:/cs154/proj2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:46:20 2011 " "Info: Processing ended: Thu May 19 15:46:20 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Info: Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
