
*** Running vivado
    with args -log Decode_And_Execute_FPGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Decode_And_Execute_FPGA.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Decode_And_Execute_FPGA.tcl -notrace
Command: synth_design -top Decode_And_Execute_FPGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decode_And_Execute_FPGA' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decode_And_Execute' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:61]
INFO: [Synth 8-6157] synthesizing module 'ADD' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:149]
INFO: [Synth 8-6157] synthesizing module 'H_ADDER' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:169]
INFO: [Synth 8-6157] synthesizing module 'XOR' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:316]
INFO: [Synth 8-6157] synthesizing module 'NOT' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:346]
INFO: [Synth 8-6157] synthesizing module 'Universal_Gate' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:352]
INFO: [Synth 8-6155] done synthesizing module 'Universal_Gate' (1#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:352]
INFO: [Synth 8-6155] done synthesizing module 'NOT' (2#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:346]
INFO: [Synth 8-6157] synthesizing module 'AND' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:338]
INFO: [Synth 8-6155] done synthesizing module 'AND' (3#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:338]
INFO: [Synth 8-6157] synthesizing module 'OR' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:327]
INFO: [Synth 8-6155] done synthesizing module 'OR' (4#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:327]
INFO: [Synth 8-6155] done synthesizing module 'XOR' (5#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:316]
INFO: [Synth 8-6155] done synthesizing module 'H_ADDER' (6#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:169]
INFO: [Synth 8-6157] synthesizing module 'F_ADDER' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:160]
INFO: [Synth 8-6155] done synthesizing module 'F_ADDER' (7#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:160]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (8#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:149]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:177]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (9#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:177]
INFO: [Synth 8-6157] synthesizing module 'BITWISE_AND' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:193]
INFO: [Synth 8-6155] done synthesizing module 'BITWISE_AND' (10#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:193]
INFO: [Synth 8-6157] synthesizing module 'BITWISE_OR' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:203]
INFO: [Synth 8-6155] done synthesizing module 'BITWISE_OR' (11#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:203]
INFO: [Synth 8-6157] synthesizing module 'LEFT_SHIFT' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:213]
INFO: [Synth 8-6155] done synthesizing module 'LEFT_SHIFT' (12#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:213]
INFO: [Synth 8-6157] synthesizing module 'RIGHT_SHIFT' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:223]
INFO: [Synth 8-6155] done synthesizing module 'RIGHT_SHIFT' (13#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:223]
INFO: [Synth 8-6157] synthesizing module 'COMPARE_EQ' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:233]
INFO: [Synth 8-6157] synthesizing module 'XNOR' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:305]
INFO: [Synth 8-6155] done synthesizing module 'XNOR' (14#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:305]
INFO: [Synth 8-6155] done synthesizing module 'COMPARE_EQ' (15#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:233]
INFO: [Synth 8-6157] synthesizing module 'COMPARE_GT' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:250]
INFO: [Synth 8-6155] done synthesizing module 'COMPARE_GT' (16#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:250]
INFO: [Synth 8-6157] synthesizing module 'SELECT' [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:124]
INFO: [Synth 8-6155] done synthesizing module 'SELECT' (17#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:124]
INFO: [Synth 8-6155] done synthesizing module 'Decode_And_Execute' (18#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Decode_And_Execute_FPGA' (19#1) [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/Lab2_TeamX_Decode_And_Execute_4bit.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.258 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1015.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/LAB2_FPGA.srcs/constrs_1/new/lab2_fpga_1.xdc]
Finished Parsing XDC File [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/LAB2_FPGA.srcs/constrs_1/new/lab2_fpga_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/LAB2_FPGA.srcs/constrs_1/new/lab2_fpga_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Decode_And_Execute_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Decode_And_Execute_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1041.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1041.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1041.121 ; gain = 25.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1041.121 ; gain = 25.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1041.121 ; gain = 25.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1041.121 ; gain = 25.863
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dae/func6/u0' (Universal_Gate) to 'dae/func6/u3'
INFO: [Synth 8-223] decloning instance 'dae/func7/not1' (NOT) to 'dae/func7/not2'
INFO: [Synth 8-223] decloning instance 'dae/func7/not1' (NOT) to 'dae/func7/not3'
INFO: [Synth 8-223] decloning instance 'dae/func8/not11' (NOT) to 'dae/func8/not22'
INFO: [Synth 8-223] decloning instance 'dae/func8/not11' (NOT) to 'dae/func8/not33'
INFO: [Synth 8-223] decloning instance 'dae/func8/a21' (AND) to 'dae/func8/a31'
INFO: [Synth 8-223] decloning instance 'dae/a_s_11' (AND) to 'dae/a_s_51'
INFO: [Synth 8-223] decloning instance 'dae/a_s_21' (AND) to 'dae/a_s_61'
INFO: [Synth 8-223] decloning instance 'dae/a_s_31' (AND) to 'dae/a_s_71'
INFO: [Synth 8-223] decloning instance 'dae/a_s_41' (AND) to 'dae/a_s_81'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1041.121 ; gain = 25.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1041.121 ; gain = 25.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1041.121 ; gain = 25.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1041.121 ; gain = 25.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.445 ; gain = 30.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.445 ; gain = 30.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.445 ; gain = 30.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.445 ; gain = 30.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.445 ; gain = 30.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.445 ; gain = 30.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     9|
|5     |LUT6 |    14|
|6     |IBUF |    11|
|7     |OBUF |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.445 ; gain = 30.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1045.445 ; gain = 4.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.445 ; gain = 30.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1056.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1061.359 ; gain = 46.102
INFO: [Common 17-1381] The checkpoint 'D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/LAB2_FPGA.runs/synth_1/Decode_And_Execute_FPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Decode_And_Execute_FPGA_utilization_synth.rpt -pb Decode_And_Execute_FPGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 15 02:42:10 2021...
