Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3d7118d96bd8466d91eaef62c08b0989 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_tb_behav xil_defaultlib.RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer2x1
Compiling module xil_defaultlib.Program_Counter_ALU
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BarrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BComp
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.multiplexer3x1
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.RISCV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_tb_behav
