

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:256:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:256:4,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_v7w5xJ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XbglZM"
Running: cat _ptx_XbglZM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_956GmR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_956GmR --output-file  /dev/null 2> _ptx_XbglZMinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XbglZM _ptx2_956GmR _ptx_XbglZMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92032 (ipc=184.1) sim_rate=46016 (inst/sec) elapsed = 0:0:00:02 / Fri Mar  4 17:16:46 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(45,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1261,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1261,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1261,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1262,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1263,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1264,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1275,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1275,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1275,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1277,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1278,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1279,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1281,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1281,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1281,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1282,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1282,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1282,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1282,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1282,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1282,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1282,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1283,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1283,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1284,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1284,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1284,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1285,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1285,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1285,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1295,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1295,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1295,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1296,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1296,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1297,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1297,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1298,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1298,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1299,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1306,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1306,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1306,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1307,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1308,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1308,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1308,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1309,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1309,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1312,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1312,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1313,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1314,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1316,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1318,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1318,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1319,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1319,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1320,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1322,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1322,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1323,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1324,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1325,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1325,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1326,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1326,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1327,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1327,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1327,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1328,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1328,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1329,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1330,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1330,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1330,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1331,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1332,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1333,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1334,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1340,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1340,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1340,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1341,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1342,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1343,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1343,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1344,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1344,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1344,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1344,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1345,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1345,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1346,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1346,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1346,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1347,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1347,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1348,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1348,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1358,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1360,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1360,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1361,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1361,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1362,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1364,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1364,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1364,0), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1365,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1366,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1367,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1376,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1378,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1378,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1379,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1379,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1380,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(134,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1390,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1390,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1391,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1392,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(102,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 461995 (ipc=308.0) sim_rate=153998 (inst/sec) elapsed = 0:0:00:03 / Fri Mar  4 17:16:47 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(145,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1766,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1767,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1767,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1768,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1773,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1774,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1790,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1790,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1791,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1791,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1791,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1792,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1805,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1806,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1812,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1814,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1815,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1817,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1818,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1819,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1820,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1825,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1826,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1827,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1828,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1830,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1831,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1831,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1832,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1834,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1835,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1835,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1836,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1836,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1836,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1837,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1838,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1840,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1841,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1841,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1844,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1851,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1854,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1855,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1856,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1857,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1858,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1859,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1862,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1862,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1862,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1863,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1863,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1863,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1869,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1870,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1872,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1877,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1878,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1879,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1886,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1887,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1889,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1890,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1891,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1892,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1892,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1893,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1893,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1894,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(128,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1894,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1895,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1900,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1900,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1901,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1901,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1908,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1909,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1912,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1916,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1917,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1918,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1918,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1919,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1919,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1922,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1923,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1933,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1934,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1935,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1936,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1937,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1938,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1938,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1939,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1941,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1942,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1947,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1947,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1948,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1948,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1949,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1949,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1949,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1957,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1958,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1959,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1960,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1965,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1971,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1972,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1981,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1982,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1986,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1987,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1988,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1989,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1990,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1990,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1991,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1992,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2001,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2002,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2004,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(203,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2011,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2029,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2029,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2036,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2037,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2044,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2044,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2049,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2054,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2080,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(226,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2191,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2233,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2252,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2271,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2284,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2289,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2299,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2311,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2319,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2321,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2334,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2334,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2337,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2352,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2353,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2355,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2364,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2365,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2371,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2374,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2384,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2389,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2391,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2401,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2405,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2408,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2416,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2421,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2427,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2430,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2441,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2445,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2445,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2459,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2459,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2464,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2477,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2483,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2486,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2487,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2490,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917178 (ipc=366.9) sim_rate=229294 (inst/sec) elapsed = 0:0:00:04 / Fri Mar  4 17:16:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2512,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5791,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5792
gpu_sim_insn = 917736
gpu_ipc =     158.4489
gpu_tot_sim_cycle = 5792
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     158.4489
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 292
gpu_stall_icnt2sh    = 236
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6741
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 18, Miss_rate = 0.125, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 52, Miss_rate = 0.265, Pending_hits = 112, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 18, Miss_rate = 0.125, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 18, Miss_rate = 0.125, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 112, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 17, Miss_rate = 0.125, Pending_hits = 119, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 292
	L1D_total_cache_miss_rate = 0.1380
	L1D_total_cache_pending_hits = 1792
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7196	W0_Idle:18706	W0_Scoreboard:23973	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70488 {264:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 267 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5791 
mrq_lat_table:223 	4 	29 	27 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	329 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	278 	2 	0 	0 	0 	0 	2 	11 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1998         0      5772         0         0         0         0         0         0         0       934       899      1769      1772         0         0 
dram[1]:      1188         0         0         0         0         0         0         0         0         0       938       906      1763      1751         0      3791 
dram[2]:         0         0         0      2897         0      1435         0         0         0      4135       941       910      1757      1404         0         0 
dram[3]:         0         0         0      4950         0      4541         0         0         0         0       947       919      1782      1760         0         0 
dram[4]:         0      3719         0         0         0      5357         0         0         0         0      1038      2399      1765      1790      2968         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       918       922      1801      1768      5429         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 11.000000 11.000000 11.000000      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 11.000000 13.000000 11.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 10.000000 11.000000 11.000000 12.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 10.000000 11.000000 11.000000 10.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  4.666667  6.500000 11.000000 10.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000 11.000000 10.000000  1.000000      -nan 
average row locality = 290/42 = 6.904762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         1         0         0         0         0         0         0         0        10        11        11        11         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0        10        11        13        11         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        10        11        11        11         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        10        11        11        10         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        13        12        11        10         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        11        11        11        10         1         0 
total reads: 280
min_bank_accesses = 0!
chip skew: 50/44 = 1.14
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1408    none         126    none      none      none      none      none      none      none         275       272       299       276    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         290       279       269       271    none         270
dram[2]:     none      none      none         126    none         276    none      none      none         126       274       274       274       250    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         288       301       301       280    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         335       254       274       276       272    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         277       273       276       278       276    none  
maximum mf latency per bank:
dram[0]:        285         0       252         0         0         0         0         0         0         0       299       278       288       310         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       299       276       286         0       276
dram[2]:          0         0         0       252         0       276         0         0         0       252       292       295       292       302         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       287       295       298       323         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       288       285       284       304       277         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       309       285       294       306       276         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f3cffc41820 :  mf: uid= 34713, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5791), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7645 n_nop=7447 n_act=8 n_pre=2 n_req=48 n_rd=187 n_write=1 bw_util=0.04918
n_activity=879 dram_eff=0.4278
bk0: 12a 7554i bk1: 0a 7642i bk2: 3a 7618i bk3: 0a 7643i bk4: 0a 7645i bk5: 0a 7645i bk6: 0a 7646i bk7: 0a 7646i bk8: 0a 7647i bk9: 0a 7647i bk10: 40a 7515i bk11: 44a 7489i bk12: 44a 7492i bk13: 44a 7451i bk14: 0a 7645i bk15: 0a 7645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0184434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7645 n_nop=7443 n_act=6 n_pre=0 n_req=49 n_rd=196 n_write=0 bw_util=0.05128
n_activity=859 dram_eff=0.4563
bk0: 4a 7620i bk1: 0a 7642i bk2: 0a 7642i bk3: 0a 7642i bk4: 0a 7642i bk5: 0a 7644i bk6: 0a 7644i bk7: 0a 7646i bk8: 0a 7648i bk9: 0a 7648i bk10: 40a 7527i bk11: 44a 7471i bk12: 52a 7500i bk13: 44a 7483i bk14: 0a 7644i bk15: 12a 7602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0121648
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7645 n_nop=7451 n_act=7 n_pre=0 n_req=49 n_rd=184 n_write=3 bw_util=0.04892
n_activity=841 dram_eff=0.4447
bk0: 0a 7644i bk1: 0a 7645i bk2: 0a 7646i bk3: 4a 7617i bk4: 0a 7645i bk5: 4a 7622i bk6: 0a 7645i bk7: 0a 7646i bk8: 0a 7648i bk9: 4a 7619i bk10: 40a 7512i bk11: 44a 7455i bk12: 44a 7483i bk13: 44a 7444i bk14: 0a 7643i bk15: 0a 7643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170046
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7645 n_nop=7461 n_act=6 n_pre=0 n_req=46 n_rd=176 n_write=2 bw_util=0.04657
n_activity=722 dram_eff=0.4931
bk0: 0a 7645i bk1: 0a 7646i bk2: 0a 7647i bk3: 4a 7618i bk4: 0a 7645i bk5: 4a 7616i bk6: 0a 7643i bk7: 0a 7645i bk8: 0a 7646i bk9: 0a 7646i bk10: 40a 7521i bk11: 44a 7488i bk12: 44a 7499i bk13: 40a 7426i bk14: 0a 7641i bk15: 0a 7643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0304774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7645 n_nop=7428 n_act=10 n_pre=3 n_req=54 n_rd=200 n_write=4 bw_util=0.05337
n_activity=944 dram_eff=0.4322
bk0: 0a 7643i bk1: 4a 7617i bk2: 0a 7644i bk3: 0a 7644i bk4: 0a 7644i bk5: 4a 7617i bk6: 0a 7645i bk7: 0a 7647i bk8: 0a 7648i bk9: 0a 7650i bk10: 52a 7427i bk11: 48a 7405i bk12: 44a 7498i bk13: 40a 7471i bk14: 8a 7610i bk15: 0a 7641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0150425
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7645 n_nop=7464 n_act=5 n_pre=0 n_req=44 n_rd=176 n_write=0 bw_util=0.04604
n_activity=722 dram_eff=0.4875
bk0: 0a 7643i bk1: 0a 7644i bk2: 0a 7645i bk3: 0a 7645i bk4: 0a 7645i bk5: 0a 7646i bk6: 0a 7646i bk7: 0a 7646i bk8: 0a 7646i bk9: 0a 7646i bk10: 44a 7506i bk11: 44a 7468i bk12: 44a 7490i bk13: 40a 7457i bk14: 4a 7620i bk15: 0a 7642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105952

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 24, Miss_rate = 0.600, Pending_hits = 3, Reservation_fails = 110
L2_cache_bank[3]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 21, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 23, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21, Miss = 21, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 340
L2_total_cache_misses = 280
L2_total_cache_miss_rate = 0.8235
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=2634
icnt_total_pkts_simt_to_mem=366
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0485
	minimum = 6
	maximum = 37
Network latency average = 10.7206
	minimum = 6
	maximum = 37
Slowest packet = 384
Flit latency average = 7.663
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00434827
	minimum = 0.00328039 (at node 13)
	maximum = 0.0100138 (at node 1)
Accepted packet rate average = 0.00434827
	minimum = 0.00328039 (at node 13)
	maximum = 0.0100138 (at node 1)
Injected flit rate average = 0.0191835
	minimum = 0.00328039 (at node 13)
	maximum = 0.0562845 (at node 15)
Accepted flit rate average= 0.0191835
	minimum = 0.00362569 (at node 19)
	maximum = 0.0504144 (at node 1)
Injected packet length average = 4.41176
Accepted packet length average = 4.41176
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0485 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 10.7206 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 7.663 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00434827 (1 samples)
	minimum = 0.00328039 (1 samples)
	maximum = 0.0100138 (1 samples)
Accepted packet rate average = 0.00434827 (1 samples)
	minimum = 0.00328039 (1 samples)
	maximum = 0.0100138 (1 samples)
Injected flit rate average = 0.0191835 (1 samples)
	minimum = 0.00328039 (1 samples)
	maximum = 0.0562845 (1 samples)
Accepted flit rate average = 0.0191835 (1 samples)
	minimum = 0.00362569 (1 samples)
	maximum = 0.0504144 (1 samples)
Injected packet size average = 4.41176 (1 samples)
Accepted packet size average = 4.41176 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1448 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5792)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5792)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5792)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5792)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5792)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5792)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5792)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(36,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(19,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(58,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (376,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(377,5792)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,5792)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,5792)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,5792)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (378,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(379,5792)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (379,5792), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(380,5792)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (380,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (380,5792), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(381,5792)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(381,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (384,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (384,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(385,5792)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(385,5792)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (385,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (385,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(386,5792)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5792)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(386,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (393,5792), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(394,5792)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (394,5792), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(395,5792)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (400,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,5792), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(401,5792)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,5792)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (401,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(402,5792)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (402,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(403,5792)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(94,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (403,5792), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(404,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (409,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (409,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (409,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(410,5792)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(410,5792)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(410,5792)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (410,5792), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(411,5792)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (414,5792), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(415,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (422,5792), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(423,5792)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (423,5792), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(424,5792)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,5792), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (431,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (431,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(432,5792)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(432,5792)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (432,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (432,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(433,5792)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(433,5792)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (434,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(435,5792)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (435,5792), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(436,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (437,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (437,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(438,5792)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(438,5792)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (440,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(441,5792)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (441,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,5792), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(442,5792)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(443,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (450,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (450,5792), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5792)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5792)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(452,5792)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(452,5792)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (453,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (453,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (453,5792), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(454,5792)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(454,5792)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(455,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5792)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (457,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (457,5792), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(458,5792)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(459,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (463,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (463,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(464,5792)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,5792)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(464,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (464,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (464,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(465,5792)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(465,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (465,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(466,5792)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (466,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(467,5792)
GPGPU-Sim uArch: cycles simulated: 6292  inst.: 1279369 (ipc=723.3) sim_rate=255873 (inst/sec) elapsed = 0:0:00:05 / Fri Mar  4 17:16:49 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(70,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (529,5792), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(530,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (534,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (534,5792), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(535,5792)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(535,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (544,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (544,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (544,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(545,5792)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(545,5792)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(545,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (545,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(546,5792)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (547,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (547,5792), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(548,5792)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(548,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (550,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(551,5792)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (554,5792), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(555,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (556,5792), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(557,5792)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (568,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (568,5792), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(569,5792)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (569,5792), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(570,5792)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(570,5792)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (570,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (570,5792), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(571,5792)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(572,5792)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,5792), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,5792)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (579,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (579,5792), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(580,5792)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(581,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (581,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(582,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (591,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (591,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(592,5792)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5792)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(592,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (593,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(594,5792)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (595,5792), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(596,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (598,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(599,5792)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (601,5792), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(602,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (604,5792), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(605,5792)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(140,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (754,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(755,5792)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (755,5792), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(756,5792)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(170,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (773,5792), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(774,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (775,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(776,5792)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (786,5792), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(787,5792)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (789,5792), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(790,5792)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (793,5792), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(794,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (796,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(797,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (799,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (799,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (799,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (799,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (799,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(800,5792)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(800,5792)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(800,5792)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(800,5792)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(800,5792)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (802,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(803,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (803,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(804,5792)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (806,5792), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(807,5792)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (809,5792), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(810,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (810,5792), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(811,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (820,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(821,5792)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (821,5792), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(822,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (823,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (823,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (823,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(824,5792)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(824,5792)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(824,5792)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (827,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(828,5792)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (830,5792), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(831,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (834,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (834,5792), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(835,5792)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(835,5792)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (848,5792), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(849,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (851,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(852,5792)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (857,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (857,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(858,5792)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(858,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (859,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(860,5792)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (864,5792), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(865,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (871,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(872,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (875,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (875,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(876,5792)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(876,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (876,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (876,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (876,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(877,5792)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(877,5792)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(877,5792)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5792), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5792)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (889,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (889,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (889,5792), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(890,5792)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(890,5792)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(891,5792)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (898,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (898,5792), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(899,5792)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(900,5792)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (906,5792), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(907,5792)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(217,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (909,5792), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(910,5792)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (918,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (918,5792), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(919,5792)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(919,5792)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (919,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(920,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (921,5792), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(922,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (926,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (926,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (926,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(927,5792)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(927,5792)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(927,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (927,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(928,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (930,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(931,5792)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (950,5792), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(951,5792)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (951,5792), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(952,5792)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (957,5792), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(958,5792)
GPGPU-Sim uArch: cycles simulated: 6792  inst.: 1649052 (ipc=731.3) sim_rate=274842 (inst/sec) elapsed = 0:0:00:06 / Fri Mar  4 17:16:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1007,5792), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1008,5792)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1011,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1011,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1011,5792), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1012,5792)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1012,5792)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1012,5792)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1014,5792), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1015,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1015,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1016,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1017,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1018,5792)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1018,5792), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1019,5792)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1019,5792), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1020,5792)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1024,5792), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1025,5792)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1031,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1031,5792), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1032,5792)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1033,5792)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1033,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1033,5792), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1034,5792)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1035,5792)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1039,5792), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1040,5792)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1051,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1051,5792), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1052,5792)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1052,5792)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1055,5792), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1056,5792)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1057,5792), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1058,5792)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1058,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1059,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1062,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1064,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1065,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1070,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1071,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1095,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1103,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1117,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1134,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1143,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1155,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1158,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1160,5792), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(202,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1161,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1180,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1185,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1189,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1190,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1192,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1192,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1192,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1192,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1195,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1196,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1199,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1199,5792), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1200,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1201,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1216,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1216,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1219,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1222,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1223,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1224,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1234,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1248,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1250,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1252,5792), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1253,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1256,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1257,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1258,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1259,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1263,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1264,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1266,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1270,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1272,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1273,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1277,5792), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1282,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1283,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1284,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1288,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1294,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1309,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1315,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1321,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1322,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1326,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1338,5792), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1344,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1347,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1349,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1351,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1354,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1368,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1389,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1393,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1394,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1400,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1414,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1414,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1415,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1419,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1436,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2805,5792), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 8792  inst.: 1835656 (ipc=306.0) sim_rate=262236 (inst/sec) elapsed = 0:0:00:07 / Fri Mar  4 17:16:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3804,5792), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4248,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4498,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4910,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5092,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5715,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5994,5792), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5995
gpu_sim_insn = 919016
gpu_ipc =     153.2971
gpu_tot_sim_cycle = 11787
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     155.8286
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 292
gpu_stall_icnt2sh    = 383
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 975
	L1I_total_cache_miss_rate = 0.0258
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6741
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 64, Miss_rate = 0.192, Pending_hits = 245, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 67, Miss_rate = 0.202, Pending_hits = 217, Reservation_fails = 0
	L1D_cache_core[2]: Access = 280, Miss = 35, Miss_rate = 0.125, Pending_hits = 245, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 34, Miss_rate = 0.121, Pending_hits = 238, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 34, Miss_rate = 0.125, Pending_hits = 238, Reservation_fails = 0
	L1D_cache_core[5]: Access = 342, Miss = 68, Miss_rate = 0.199, Pending_hits = 245, Reservation_fails = 0
	L1D_cache_core[6]: Access = 350, Miss = 77, Miss_rate = 0.220, Pending_hits = 231, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 34, Miss_rate = 0.121, Pending_hits = 238, Reservation_fails = 0
	L1D_cache_core[8]: Access = 318, Miss = 59, Miss_rate = 0.186, Pending_hits = 224, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 35, Miss_rate = 0.125, Pending_hits = 245, Reservation_fails = 0
	L1D_cache_core[10]: Access = 364, Miss = 81, Miss_rate = 0.223, Pending_hits = 224, Reservation_fails = 0
	L1D_cache_core[11]: Access = 340, Miss = 77, Miss_rate = 0.226, Pending_hits = 224, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 35, Miss_rate = 0.125, Pending_hits = 245, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 34, Miss_rate = 0.125, Pending_hits = 238, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 34, Miss_rate = 0.125, Pending_hits = 238, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 768
	L1D_total_cache_miss_rate = 0.1671
	L1D_total_cache_pending_hits = 3535
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36850
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 975
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 273, 75, 75, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:43698	W0_Scoreboard:51622	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4768 {8:596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157344 {264:596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11786 
mrq_lat_table:341 	4 	52 	34 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	451 	346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	830 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	607 	2 	0 	0 	0 	0 	2 	11 	40 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        10        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0        10         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        11        12         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        10         0         0        10         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        11         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1998      3607      5772      4032         0         0         0      4872      2675      3663      2510      3201      1769      1772      1669      3349 
dram[1]:      1188         0         0         0      4263      2962         0      2413       904         0      1619       906      1763      1751      2244      3791 
dram[2]:         0      4884      4072      2897         0      2666         0      5074         0      4135       941       910      1757      2048      2066      3919 
dram[3]:      1318      3276      2332      4950         0      4541      2585      3200      4475      4151       947       919      1782      1923      2401      2506 
dram[4]:      3375      3719         0         0         0      5357      2850         0      4826      2787      1038      2399      1765      1790      2968      2444 
dram[5]:      1279      2432      2160      1369      2744      1368      3693      1440      3851      3560       918       922      1801      1768      5429      2094 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000  6.000000  6.500000 12.000000 11.000000  3.000000  2.000000 
dram[1]:  1.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.500000  1.000000      -nan  6.000000 11.000000 14.000000 12.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.000000 10.000000 11.000000  6.000000  4.666667  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000  5.500000 11.000000 12.000000  4.000000  3.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  3.750000  7.500000 11.000000 13.000000  7.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000  6.000000 11.000000 11.000000 11.000000  1.333333  3.000000 
average row locality = 439/103 = 4.262136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         2         1         0         0         0         1         2         2        11        12        12        11         3         2 
dram[1]:         1         0         0         0         1         1         0         2         1         0        11        11        14        12         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         5        10        11        12        13         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        11        11        12        12         3         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        14        13        11        13         7         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        12        11        11        11         4         3 
total reads: 384
min_bank_accesses = 0!
chip skew: 70/60 = 1.17
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         4         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 55
min_bank_accesses = 0!
chip skew: 11/4 = 2.75
average mf latency per bank:
dram[0]:       1408       126       161       126    none      none      none         126       179       124       389       422       502       474       270       272
dram[1]:          0    none      none      none         126       126    none         179       276    none         436       443       404       440       276       382
dram[2]:     none         126       126       161    none         179    none         126    none         175       425       464       435       434       423       276
dram[3]:        279       126       124       161    none         199       126       124       126       276       450       504       491       391       319       269
dram[4]:        126       199    none      none      none         161       124    none         179       127       910       357       408       398       331       321
dram[5]:        287       147       126       286       124       277       126       277       126       126       438       450       474       436       314       348
maximum mf latency per bank:
dram[0]:        285       252       252       252         0         0         0       252       276       251       299       278       288       310       276       277
dram[1]:          0         0         0         0       252       252         0       277       276         0       287       299       276       286       276       276
dram[2]:          0       252       252       252         0       276         0       252         0       286       292       295       294       302       276       276
dram[3]:        279       252       252       252         0       251       252       252       252       276       287       295       298       323       276       277
dram[4]:        252       252         0         0         0       252       252         0       278       254       288       285       284       304       277       276
dram[5]:        287       251       252       286       252       277       252       277       252       252       309       285       294       306       285       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15558 n_nop=15273 n_act=18 n_pre=5 n_req=73 n_rd=252 n_write=10 bw_util=0.03368
n_activity=1456 dram_eff=0.3599
bk0: 12a 15465i bk1: 4a 15525i bk2: 8a 15506i bk3: 4a 15528i bk4: 0a 15559i bk5: 0a 15561i bk6: 0a 15563i bk7: 4a 15535i bk8: 8a 15487i bk9: 8a 15510i bk10: 44a 15385i bk11: 48a 15357i bk12: 48a 15392i bk13: 44a 15362i bk14: 12a 15514i bk15: 8a 15523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0143977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15558 n_nop=15299 n_act=13 n_pre=2 n_req=64 n_rd=240 n_write=4 bw_util=0.03137
n_activity=1204 dram_eff=0.4053
bk0: 4a 15534i bk1: 0a 15557i bk2: 0a 15557i bk3: 0a 15558i bk4: 4a 15530i bk5: 4a 15530i bk6: 0a 15557i bk7: 8a 15496i bk8: 4a 15535i bk9: 0a 15559i bk10: 44a 15395i bk11: 44a 15380i bk12: 56a 15400i bk13: 48a 15384i bk14: 4a 15535i bk15: 20a 15494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00938424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15558 n_nop=15283 n_act=18 n_pre=6 n_req=71 n_rd=240 n_write=11 bw_util=0.03227
n_activity=1400 dram_eff=0.3586
bk0: 0a 15556i bk1: 4a 15529i bk2: 4a 15528i bk3: 8a 15507i bk4: 0a 15558i bk5: 8a 15496i bk6: 0a 15559i bk7: 4a 15532i bk8: 0a 15562i bk9: 20a 15415i bk10: 40a 15422i bk11: 44a 15367i bk12: 48a 15363i bk13: 52a 15289i bk14: 4a 15533i bk15: 4a 15532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0121481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15558 n_nop=15263 n_act=18 n_pre=3 n_req=76 n_rd=264 n_write=10 bw_util=0.03522
n_activity=1446 dram_eff=0.379
bk0: 4a 15535i bk1: 4a 15529i bk2: 8a 15508i bk3: 8a 15503i bk4: 0a 15557i bk5: 4a 15529i bk6: 4a 15516i bk7: 8a 15509i bk8: 4a 15530i bk9: 4a 15535i bk10: 44a 15400i bk11: 44a 15401i bk12: 48a 15404i bk13: 48a 15273i bk14: 12a 15511i bk15: 20a 15493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0171616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240200, atomic=0 1 entries : 0x7f3cffc610c0 :  mf: uid= 60720, sid06:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11786), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15558 n_nop=15246 n_act=17 n_pre=5 n_req=81 n_rd=279 n_write=11 bw_util=0.03728
n_activity=1524 dram_eff=0.3806
bk0: 4a 15526i bk1: 4a 15528i bk2: 0a 15556i bk3: 0a 15556i bk4: 0a 15558i bk5: 7a 15512i bk6: 8a 15504i bk7: 0a 15561i bk8: 8a 15500i bk9: 4a 15533i bk10: 56a 15303i bk11: 52a 15296i bk12: 44a 15411i bk13: 52a 15355i bk14: 28a 15474i bk15: 12a 15504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00996272
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15558 n_nop=15267 n_act=19 n_pre=3 n_req=74 n_rd=260 n_write=9 bw_util=0.03458
n_activity=1460 dram_eff=0.3685
bk0: 4a 15533i bk1: 12a 15486i bk2: 4a 15531i bk3: 4a 15525i bk4: 8a 15507i bk5: 4a 15538i bk6: 4a 15531i bk7: 4a 15536i bk8: 4a 15530i bk9: 4a 15529i bk10: 48a 15383i bk11: 44a 15379i bk12: 44a 15404i bk13: 44a 15361i bk14: 16a 15454i bk15: 12a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00777735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 99, Miss = 33, Miss_rate = 0.333, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 60, Miss = 30, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 78, Miss = 29, Miss_rate = 0.372, Pending_hits = 3, Reservation_fails = 110
L2_cache_bank[3]: Access = 61, Miss = 31, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 70, Miss = 36, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 63, Miss = 31, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 63, Miss = 35, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 119, Miss = 37, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 59, Miss = 33, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 62, Miss = 33, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 59, Miss = 32, Miss_rate = 0.542, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 841
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.4566
L2_total_cache_pending_hits = 10
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=5815
icnt_total_pkts_simt_to_mem=1027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.08383
	minimum = 6
	maximum = 25
Network latency average = 9.07984
	minimum = 6
	maximum = 25
Slowest packet = 1220
Flit latency average = 6.45263
	minimum = 6
	maximum = 21
Slowest flit = 4717
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00619034
	minimum = 0.00250209 (at node 1)
	maximum = 0.0141785 (at node 23)
Accepted packet rate average = 0.00619034
	minimum = 0.00250209 (at node 1)
	maximum = 0.0141785 (at node 23)
Injected flit rate average = 0.0237358
	minimum = 0.00250209 (at node 1)
	maximum = 0.0528774 (at node 23)
Accepted flit rate average= 0.0237358
	minimum = 0.00500417 (at node 19)
	maximum = 0.0568807 (at node 10)
Injected packet length average = 3.83433
Accepted packet length average = 3.83433
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0662 (2 samples)
	minimum = 6 (2 samples)
	maximum = 31 (2 samples)
Network latency average = 9.90021 (2 samples)
	minimum = 6 (2 samples)
	maximum = 31 (2 samples)
Flit latency average = 7.05781 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00526931 (2 samples)
	minimum = 0.00289124 (2 samples)
	maximum = 0.0120961 (2 samples)
Accepted packet rate average = 0.00526931 (2 samples)
	minimum = 0.00289124 (2 samples)
	maximum = 0.0120961 (2 samples)
Injected flit rate average = 0.0214597 (2 samples)
	minimum = 0.00289124 (2 samples)
	maximum = 0.054581 (2 samples)
Accepted flit rate average = 0.0214597 (2 samples)
	minimum = 0.00431493 (2 samples)
	maximum = 0.0536475 (2 samples)
Injected packet size average = 4.07258 (2 samples)
Accepted packet size average = 4.07258 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1683 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11787)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11787)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11787)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11787)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11787)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11787)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11787)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(86,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(50,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(80,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (378,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(379,11787)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,11787)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (379,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (379,11787), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(380,11787)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(380,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (380,11787), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(381,11787)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (384,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (384,11787), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(385,11787)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(385,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (385,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(386,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (386,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(387,11787)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (396,11787), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,11787)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(397,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,11787)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,11787)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (407,11787), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(408,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (409,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(410,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (410,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(411,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (415,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(416,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (424,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (424,11787), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(425,11787)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (425,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (425,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (425,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (425,11787), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(426,11787)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(426,11787)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(426,11787)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(426,11787)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(427,11787)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (427,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (427,11787), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(428,11787)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(428,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (429,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(430,11787)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (432,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(433,11787)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(53,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (435,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (435,11787), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(436,11787)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(437,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (437,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (437,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(438,11787)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(438,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (440,11787), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11787)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(442,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (442,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(443,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (443,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (443,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(444,11787)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(444,11787)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (448,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (448,11787), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(449,11787)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(450,11787)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (450,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (450,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (450,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (450,11787), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(451,11787)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(451,11787)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(452,11787)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(452,11787)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (454,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (454,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (454,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (454,11787), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(455,11787)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(455,11787)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(456,11787)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(456,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (457,11787), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(458,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (463,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(464,11787)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (464,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(465,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (466,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(467,11787)
GPGPU-Sim uArch: cycles simulated: 12287  inst.: 2195193 (ipc=716.9) sim_rate=274399 (inst/sec) elapsed = 0:0:00:08 / Fri Mar  4 17:16:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (517,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(518,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (520,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(521,11787)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (530,11787), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(531,11787)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (536,11787), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(537,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (543,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(544,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (544,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(545,11787)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (545,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(546,11787)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(62,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (549,11787), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11787)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(551,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (554,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (554,11787), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(555,11787)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(556,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (559,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(560,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (560,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(561,11787)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (570,11787), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(571,11787)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (574,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (574,11787), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(575,11787)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (575,11787), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(576,11787)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(576,11787)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (576,11787), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(577,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (584,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(585,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (585,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (585,11787), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(586,11787)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(587,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (592,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(593,11787)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (593,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(594,11787)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,11787), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(596,11787)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (597,11787), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(598,11787)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(96,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (691,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(692,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (701,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(702,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (714,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(715,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (734,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(735,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (748,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(749,11787)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (758,11787), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(759,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (761,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (761,11787), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(762,11787)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(762,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (766,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(767,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (772,11787), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(773,11787)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (773,11787), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(774,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (776,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(777,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (780,11787), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(781,11787)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (781,11787), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(782,11787)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (786,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (786,11787), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(787,11787)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(787,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (789,11787), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(790,11787)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (790,11787), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(791,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (792,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(793,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (793,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (793,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(794,11787)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(794,11787)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (794,11787), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(795,11787)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (805,11787), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(806,11787)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (811,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(812,11787)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(129,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (819,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(820,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (831,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(832,11787)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (835,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(836,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (841,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(842,11787)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (845,11787), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(846,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (846,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(847,11787)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (848,11787), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(849,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (850,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (850,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(851,11787)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(851,11787)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (852,11787), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(853,11787)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (857,11787), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(858,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (864,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(865,11787)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (865,11787), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(866,11787)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (876,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (876,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(877,11787)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(877,11787)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (878,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (878,11787), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(879,11787)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(880,11787)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (884,11787), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(885,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (885,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(886,11787)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (888,11787), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(889,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (896,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(897,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (900,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(901,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (912,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(913,11787)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (916,11787), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(917,11787)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (923,11787), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(924,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (937,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(938,11787)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(190,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (951,11787), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(952,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (952,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(953,11787)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (955,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(956,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (962,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (962,11787), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(963,11787)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(964,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (965,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(966,11787)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (967,11787), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(968,11787)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (976,11787), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(977,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (994,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(995,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (997,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(998,11787)
GPGPU-Sim uArch: cycles simulated: 12787  inst.: 2549264 (ipc=712.5) sim_rate=283251 (inst/sec) elapsed = 0:0:00:09 / Fri Mar  4 17:16:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1000,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1001,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1017,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1018,11787)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1018,11787), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1019,11787)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1027,11787), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1028,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1029,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1030,11787)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1035,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1035,11787), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1036,11787)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1037,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1049,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1050,11787)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1067,11787), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1068,11787)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1075,11787), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1076,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1077,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1078,11787)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(194,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1084,11787), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1085,11787)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1097,11787), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1098,11787)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1108,11787), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1109,11787)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1111,11787), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1112,11787)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1119,11787), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1120,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1122,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1122,11787), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1123,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1123,11787), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1124,11787)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1124,11787)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1126,11787), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1127,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1131,11787), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1132,11787)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1132,11787), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1133,11787)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1139,11787), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1140,11787)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1140,11787), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1141,11787)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1146,11787), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1147,11787)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1152,11787), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1153,11787)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1165,11787), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1166,11787)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1166,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1166,11787), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1167,11787)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1169,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1174,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1179,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1181,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1186,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1189,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1189,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1210,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1215,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1221,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1221,11787), 3 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(249,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1223,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1223,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1225,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1233,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1236,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1249,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1252,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1259,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1263,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1274,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1284,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1288,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1291,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1293,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1294,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1296,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1305,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1310,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1311,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1324,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1329,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1344,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1359,11787), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1385,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1398,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1405,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1417,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1420,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1420,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1423,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1446,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1467,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1500,11787), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13787  inst.: 2754231 (ipc=458.7) sim_rate=275423 (inst/sec) elapsed = 0:0:00:10 / Fri Mar  4 17:16:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2853,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2988,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2991,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3077,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3217,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3233,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3299,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3305,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3375,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3425,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3578,11787), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3603,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3610,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3846,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3850,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4088,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4131,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4148,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4164,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4186,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4266,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4323,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4332,11787), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4353,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4514,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4532,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4757,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4781,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4838,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4870,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5036,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5041,11787), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5143,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5222,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5350,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5397,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5719,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5745,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5747,11787), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5900,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6009,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6396,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6717,11787), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6718
gpu_sim_insn = 926846
gpu_ipc =     137.9646
gpu_tot_sim_cycle = 18505
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.3433
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 292
gpu_stall_icnt2sh    = 840
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6741
L1D_cache:
	L1D_cache_core[0]: Access = 872, Miss = 283, Miss_rate = 0.325, Pending_hits = 337, Reservation_fails = 0
	L1D_cache_core[1]: Access = 546, Miss = 117, Miss_rate = 0.214, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[2]: Access = 572, Miss = 123, Miss_rate = 0.215, Pending_hits = 364, Reservation_fails = 0
	L1D_cache_core[3]: Access = 530, Miss = 109, Miss_rate = 0.206, Pending_hits = 343, Reservation_fails = 0
	L1D_cache_core[4]: Access = 662, Miss = 186, Miss_rate = 0.281, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[5]: Access = 564, Miss = 125, Miss_rate = 0.222, Pending_hits = 357, Reservation_fails = 0
	L1D_cache_core[6]: Access = 780, Miss = 243, Miss_rate = 0.312, Pending_hits = 315, Reservation_fails = 0
	L1D_cache_core[7]: Access = 500, Miss = 91, Miss_rate = 0.182, Pending_hits = 350, Reservation_fails = 0
	L1D_cache_core[8]: Access = 600, Miss = 147, Miss_rate = 0.245, Pending_hits = 322, Reservation_fails = 0
	L1D_cache_core[9]: Access = 626, Miss = 149, Miss_rate = 0.238, Pending_hits = 366, Reservation_fails = 0
	L1D_cache_core[10]: Access = 850, Miss = 276, Miss_rate = 0.325, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[11]: Access = 544, Miss = 131, Miss_rate = 0.241, Pending_hits = 329, Reservation_fails = 0
	L1D_cache_core[12]: Access = 524, Miss = 99, Miss_rate = 0.189, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[13]: Access = 632, Miss = 163, Miss_rate = 0.258, Pending_hits = 343, Reservation_fails = 0
	L1D_cache_core[14]: Access = 494, Miss = 91, Miss_rate = 0.184, Pending_hits = 364, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2333
	L1D_total_cache_miss_rate = 0.2510
	L1D_total_cache_pending_hits = 5134
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1053
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 105, 105, 443, 105, 105, 105, 105, 277, 135, 249, 135, 135, 135, 135, 135, 529, 135, 135, 333, 135, 135, 135, 221, 150, 150, 150, 150, 150, 150, 150, 150, 105, 105, 105, 359, 105, 105, 105, 105, 305, 135, 135, 135, 135, 135, 135, 135, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3206
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8964	W0_Idle:83748	W0_Scoreboard:124326	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 337920 {264:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 323 
averagemflatency = 189 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18504 
mrq_lat_table:935 	10 	74 	91 	36 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1786 	676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2502 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	1289 	4 	0 	0 	0 	0 	2 	11 	40 	964 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        10        11         0         0         0         2 
dram[1]:         1         0         1         0         0         0         0         2         3         0        10        11        14        12         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         6        10        11        11        12         0         0 
dram[3]:         1         0         4         4         1         2         0         4         2         1        10        11         0        10         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        11        11        11        13         8         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        11         0        14        11         1         3 
maximum service time to same row:
dram[0]:      1998      3607      5772      4032      2276      2857      1460      4872      2675      3663      2510      3201      1769      1772      1669      3349 
dram[1]:      2152      2813      1385      3410      4263      2962      2172      2413       917      3215      1619       966      2197      1751      2244      3791 
dram[2]:      1326      4884      4072      2897      2528      2666      2668      5074      2493      4135      2778       910      2054      2048      2066      3919 
dram[3]:      1318      3276      2332      4950      2257      4541      2585      3200      4475      4151      2255       919      1782      1923      2401      2506 
dram[4]:      3375      3719      3191      1388       838      5357      2850      1453      4826      2787      1038      4190      1765      1790      2968      2444 
dram[5]:      1279      2432      2160      1369      2744      1388      3693      1440      3851      3560      1223       922      1846      1768      5429      2094 
average row accesses per activate:
dram[0]:  3.000000  3.666667  2.800000  2.000000 10.000000 10.000000  4.500000  2.333333  6.500000  4.000000  8.000000  3.800000 14.000000 13.000000 11.000000  5.000000 
dram[1]:  2.000000  6.000000  4.500000  2.000000 13.000000 10.000000  8.000000  3.500000  5.333333 12.000000  4.750000  4.666667  6.000000  5.666667 10.000000  3.333333 
dram[2]:  3.500000  9.000000  3.000000  4.666667  1.500000  2.750000  6.000000  2.200000 12.000000  3.285714  7.000000  6.000000  4.250000  5.000000 10.000000 12.000000 
dram[3]:  2.750000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.000000  8.500000  4.000000  3.500000 16.000000  2.571429 11.000000  9.000000 
dram[4]: 12.000000  3.000000  4.000000  4.000000  3.250000  3.500000 10.000000  6.500000  2.250000  8.000000  3.200000  4.500000  4.000000  5.000000  5.333333  5.000000 
dram[5]:  5.000000  4.000000  4.000000  2.500000  3.500000  4.500000  8.000000  5.333333 14.000000  2.333333  5.666667 11.000000  7.500000  5.000000  5.000000  4.333333 
average row locality = 1156/253 = 4.569170
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         6         8         5         5         5         5         4         7         6        13        16        14        13        11        15 
dram[1]:         4         3         5         1         6         5         4        13        10         6        15        13        18        17        10        10 
dram[2]:         4         4         5         8         2         7         3         7         6        14        12        12        17        14        10        12 
dram[3]:         7         4         5         5         3         3         4         6         9         9        15        14        16        18        11         9 
dram[4]:         6         5         2         7         8         8         5         7         6         4        15        15        16        15        16        15 
dram[5]:         6         9         9         7         8         5         4         9         7         4        14        11        15        15        15        13 
total reads: 855
bank skew: 18/1 = 18.00
chip skew: 151/137 = 1.10
number of total write accesses:
dram[0]:         3         5         6         3         5         5         4         3         6         6         3         3         0         0         0         0 
dram[1]:         2         3         4         1         7         5         4         8         6         6         4         1         0         0         0         0 
dram[2]:         3         5         4         6         1         4         3         4         6         9         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         8         1         0         0         0         0         0 
dram[4]:         6         4         2         5         5         6         5         6         3         4         1         3         0         0         0         0 
dram[5]:         4         7         7         3         6         4         4         7         7         3         3         0         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/45 = 1.22
average mf latency per bank:
dram[0]:        614       169       170       185       141       143       159       174       158       179       513       600       807       752       457       391
dram[1]:        132       129       162       126       183       141       149       193       190       135       499       627       701       612       402       670
dram[2]:        151       156       195       181       180       190       127       195       138       216       508       790       672       713       430       442
dram[3]:        181       143       176       180       191       188       143       186       168       144       552       667       652       588       465       413
dram[4]:        161       178       132       175       179       210       153       138       197       181      3733       491       599       684       549       425
dram[5]:        155       218       185       190       180       144       195       144       134       210       578       730       595       683       474       430
maximum mf latency per bank:
dram[0]:        285       287       294       286       269       270       276       286       276       287       299       295       288       310       284       288
dram[1]:        285       281       286       252       293       264       312       295       285       252       287       299       292       294       276       286
dram[2]:        278       265       296       287       278       319       259       286       262       295       292       295       294       302       276       277
dram[3]:        286       253       286       286       296       285       256       285       293       286       291       295       298       323       280       277
dram[4]:        252       298       278       303       292       286       252       281       295       264       288       305       286       304       299       317
dram[5]:        287       298       304       287       297       277       252       286       252       285       309       285       294       306       285       309

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24425 n_nop=23753 n_act=40 n_pre=24 n_req=191 n_rd=556 n_write=52 bw_util=0.04979
n_activity=3704 dram_eff=0.3283
bk0: 24a 24246i bk1: 24a 24247i bk2: 32a 24166i bk3: 20a 24246i bk4: 20a 24266i bk5: 20a 24276i bk6: 20a 24280i bk7: 16a 24253i bk8: 28a 24239i bk9: 24a 24211i bk10: 52a 24208i bk11: 64a 24067i bk12: 56a 24234i bk13: 52a 24208i bk14: 44a 24297i bk15: 60a 24188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0241146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24425 n_nop=23756 n_act=37 n_pre=21 n_req=191 n_rd=560 n_write=51 bw_util=0.05003
n_activity=3454 dram_eff=0.3538
bk0: 16a 24297i bk1: 12a 24305i bk2: 20a 24241i bk3: 4a 24392i bk4: 24a 24242i bk5: 20a 24256i bk6: 16a 24267i bk7: 52a 24010i bk8: 40a 24153i bk9: 24a 24281i bk10: 60a 24121i bk11: 52a 24157i bk12: 72a 24165i bk13: 68a 24147i bk14: 40a 24306i bk15: 40a 24246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0313613
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24425 n_nop=23761 n_act=42 n_pre=26 n_req=185 n_rd=548 n_write=48 bw_util=0.0488
n_activity=3675 dram_eff=0.3244
bk0: 16a 24291i bk1: 16a 24297i bk2: 20a 24246i bk3: 32a 24162i bk4: 8a 24361i bk5: 28a 24177i bk6: 12a 24338i bk7: 28a 24205i bk8: 24a 24238i bk9: 56a 24024i bk10: 48a 24199i bk11: 48a 24194i bk12: 68a 24109i bk13: 56a 24141i bk14: 40a 24301i bk15: 48a 24277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0269806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24425 n_nop=23754 n_act=45 n_pre=29 n_req=183 n_rd=552 n_write=45 bw_util=0.04888
n_activity=3623 dram_eff=0.3296
bk0: 28a 24232i bk1: 16a 24336i bk2: 20a 24284i bk3: 20a 24264i bk4: 12a 24319i bk5: 12a 24320i bk6: 16a 24301i bk7: 24a 24223i bk8: 36a 24150i bk9: 36a 24125i bk10: 60a 24168i bk11: 56a 24160i bk12: 64a 24200i bk13: 72a 23970i bk14: 44a 24291i bk15: 36a 24317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.023132
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24425 n_nop=23699 n_act=46 n_pre=30 n_req=200 n_rd=600 n_write=50 bw_util=0.05322
n_activity=3880 dram_eff=0.3351
bk0: 24a 24286i bk1: 20a 24255i bk2: 8a 24360i bk3: 28a 24230i bk4: 32a 24162i bk5: 32a 24180i bk6: 20a 24306i bk7: 28a 24249i bk8: 24a 24231i bk9: 16a 24333i bk10: 60a 24138i bk11: 60a 24090i bk12: 64a 24149i bk13: 60a 24152i bk14: 64a 24186i bk15: 60a 24185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0188332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24425 n_nop=23696 n_act=43 n_pre=27 n_req=206 n_rd=604 n_write=55 bw_util=0.05396
n_activity=4061 dram_eff=0.3246
bk0: 24a 24289i bk1: 36a 24164i bk2: 36a 24151i bk3: 28a 24224i bk4: 32a 24189i bk5: 20a 24269i bk6: 16a 24316i bk7: 36a 24169i bk8: 28a 24259i bk9: 16a 24299i bk10: 56a 24122i bk11: 44a 24243i bk12: 60a 24205i bk13: 60a 24140i bk14: 60a 24209i bk15: 52a 24179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.018956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 69, Miss_rate = 0.314, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 181, Miss = 70, Miss_rate = 0.387, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 209, Miss = 72, Miss_rate = 0.344, Pending_hits = 5, Reservation_fails = 110
L2_cache_bank[3]: Access = 175, Miss = 68, Miss_rate = 0.389, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 145, Miss = 59, Miss_rate = 0.407, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 198, Miss = 78, Miss_rate = 0.394, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 164, Miss = 70, Miss_rate = 0.427, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 161, Miss = 68, Miss_rate = 0.422, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 536, Miss = 74, Miss_rate = 0.138, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 178, Miss = 76, Miss_rate = 0.427, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 182, Miss = 78, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 173, Miss = 73, Miss_rate = 0.422, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2522
L2_total_cache_misses = 855
L2_total_cache_miss_rate = 0.3390
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 559
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 293
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=13032
icnt_total_pkts_simt_to_mem=3689
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.64753
	minimum = 6
	maximum = 36
Network latency average = 8.51547
	minimum = 6
	maximum = 36
Slowest packet = 2447
Flit latency average = 6.76921
	minimum = 6
	maximum = 34
Slowest flit = 13872
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0185351
	minimum = 0.00803811 (at node 1)
	maximum = 0.062072 (at node 23)
Accepted packet rate average = 0.0185351
	minimum = 0.00803811 (at node 1)
	maximum = 0.062072 (at node 23)
Injected flit rate average = 0.054464
	minimum = 0.0119083 (at node 1)
	maximum = 0.140667 (at node 23)
Accepted flit rate average= 0.054464
	minimum = 0.0218815 (at node 21)
	maximum = 0.13114 (at node 0)
Injected packet length average = 2.93843
Accepted packet length average = 2.93843
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.5933 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.6667 (3 samples)
Network latency average = 9.43863 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.6667 (3 samples)
Flit latency average = 6.96161 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00969122 (3 samples)
	minimum = 0.00460686 (3 samples)
	maximum = 0.0287548 (3 samples)
Accepted packet rate average = 0.00969122 (3 samples)
	minimum = 0.00460686 (3 samples)
	maximum = 0.0287548 (3 samples)
Injected flit rate average = 0.0324611 (3 samples)
	minimum = 0.00589693 (3 samples)
	maximum = 0.0832763 (3 samples)
Accepted flit rate average = 0.0324611 (3 samples)
	minimum = 0.0101705 (3 samples)
	maximum = 0.0794784 (3 samples)
Injected packet size average = 3.34954 (3 samples)
Accepted packet size average = 3.34954 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1850 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18505)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18505)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18505)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18505)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18505)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18505)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18505)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(20,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(14,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(71,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (379,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(380,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (383,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(384,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (394,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(395,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (395,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(396,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (397,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(398,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (405,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(406,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (408,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(409,18505)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (418,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (418,18505), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(419,18505)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(419,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (420,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(421,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (426,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(427,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (427,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(428,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (430,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(431,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (441,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(442,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (444,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(445,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (448,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(449,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (451,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(452,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (454,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(455,18505)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(69,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (458,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(459,18505)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (459,18505), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(460,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (495,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(496,18505)
GPGPU-Sim uArch: cycles simulated: 19005  inst.: 3104889 (ipc=682.6) sim_rate=282262 (inst/sec) elapsed = 0:0:00:11 / Fri Mar  4 17:16:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (502,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(503,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (515,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(516,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (521,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(522,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (522,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(523,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (523,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(524,18505)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (525,18505), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(526,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (526,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(527,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (531,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(532,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (537,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(538,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (542,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (542,18505), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(543,18505)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(544,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (606,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(607,18505)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(116,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (650,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(651,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (667,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(668,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (672,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(673,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (680,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(681,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (688,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(689,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (732,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(733,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (782,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(783,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (809,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(810,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (825,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(826,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (831,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(832,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (840,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(841,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (852,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(853,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (865,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(866,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (930,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(931,18505)
GPGPU-Sim uArch: cycles simulated: 19505  inst.: 3244319 (ipc=480.7) sim_rate=270359 (inst/sec) elapsed = 0:0:00:12 / Fri Mar  4 17:16:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1074,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1075,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1089,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1090,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2257,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2258,18505)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(139,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 21005  inst.: 3270859 (ipc=202.9) sim_rate=251604 (inst/sec) elapsed = 0:0:00:13 / Fri Mar  4 17:16:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2545,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2546,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2861,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2862,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2968,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2969,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3080,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3081,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3100,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3101,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3244,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(3245,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3576,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3577,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3592,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3593,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3612,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3613,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3674,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(3675,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3688,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3689,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3711,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3712,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3791,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3792,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3837,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(3838,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3951,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3952,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3957,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3958,18505)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4136,18505), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4137,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4152,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4153,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4172,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4173,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4178,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4179,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4180,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4181,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4395,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4396,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4474,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4475,18505)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(97,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 23005  inst.: 3359194 (ipc=132.4) sim_rate=239942 (inst/sec) elapsed = 0:0:00:14 / Fri Mar  4 17:16:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4525,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4526,18505)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4569,18505), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4570,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4648,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4649,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4654,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4655,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4707,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4708,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4759,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4760,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4773,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4774,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4791,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4792,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4829,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4830,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5003,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5004,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5074,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5075,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5197,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5198,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5205,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5206,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5272,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5273,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5459,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5460,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5464,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5465,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5518,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5519,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5535,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5536,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5684,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5685,18505)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5775,18505), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5776,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5913,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5914,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5974,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5975,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6024,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6025,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6025,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6026,18505)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(185,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6129,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6130,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6191,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6192,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6242,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6243,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6264,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6265,18505)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6278,18505), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6279,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6292,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6293,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6318,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6319,18505)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6371,18505), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6372,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6379,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6380,18505)
GPGPU-Sim uArch: cycles simulated: 25005  inst.: 3483309 (ipc=110.7) sim_rate=232220 (inst/sec) elapsed = 0:0:00:15 / Fri Mar  4 17:16:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6537,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6538,18505)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6649,18505), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6650,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6677,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6678,18505)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6709,18505), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6710,18505)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6749,18505), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6750,18505)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6755,18505), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6756,18505)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6820,18505), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6821,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6945,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6946,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6967,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6968,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7055,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7056,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7164,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7165,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7197,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7198,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7245,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7246,18505)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7249,18505), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7250,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7346,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7347,18505)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7427,18505), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7428,18505)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(208,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7544,18505), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7545,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7555,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7556,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7603,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7604,18505)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7714,18505), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7715,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7758,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7759,18505)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7992,18505), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7993,18505)
GPGPU-Sim uArch: cycles simulated: 26505  inst.: 3563550 (ipc=100.0) sim_rate=222721 (inst/sec) elapsed = 0:0:00:16 / Fri Mar  4 17:17:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8117,18505), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8118,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8158,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8159,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8159,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8160,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8182,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8183,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8283,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8284,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8293,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8294,18505)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8386,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8387,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8414,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8415,18505)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8452,18505), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8453,18505)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8476,18505), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8477,18505)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8788,18505), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8789,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8869,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8870,18505)
GPGPU-Sim uArch: cycles simulated: 28005  inst.: 3629288 (ipc=91.1) sim_rate=213487 (inst/sec) elapsed = 0:0:00:17 / Fri Mar  4 17:17:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9651,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9652,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9694,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9695,18505)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(227,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10391,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10392,18505)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10440,18505), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10441,18505)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10534,18505), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10535,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10589,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10590,18505)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10711,18505), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10712,18505)
GPGPU-Sim uArch: cycles simulated: 29505  inst.: 3655531 (ipc=81.1) sim_rate=203085 (inst/sec) elapsed = 0:0:00:18 / Fri Mar  4 17:17:02 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11065,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11066,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (11799,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(11800,18505)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12151,18505), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12152,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12204,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12205,18505)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12424,18505), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12425,18505)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12581,18505), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12582,18505)
GPGPU-Sim uArch: cycles simulated: 31505  inst.: 3687424 (ipc=71.1) sim_rate=194074 (inst/sec) elapsed = 0:0:00:19 / Fri Mar  4 17:17:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13013,18505), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13014,18505)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13097,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13098,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13542,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13543,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13611,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13612,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13893,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13894,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13940,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13941,18505)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14165,18505), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14166,18505)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14299,18505), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14300,18505)
GPGPU-Sim uArch: cycles simulated: 33005  inst.: 3721663 (ipc=66.1) sim_rate=186083 (inst/sec) elapsed = 0:0:00:20 / Fri Mar  4 17:17:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15096,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15097,18505)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15289,18505), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15290,18505)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(250,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15487,18505), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15488,18505)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15763,18505), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15764,18505)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15999,18505), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16000,18505)
GPGPU-Sim uArch: cycles simulated: 34505  inst.: 3748837 (ipc=61.6) sim_rate=178516 (inst/sec) elapsed = 0:0:00:21 / Fri Mar  4 17:17:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16165,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16502,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16826,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17081,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17665,18505), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 36505  inst.: 3769351 (ipc=55.9) sim_rate=171334 (inst/sec) elapsed = 0:0:00:22 / Fri Mar  4 17:17:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18264,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (18284,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18286,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18741,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18893,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19253,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19442,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19617,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19843,18505), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 38505  inst.: 3785091 (ipc=51.1) sim_rate=164569 (inst/sec) elapsed = 0:0:00:23 / Fri Mar  4 17:17:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20151,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20187,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20276,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20497,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20619,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (20627,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20746,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20820,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20847,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20928,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20942,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21511,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21564,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21583,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21651,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21721,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21734,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21781,18505), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 40505  inst.: 3798966 (ipc=47.1) sim_rate=158290 (inst/sec) elapsed = 0:0:00:24 / Fri Mar  4 17:17:08 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22047,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22049,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22267,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22275,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22375,18505), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22738,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22766,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22845,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22905,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22942,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22950,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23043,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23082,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23205,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23230,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23273,18505), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23355,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23466,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23892,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24026,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24058,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24139,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24456,18505), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 43005  inst.: 3815440 (ipc=42.9) sim_rate=152617 (inst/sec) elapsed = 0:0:00:25 / Fri Mar  4 17:17:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24681,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24713,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24757,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24847,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24927,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25103,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25109,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25676,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25925,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25969,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26368,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26376,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26526,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26528,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26858,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26986,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27000,18505), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(228,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27482,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27627,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27674,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27718,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27738,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28009,18505), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (28181,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28345,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28588,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28813,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (28867,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 47505  inst.: 3836538 (ipc=37.0) sim_rate=147559 (inst/sec) elapsed = 0:0:00:26 / Fri Mar  4 17:17:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29063,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29084,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29208,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29294,18505), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29709,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29944,18505), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30205,18505), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 30206
gpu_sim_insn = 1074043
gpu_ipc =      35.5573
gpu_tot_sim_cycle = 48711
gpu_tot_sim_insn = 3837641
gpu_tot_ipc =      78.7839
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 13175
gpu_stall_icnt2sh    = 65963
gpu_total_sim_rate=147601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147646
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6741
L1D_cache:
	L1D_cache_core[0]: Access = 3524, Miss = 1638, Miss_rate = 0.465, Pending_hits = 498, Reservation_fails = 14041
	L1D_cache_core[1]: Access = 3697, Miss = 1778, Miss_rate = 0.481, Pending_hits = 558, Reservation_fails = 15513
	L1D_cache_core[2]: Access = 3248, Miss = 1472, Miss_rate = 0.453, Pending_hits = 550, Reservation_fails = 11805
	L1D_cache_core[3]: Access = 2882, Miss = 1326, Miss_rate = 0.460, Pending_hits = 501, Reservation_fails = 14301
	L1D_cache_core[4]: Access = 4170, Miss = 2010, Miss_rate = 0.482, Pending_hits = 498, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 4367, Miss = 2157, Miss_rate = 0.494, Pending_hits = 566, Reservation_fails = 17005
	L1D_cache_core[6]: Access = 3202, Miss = 1483, Miss_rate = 0.463, Pending_hits = 463, Reservation_fails = 13446
	L1D_cache_core[7]: Access = 4142, Miss = 1996, Miss_rate = 0.482, Pending_hits = 529, Reservation_fails = 15657
	L1D_cache_core[8]: Access = 2648, Miss = 1201, Miss_rate = 0.454, Pending_hits = 441, Reservation_fails = 9010
	L1D_cache_core[9]: Access = 3505, Miss = 1639, Miss_rate = 0.468, Pending_hits = 511, Reservation_fails = 15062
	L1D_cache_core[10]: Access = 3043, Miss = 1399, Miss_rate = 0.460, Pending_hits = 514, Reservation_fails = 12018
	L1D_cache_core[11]: Access = 3167, Miss = 1482, Miss_rate = 0.468, Pending_hits = 507, Reservation_fails = 12848
	L1D_cache_core[12]: Access = 3409, Miss = 1575, Miss_rate = 0.462, Pending_hits = 533, Reservation_fails = 11807
	L1D_cache_core[13]: Access = 4122, Miss = 1998, Miss_rate = 0.485, Pending_hits = 546, Reservation_fails = 15225
	L1D_cache_core[14]: Access = 3100, Miss = 1407, Miss_rate = 0.454, Pending_hits = 514, Reservation_fails = 11158
	L1D_total_cache_accesses = 52226
	L1D_total_cache_misses = 24561
	L1D_total_cache_miss_rate = 0.4703
	L1D_total_cache_pending_hits = 7729
	L1D_total_cache_reservation_fails = 203317
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 27033
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0178
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115488
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26553
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 87829
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146648
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
135, 615, 333, 925, 135, 135, 135, 350, 367, 565, 339, 225, 423, 225, 580, 225, 559, 419, 335, 363, 419, 391, 419, 449, 195, 337, 337, 421, 365, 195, 421, 195, 320, 893, 150, 845, 376, 742, 150, 208, 350, 518, 548, 434, 180, 180, 294, 423, 
gpgpu_n_tot_thrd_icount = 8426720
gpgpu_n_tot_w_icount = 263335
gpgpu_n_stall_shd_mem = 211959
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8794
gpgpu_n_mem_write_global = 16275
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292309
gpgpu_n_store_insn = 17695
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537543
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208787
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:340970	W0_Idle:111152	W0_Scoreboard:407113	W1:112320	W2:22610	W3:4269	W4:1062	W5:194	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70352 {8:8794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 651096 {40:16274,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2321616 {264:8794,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130200 {8:16275,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 1188 
averagemflatency = 402 
max_icnt2mem_latency = 872 
max_icnt2sh_latency = 48710 
mrq_lat_table:3271 	44 	150 	383 	262 	74 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5642 	12169 	7252 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5137 	510 	777 	2625 	6094 	9266 	735 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	7207 	1447 	153 	0 	0 	0 	2 	11 	40 	964 	7438 	7820 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	40 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15         8         6        11        17        13        13        17        14        18        10        11        14        13        11        12 
dram[1]:        14         6        20        10        13        10        16        13        12        16        10        11        14        12        10         7 
dram[2]:        13        16        18        13        16        14        12        16        18        10        10        11        11        12        10        12 
dram[3]:        23        10        12        14        14        16        19        11        24        16        10        11        16        10        11         9 
dram[4]:        12        13        14        16        10        14        10        14        14        19        11        11        11        13         8        11 
dram[5]:         8         8        11        20        12        16        15        14        14        16        11        11        14        11        13         9 
maximum service time to same row:
dram[0]:      1998      3607     12416      4588      4111      5019      4710      5240      6478      5901      7704      8352      6186      6650      4186      7081 
dram[1]:      4594      3239      2959      3410      4263      4883      4994      8575      5724      5332     10407      8672      7325      7553      5082     11056 
dram[2]:      4900      4884      4610      7297      4354      5170      5459      9409      5225      6213      7260      6808      6396      5766      4541      7900 
dram[3]:      8786     13881      8929      4950      3696      4914      5372      4158      4475      4231      5994      7750      7038      3680      2898      5075 
dram[4]:      3375      3934      4284      3655      3847      6444      4748      5803      5355      5783      8915      6447      2198      6189      5736      2707 
dram[5]:      2936      5089      3848      7040      4356      5009      5083      5012      5347      5141      7893      8069      6409      3623      7601      6984 
average row accesses per activate:
dram[0]:  6.500000  2.866667  2.823529  2.750000  4.416667  3.411765  2.900000  3.111111  4.416667  4.076923  3.100000  2.714286  4.500000  3.444444  4.400000  3.222222 
dram[1]:  4.181818  3.142857  4.400000  3.250000  3.375000  2.750000  4.166667  2.869565  2.440000  3.466667  3.272727  2.333333  4.200000  3.500000  3.714286  2.461539 
dram[2]:  3.400000  4.333333  2.894737  3.785714  3.923077  4.230769  3.058824  2.894737  4.214286  3.052632  3.600000  2.769231  2.800000  3.100000  3.714286  4.800000 
dram[3]:  4.636364  4.000000  2.476191  2.550000  3.900000  2.894737  5.090909  3.235294  3.437500  3.588235  2.176471  3.083333  5.250000  2.153846  3.857143  3.375000 
dram[4]:  4.777778  2.684211  5.714286  2.842105  3.157895  3.428571  3.500000  5.111111  3.263158  4.285714  3.142857  2.727273  1.937500  3.000000  3.125000  2.500000 
dram[5]:  3.133333  3.062500  3.187500  3.466667  3.428571  4.071429  3.647059  4.076923  3.058824  3.111111  3.363636  2.692308  3.142857  3.142857  3.500000  2.333333 
average row locality = 4190/1267 = 3.307024
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        26        32        36        35        38        40        39        38        36        25        33        27        29        22        29 
dram[1]:        26        27        27        34        36        38        34        46        43        36        30        30        21        21        26        31 
dram[2]:        29        22        35        35        34        37        35        39        40        41        28        31        28        30        26        24 
dram[3]:        32        25        34        35        23        37        38        37        39        45        31        32        21        28        27        27 
dram[4]:        27        33        25        36        42        32        39        30        44        41        38        25        29        27        25        20 
dram[5]:        31        32        34        35        31        37        43        35        36        39        31        28        22        22        27        27 
total reads: 3062
bank skew: 46/20 = 2.30
chip skew: 514/506 = 1.02
number of total write accesses:
dram[0]:        16        17        16        19        18        20        18        17        15        17         6         5         0         2         0         0 
dram[1]:        20        17        17        18        18        17        16        20        18        16         6         5         0         0         0         1 
dram[2]:        22        17        20        18        17        18        17        16        19        17         8         5         0         1         0         0 
dram[3]:        19        19        18        16        16        18        18        18        16        16         6         5         0         0         0         0 
dram[4]:        16        18        15        18        18        16        17        16        18        19         6         5         2         0         0         0 
dram[5]:        16        17        17        17        17        20        19        18        16        17         6         7         0         0         1         1 
total reads: 1128
min_bank_accesses = 0!
chip skew: 195/184 = 1.06
average mf latency per bank:
dram[0]:        910       828       865       760       965       908       950       886      1121      1220      3025      2947      5389      5096      6319      5064
dram[1]:        820       821       878       815       857       838      1075       797      1009      1048      2965      3113      7974      6894      4659      4464
dram[2]:        888      1046       839       881       789       799      1167       998      1101       942      3255      2908      5458      5382      4651      6347
dram[3]:        840       757       908       928       846       830       947       989      1117      1062      2776      3040      6751      4717      4909      5077
dram[4]:       1339       974      1430       971      1087       905      1251      1167      1376      1005     53334      3533      6337      5874      7770      6940
dram[5]:        739       794       894       793       977       834      1052      1046      1170      1102      2899      3025      6061      7088      5123      4477
maximum mf latency per bank:
dram[0]:        846       810       780       819       904       849       889       865       894       808       956       922       969       705       868       964
dram[1]:        817       763       720       988       697       813       786       833       773       782       845       779       999       983       839       866
dram[2]:       1000       815       786       747       788       770       824       829       844       846       945       769       813       776       776       874
dram[3]:       1077       884       768       927       711       786       788       906       998       832       729       754       849       779       993       895
dram[4]:       1150       753      1010       954      1108       710       930       796       994       765      1188      1035      1060       814      1059       883
dram[5]:        995       911       969       758       825       782       968       806       814       792       818       944       853       964       941       747

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64296 n_nop=61673 n_act=203 n_pre=187 n_req=694 n_rd=2032 n_write=201 bw_util=0.06946
n_activity=13103 dram_eff=0.3408
bk0: 92a 63662i bk1: 104a 63431i bk2: 128a 63200i bk3: 144a 63025i bk4: 140a 63232i bk5: 152a 63071i bk6: 160a 63019i bk7: 156a 62875i bk8: 152a 63299i bk9: 144a 63257i bk10: 100a 63651i bk11: 132a 63355i bk12: 108a 63728i bk13: 116a 63463i bk14: 88a 63853i bk15: 116a 63638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0557577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64296 n_nop=61649 n_act=219 n_pre=203 n_req=695 n_rd=2024 n_write=201 bw_util=0.06921
n_activity=13659 dram_eff=0.3258
bk0: 104a 63495i bk1: 108a 63423i bk2: 108a 63393i bk3: 136a 63189i bk4: 144a 63181i bk5: 152a 63062i bk6: 136a 63327i bk7: 184a 62850i bk8: 172a 62936i bk9: 144a 63225i bk10: 120a 63562i bk11: 120a 63398i bk12: 84a 63940i bk13: 84a 63907i bk14: 104a 63828i bk15: 124a 63575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0535337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64296 n_nop=61629 n_act=207 n_pre=191 n_req=709 n_rd=2056 n_write=213 bw_util=0.07058
n_activity=13450 dram_eff=0.3374
bk0: 116a 63179i bk1: 88a 63564i bk2: 140a 63086i bk3: 140a 63193i bk4: 136a 63241i bk5: 148a 63198i bk6: 140a 63206i bk7: 156a 63065i bk8: 160a 63145i bk9: 164a 63061i bk10: 112a 63590i bk11: 124a 63494i bk12: 112a 63668i bk13: 120a 63641i bk14: 104a 63821i bk15: 96a 63871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0541869
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64296 n_nop=61646 n_act=214 n_pre=198 n_req=696 n_rd=2044 n_write=194 bw_util=0.06962
n_activity=13569 dram_eff=0.3299
bk0: 128a 63338i bk1: 100a 63445i bk2: 136a 63073i bk3: 140a 63141i bk4: 92a 63435i bk5: 148a 63165i bk6: 152a 63217i bk7: 148a 62892i bk8: 156a 63245i bk9: 180a 63035i bk10: 124a 63403i bk11: 128a 63491i bk12: 84a 63882i bk13: 112a 63522i bk14: 108a 63802i bk15: 108a 63811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0550579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64296 n_nop=61645 n_act=211 n_pre=195 n_req=697 n_rd=2052 n_write=193 bw_util=0.06983
n_activity=14214 dram_eff=0.3159
bk0: 108a 63623i bk1: 132a 63226i bk2: 100a 63558i bk3: 144a 63166i bk4: 168a 63063i bk5: 128a 63306i bk6: 156a 63261i bk7: 120a 63530i bk8: 176a 63080i bk9: 164a 63180i bk10: 152a 63421i bk11: 100a 63635i bk12: 116a 63546i bk13: 108a 63697i bk14: 100a 63808i bk15: 80a 63877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0445906
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64296 n_nop=61642 n_act=213 n_pre=197 n_req=699 n_rd=2040 n_write=204 bw_util=0.0698
n_activity=14178 dram_eff=0.3165
bk0: 124a 63386i bk1: 128a 63284i bk2: 136a 63292i bk3: 140a 63289i bk4: 124a 63378i bk5: 148a 63173i bk6: 172a 63040i bk7: 140a 63294i bk8: 144a 63289i bk9: 156a 63204i bk10: 124a 63494i bk11: 112a 63570i bk12: 88a 63848i bk13: 88a 63798i bk14: 108a 63767i bk15: 108a 63642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0406868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1735, Miss = 242, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 231
L2_cache_bank[1]: Access = 1790, Miss = 266, Miss_rate = 0.149, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1755, Miss = 243, Miss_rate = 0.138, Pending_hits = 10, Reservation_fails = 110
L2_cache_bank[3]: Access = 1685, Miss = 263, Miss_rate = 0.156, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1717, Miss = 255, Miss_rate = 0.149, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 1766, Miss = 259, Miss_rate = 0.147, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1665, Miss = 245, Miss_rate = 0.147, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1697, Miss = 266, Miss_rate = 0.157, Pending_hits = 3, Reservation_fails = 1
L2_cache_bank[8]: Access = 6135, Miss = 269, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1768, Miss = 244, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 1740, Miss = 255, Miss_rate = 0.147, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1691, Miss = 255, Miss_rate = 0.151, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 25144
L2_total_cache_misses = 3062
L2_total_cache_miss_rate = 0.1218
L2_total_cache_pending_hits = 63
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1998
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=95766
icnt_total_pkts_simt_to_mem=41422
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 84.3921
	minimum = 6
	maximum = 706
Network latency average = 47.6507
	minimum = 6
	maximum = 493
Slowest packet = 7103
Flit latency average = 32.99
	minimum = 6
	maximum = 492
Slowest flit = 73338
Fragmentation average = 0.109119
	minimum = 0
	maximum = 301
Injected packet rate average = 0.0554759
	minimum = 0.0355558 (at node 8)
	maximum = 0.185361 (at node 23)
Accepted packet rate average = 0.0554759
	minimum = 0.0355558 (at node 8)
	maximum = 0.185361 (at node 23)
Injected flit rate average = 0.14771
	minimum = 0.0591935 (at node 8)
	maximum = 0.353009 (at node 23)
Accepted flit rate average= 0.14771
	minimum = 0.0791896 (at node 15)
	maximum = 0.349765 (at node 23)
Injected packet length average = 2.66261
Accepted packet length average = 2.66261
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.293 (4 samples)
	minimum = 6 (4 samples)
	maximum = 201 (4 samples)
Network latency average = 18.9916 (4 samples)
	minimum = 6 (4 samples)
	maximum = 147.75 (4 samples)
Flit latency average = 13.4687 (4 samples)
	minimum = 6 (4 samples)
	maximum = 145.25 (4 samples)
Fragmentation average = 0.0272799 (4 samples)
	minimum = 0 (4 samples)
	maximum = 75.25 (4 samples)
Injected packet rate average = 0.0211374 (4 samples)
	minimum = 0.0123441 (4 samples)
	maximum = 0.0679062 (4 samples)
Accepted packet rate average = 0.0211374 (4 samples)
	minimum = 0.0123441 (4 samples)
	maximum = 0.0679062 (4 samples)
Injected flit rate average = 0.0612734 (4 samples)
	minimum = 0.0192211 (4 samples)
	maximum = 0.15071 (4 samples)
Accepted flit rate average = 0.0612734 (4 samples)
	minimum = 0.0274252 (4 samples)
	maximum = 0.14705 (4 samples)
Injected packet size average = 2.89882 (4 samples)
Accepted packet size average = 2.89882 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 147601 (inst/sec)
gpgpu_simulation_rate = 1873 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,48711)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,48711)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,48711)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,48711)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,48711)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,48711)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,48711)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(37,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(54,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(23,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 49211  inst.: 4140388 (ipc=605.5) sim_rate=153347 (inst/sec) elapsed = 0:0:00:27 / Fri Mar  4 17:17:11 2016
GPGPU-Sim uArch: cycles simulated: 50711  inst.: 4163152 (ipc=162.8) sim_rate=148684 (inst/sec) elapsed = 0:0:00:28 / Fri Mar  4 17:17:12 2016
GPGPU-Sim uArch: cycles simulated: 52211  inst.: 4171765 (ipc=95.5) sim_rate=143853 (inst/sec) elapsed = 0:0:00:29 / Fri Mar  4 17:17:13 2016
GPGPU-Sim uArch: cycles simulated: 53711  inst.: 4180312 (ipc=68.5) sim_rate=139343 (inst/sec) elapsed = 0:0:00:30 / Fri Mar  4 17:17:14 2016
GPGPU-Sim uArch: cycles simulated: 55211  inst.: 4189491 (ipc=54.1) sim_rate=135144 (inst/sec) elapsed = 0:0:00:31 / Fri Mar  4 17:17:15 2016
GPGPU-Sim uArch: cycles simulated: 56711  inst.: 4200157 (ipc=45.3) sim_rate=131254 (inst/sec) elapsed = 0:0:00:32 / Fri Mar  4 17:17:16 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(29,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 58211  inst.: 4210604 (ipc=39.3) sim_rate=127594 (inst/sec) elapsed = 0:0:00:33 / Fri Mar  4 17:17:17 2016
GPGPU-Sim uArch: cycles simulated: 59711  inst.: 4220266 (ipc=34.8) sim_rate=124125 (inst/sec) elapsed = 0:0:00:34 / Fri Mar  4 17:17:18 2016
GPGPU-Sim uArch: cycles simulated: 61211  inst.: 4230621 (ipc=31.4) sim_rate=120874 (inst/sec) elapsed = 0:0:00:35 / Fri Mar  4 17:17:19 2016
GPGPU-Sim uArch: cycles simulated: 62711  inst.: 4240377 (ipc=28.8) sim_rate=117788 (inst/sec) elapsed = 0:0:00:36 / Fri Mar  4 17:17:20 2016
GPGPU-Sim uArch: cycles simulated: 64211  inst.: 4250282 (ipc=26.6) sim_rate=114872 (inst/sec) elapsed = 0:0:00:37 / Fri Mar  4 17:17:21 2016
GPGPU-Sim uArch: cycles simulated: 65711  inst.: 4260052 (ipc=24.8) sim_rate=112106 (inst/sec) elapsed = 0:0:00:38 / Fri Mar  4 17:17:22 2016
GPGPU-Sim uArch: cycles simulated: 67211  inst.: 4270528 (ipc=23.4) sim_rate=109500 (inst/sec) elapsed = 0:0:00:39 / Fri Mar  4 17:17:23 2016
GPGPU-Sim uArch: cycles simulated: 68711  inst.: 4280835 (ipc=22.2) sim_rate=107020 (inst/sec) elapsed = 0:0:00:40 / Fri Mar  4 17:17:24 2016
GPGPU-Sim uArch: cycles simulated: 70211  inst.: 4289612 (ipc=21.0) sim_rate=104624 (inst/sec) elapsed = 0:0:00:41 / Fri Mar  4 17:17:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22300,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22301,48711)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(55,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 71711  inst.: 4300793 (ipc=20.1) sim_rate=102399 (inst/sec) elapsed = 0:0:00:42 / Fri Mar  4 17:17:26 2016
GPGPU-Sim uArch: cycles simulated: 73211  inst.: 4311414 (ipc=19.3) sim_rate=100265 (inst/sec) elapsed = 0:0:00:43 / Fri Mar  4 17:17:27 2016
GPGPU-Sim uArch: cycles simulated: 74711  inst.: 4320059 (ipc=18.6) sim_rate=98183 (inst/sec) elapsed = 0:0:00:44 / Fri Mar  4 17:17:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26467,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26468,48711)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26489,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26490,48711)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26607,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26608,48711)
GPGPU-Sim uArch: cycles simulated: 76211  inst.: 4335823 (ipc=18.1) sim_rate=96351 (inst/sec) elapsed = 0:0:00:45 / Fri Mar  4 17:17:29 2016
GPGPU-Sim uArch: cycles simulated: 78211  inst.: 4351318 (ipc=17.4) sim_rate=94593 (inst/sec) elapsed = 0:0:00:46 / Fri Mar  4 17:17:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30591,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30592,48711)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30911,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30912,48711)
GPGPU-Sim uArch: cycles simulated: 79711  inst.: 4363637 (ipc=17.0) sim_rate=92843 (inst/sec) elapsed = 0:0:00:47 / Fri Mar  4 17:17:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31045,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(31046,48711)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31051,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31052,48711)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31162,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31163,48711)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31361,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31362,48711)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31424,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31425,48711)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31676,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31677,48711)
GPGPU-Sim uArch: cycles simulated: 81211  inst.: 4387699 (ipc=16.9) sim_rate=91410 (inst/sec) elapsed = 0:0:00:48 / Fri Mar  4 17:17:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32805,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32806,48711)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(70,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33160,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33161,48711)
GPGPU-Sim uArch: cycles simulated: 82711  inst.: 4403841 (ipc=16.7) sim_rate=89874 (inst/sec) elapsed = 0:0:00:49 / Fri Mar  4 17:17:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34529,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34530,48711)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34824,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34825,48711)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34996,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34997,48711)
GPGPU-Sim uArch: cycles simulated: 84211  inst.: 4421029 (ipc=16.4) sim_rate=88420 (inst/sec) elapsed = 0:0:00:50 / Fri Mar  4 17:17:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35539,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35540,48711)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36343,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36344,48711)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36888,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36889,48711)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37373,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37374,48711)
GPGPU-Sim uArch: cycles simulated: 86211  inst.: 4445903 (ipc=16.2) sim_rate=87174 (inst/sec) elapsed = 0:0:00:51 / Fri Mar  4 17:17:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37761,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37762,48711)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38347,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38348,48711)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38570,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38571,48711)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38898,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38899,48711)
GPGPU-Sim uArch: cycles simulated: 87711  inst.: 4465751 (ipc=16.1) sim_rate=85879 (inst/sec) elapsed = 0:0:00:52 / Fri Mar  4 17:17:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39467,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39468,48711)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40494,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(40495,48711)
GPGPU-Sim uArch: cycles simulated: 89211  inst.: 4484761 (ipc=16.0) sim_rate=84618 (inst/sec) elapsed = 0:0:00:53 / Fri Mar  4 17:17:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40548,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(40549,48711)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(117,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40693,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40694,48711)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40993,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(40994,48711)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41182,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41183,48711)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41805,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41806,48711)
GPGPU-Sim uArch: cycles simulated: 90711  inst.: 4510364 (ipc=16.0) sim_rate=83525 (inst/sec) elapsed = 0:0:00:54 / Fri Mar  4 17:17:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42625,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(42626,48711)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43307,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43308,48711)
GPGPU-Sim uArch: cycles simulated: 92211  inst.: 4529201 (ipc=15.9) sim_rate=82349 (inst/sec) elapsed = 0:0:00:55 / Fri Mar  4 17:17:39 2016
GPGPU-Sim uArch: cycles simulated: 93711  inst.: 4541984 (ipc=15.7) sim_rate=81106 (inst/sec) elapsed = 0:0:00:56 / Fri Mar  4 17:17:40 2016
GPGPU-Sim uArch: cycles simulated: 95711  inst.: 4558051 (ipc=15.3) sim_rate=79965 (inst/sec) elapsed = 0:0:00:57 / Fri Mar  4 17:17:41 2016
GPGPU-Sim uArch: cycles simulated: 97211  inst.: 4570167 (ipc=15.1) sim_rate=78795 (inst/sec) elapsed = 0:0:00:58 / Fri Mar  4 17:17:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48887,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(48888,48711)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (49860,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(49861,48711)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(125,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 98711  inst.: 4583957 (ipc=14.9) sim_rate=77694 (inst/sec) elapsed = 0:0:00:59 / Fri Mar  4 17:17:43 2016
GPGPU-Sim uArch: cycles simulated: 100711  inst.: 4601638 (ipc=14.7) sim_rate=76693 (inst/sec) elapsed = 0:0:01:00 / Fri Mar  4 17:17:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (53382,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(53383,48711)
GPGPU-Sim uArch: cycles simulated: 102211  inst.: 4618838 (ipc=14.6) sim_rate=75718 (inst/sec) elapsed = 0:0:01:01 / Fri Mar  4 17:17:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (53632,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(53633,48711)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (53636,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(53637,48711)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (53658,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(53659,48711)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (54191,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(54192,48711)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (54389,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(54390,48711)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (54587,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54588,48711)
GPGPU-Sim uArch: cycles simulated: 103711  inst.: 4648308 (ipc=14.7) sim_rate=74972 (inst/sec) elapsed = 0:0:01:02 / Fri Mar  4 17:17:46 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (56036,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(56037,48711)
GPGPU-Sim uArch: cycles simulated: 105711  inst.: 4669174 (ipc=14.6) sim_rate=74113 (inst/sec) elapsed = 0:0:01:03 / Fri Mar  4 17:17:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (57193,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(57194,48711)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(102,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (57838,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(57839,48711)
GPGPU-Sim uArch: cycles simulated: 107211  inst.: 4688288 (ipc=14.5) sim_rate=73254 (inst/sec) elapsed = 0:0:01:04 / Fri Mar  4 17:17:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (59146,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(59147,48711)
GPGPU-Sim uArch: cycles simulated: 108711  inst.: 4702488 (ipc=14.4) sim_rate=72345 (inst/sec) elapsed = 0:0:01:05 / Fri Mar  4 17:17:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (60595,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(60596,48711)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61029,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(61030,48711)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (61300,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(61301,48711)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61505,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61506,48711)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61570,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61571,48711)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (61740,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(61741,48711)
GPGPU-Sim uArch: cycles simulated: 110711  inst.: 4736900 (ipc=14.5) sim_rate=71771 (inst/sec) elapsed = 0:0:01:06 / Fri Mar  4 17:17:50 2016
GPGPU-Sim uArch: cycles simulated: 112211  inst.: 4757114 (ipc=14.5) sim_rate=71001 (inst/sec) elapsed = 0:0:01:07 / Fri Mar  4 17:17:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (63770,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(63771,48711)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (64459,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(64460,48711)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(143,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 113711  inst.: 4775372 (ipc=14.4) sim_rate=70226 (inst/sec) elapsed = 0:0:01:08 / Fri Mar  4 17:17:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65108,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(65109,48711)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66279,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(66280,48711)
GPGPU-Sim uArch: cycles simulated: 115211  inst.: 4794399 (ipc=14.4) sim_rate=69484 (inst/sec) elapsed = 0:0:01:09 / Fri Mar  4 17:17:53 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (67460,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(67461,48711)
GPGPU-Sim uArch: cycles simulated: 117211  inst.: 4816971 (ipc=14.3) sim_rate=68813 (inst/sec) elapsed = 0:0:01:10 / Fri Mar  4 17:17:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (68674,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(68675,48711)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (69279,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(69280,48711)
GPGPU-Sim uArch: cycles simulated: 118711  inst.: 4836118 (ipc=14.3) sim_rate=68114 (inst/sec) elapsed = 0:0:01:11 / Fri Mar  4 17:17:55 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (70276,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(70277,48711)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (70668,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(70669,48711)
GPGPU-Sim uArch: cycles simulated: 120211  inst.: 4852342 (ipc=14.2) sim_rate=67393 (inst/sec) elapsed = 0:0:01:12 / Fri Mar  4 17:17:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (71554,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(71555,48711)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(128,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (72915,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(72916,48711)
GPGPU-Sim uArch: cycles simulated: 121711  inst.: 4873066 (ipc=14.2) sim_rate=66754 (inst/sec) elapsed = 0:0:01:13 / Fri Mar  4 17:17:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (73575,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(73576,48711)
GPGPU-Sim uArch: cycles simulated: 123711  inst.: 4895238 (ipc=14.1) sim_rate=66151 (inst/sec) elapsed = 0:0:01:14 / Fri Mar  4 17:17:58 2016
GPGPU-Sim uArch: cycles simulated: 125211  inst.: 4908759 (ipc=14.0) sim_rate=65450 (inst/sec) elapsed = 0:0:01:15 / Fri Mar  4 17:17:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (76771,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(76772,48711)
GPGPU-Sim uArch: cycles simulated: 126711  inst.: 4923649 (ipc=13.9) sim_rate=64784 (inst/sec) elapsed = 0:0:01:16 / Fri Mar  4 17:18:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (79807,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(79808,48711)
GPGPU-Sim uArch: cycles simulated: 128711  inst.: 4944887 (ipc=13.8) sim_rate=64219 (inst/sec) elapsed = 0:0:01:17 / Fri Mar  4 17:18:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (80427,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(80428,48711)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (80662,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(80663,48711)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (80851,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(80852,48711)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 130211  inst.: 4963930 (ipc=13.8) sim_rate=63640 (inst/sec) elapsed = 0:0:01:18 / Fri Mar  4 17:18:02 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (81754,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(81755,48711)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (82337,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(82338,48711)
GPGPU-Sim uArch: cycles simulated: 131711  inst.: 4985809 (ipc=13.8) sim_rate=63111 (inst/sec) elapsed = 0:0:01:19 / Fri Mar  4 17:18:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (83394,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(83395,48711)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (83500,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(83501,48711)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (84204,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(84205,48711)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (84259,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(84260,48711)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (84270,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(84271,48711)
GPGPU-Sim uArch: cycles simulated: 133211  inst.: 5009300 (ipc=13.9) sim_rate=62616 (inst/sec) elapsed = 0:0:01:20 / Fri Mar  4 17:18:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (85809,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(85810,48711)
GPGPU-Sim uArch: cycles simulated: 134711  inst.: 5027403 (ipc=13.8) sim_rate=62066 (inst/sec) elapsed = 0:0:01:21 / Fri Mar  4 17:18:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (87241,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(87242,48711)
GPGPU-Sim uArch: cycles simulated: 136711  inst.: 5051270 (ipc=13.8) sim_rate=61600 (inst/sec) elapsed = 0:0:01:22 / Fri Mar  4 17:18:06 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(168,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (88721,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(88722,48711)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (88723,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(88724,48711)
GPGPU-Sim uArch: cycles simulated: 138211  inst.: 5067897 (ipc=13.7) sim_rate=61059 (inst/sec) elapsed = 0:0:01:23 / Fri Mar  4 17:18:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (89638,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(89639,48711)
GPGPU-Sim uArch: cycles simulated: 139711  inst.: 5086490 (ipc=13.7) sim_rate=60553 (inst/sec) elapsed = 0:0:01:24 / Fri Mar  4 17:18:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (91201,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(91202,48711)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (91284,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(91285,48711)
GPGPU-Sim uArch: cycles simulated: 141211  inst.: 5104646 (ipc=13.7) sim_rate=60054 (inst/sec) elapsed = 0:0:01:25 / Fri Mar  4 17:18:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (92892,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(92893,48711)
GPGPU-Sim uArch: cycles simulated: 142711  inst.: 5121170 (ipc=13.7) sim_rate=59548 (inst/sec) elapsed = 0:0:01:26 / Fri Mar  4 17:18:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (94806,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(94807,48711)
GPGPU-Sim uArch: cycles simulated: 144711  inst.: 5139824 (ipc=13.6) sim_rate=59078 (inst/sec) elapsed = 0:0:01:27 / Fri Mar  4 17:18:11 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (96817,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(96818,48711)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(176,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 146211  inst.: 5159101 (ipc=13.6) sim_rate=58626 (inst/sec) elapsed = 0:0:01:28 / Fri Mar  4 17:18:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (97710,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(97711,48711)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (97724,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(97725,48711)
GPGPU-Sim uArch: cycles simulated: 147711  inst.: 5176736 (ipc=13.5) sim_rate=58165 (inst/sec) elapsed = 0:0:01:29 / Fri Mar  4 17:18:13 2016
GPGPU-Sim uArch: cycles simulated: 149711  inst.: 5195009 (ipc=13.4) sim_rate=57722 (inst/sec) elapsed = 0:0:01:30 / Fri Mar  4 17:18:14 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (102395,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(102396,48711)
GPGPU-Sim uArch: cycles simulated: 151211  inst.: 5207691 (ipc=13.4) sim_rate=57227 (inst/sec) elapsed = 0:0:01:31 / Fri Mar  4 17:18:15 2016
GPGPU-Sim uArch: cycles simulated: 152711  inst.: 5221437 (ipc=13.3) sim_rate=56754 (inst/sec) elapsed = 0:0:01:32 / Fri Mar  4 17:18:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (105909,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(105910,48711)
GPGPU-Sim uArch: cycles simulated: 154711  inst.: 5241608 (ipc=13.2) sim_rate=56361 (inst/sec) elapsed = 0:0:01:33 / Fri Mar  4 17:18:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (106213,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(106214,48711)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(166,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 156211  inst.: 5259768 (ipc=13.2) sim_rate=55954 (inst/sec) elapsed = 0:0:01:34 / Fri Mar  4 17:18:18 2016
GPGPU-Sim uArch: cycles simulated: 157711  inst.: 5275878 (ipc=13.2) sim_rate=55535 (inst/sec) elapsed = 0:0:01:35 / Fri Mar  4 17:18:19 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (110061,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(110062,48711)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110151,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(110152,48711)
GPGPU-Sim uArch: cycles simulated: 159711  inst.: 5296077 (ipc=13.1) sim_rate=55167 (inst/sec) elapsed = 0:0:01:36 / Fri Mar  4 17:18:20 2016
GPGPU-Sim uArch: cycles simulated: 161211  inst.: 5308841 (ipc=13.1) sim_rate=54730 (inst/sec) elapsed = 0:0:01:37 / Fri Mar  4 17:18:21 2016
GPGPU-Sim uArch: cycles simulated: 163211  inst.: 5326500 (ipc=13.0) sim_rate=54352 (inst/sec) elapsed = 0:0:01:38 / Fri Mar  4 17:18:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114820,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(114821,48711)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (115267,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(115268,48711)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (115508,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(115509,48711)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(186,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 164711  inst.: 5346459 (ipc=13.0) sim_rate=54004 (inst/sec) elapsed = 0:0:01:39 / Fri Mar  4 17:18:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (116917,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(116918,48711)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116967,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(116968,48711)
GPGPU-Sim uArch: cycles simulated: 166211  inst.: 5368353 (ipc=13.0) sim_rate=53683 (inst/sec) elapsed = 0:0:01:40 / Fri Mar  4 17:18:24 2016
GPGPU-Sim uArch: cycles simulated: 167711  inst.: 5385163 (ipc=13.0) sim_rate=53318 (inst/sec) elapsed = 0:0:01:41 / Fri Mar  4 17:18:25 2016
GPGPU-Sim uArch: cycles simulated: 169711  inst.: 5405380 (ipc=13.0) sim_rate=52993 (inst/sec) elapsed = 0:0:01:42 / Fri Mar  4 17:18:26 2016
GPGPU-Sim uArch: cycles simulated: 171211  inst.: 5419544 (ipc=12.9) sim_rate=52616 (inst/sec) elapsed = 0:0:01:43 / Fri Mar  4 17:18:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (123900,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(123901,48711)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(137,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 173211  inst.: 5440293 (ipc=12.9) sim_rate=52310 (inst/sec) elapsed = 0:0:01:44 / Fri Mar  4 17:18:28 2016
GPGPU-Sim uArch: cycles simulated: 174711  inst.: 5455072 (ipc=12.8) sim_rate=51953 (inst/sec) elapsed = 0:0:01:45 / Fri Mar  4 17:18:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (126583,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(126584,48711)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (126738,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(126739,48711)
GPGPU-Sim uArch: cycles simulated: 176711  inst.: 5480723 (ipc=12.8) sim_rate=51704 (inst/sec) elapsed = 0:0:01:46 / Fri Mar  4 17:18:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (128117,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(128118,48711)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (128123,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(128124,48711)
GPGPU-Sim uArch: cycles simulated: 178211  inst.: 5502166 (ipc=12.9) sim_rate=51422 (inst/sec) elapsed = 0:0:01:47 / Fri Mar  4 17:18:31 2016
GPGPU-Sim uArch: cycles simulated: 179711  inst.: 5516837 (ipc=12.8) sim_rate=51081 (inst/sec) elapsed = 0:0:01:48 / Fri Mar  4 17:18:32 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(190,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (132696,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(132697,48711)
GPGPU-Sim uArch: cycles simulated: 181711  inst.: 5536715 (ipc=12.8) sim_rate=50795 (inst/sec) elapsed = 0:0:01:49 / Fri Mar  4 17:18:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (134330,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(134331,48711)
GPGPU-Sim uArch: cycles simulated: 183211  inst.: 5551626 (ipc=12.7) sim_rate=50469 (inst/sec) elapsed = 0:0:01:50 / Fri Mar  4 17:18:34 2016
GPGPU-Sim uArch: cycles simulated: 184711  inst.: 5566340 (ipc=12.7) sim_rate=50147 (inst/sec) elapsed = 0:0:01:51 / Fri Mar  4 17:18:35 2016
GPGPU-Sim uArch: cycles simulated: 186711  inst.: 5585693 (ipc=12.7) sim_rate=49872 (inst/sec) elapsed = 0:0:01:52 / Fri Mar  4 17:18:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (138735,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(138736,48711)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (138936,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(138937,48711)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (139484,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(139485,48711)
GPGPU-Sim uArch: cycles simulated: 188211  inst.: 5604902 (ipc=12.7) sim_rate=49600 (inst/sec) elapsed = 0:0:01:53 / Fri Mar  4 17:18:37 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(181,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (141201,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(141202,48711)
GPGPU-Sim uArch: cycles simulated: 190211  inst.: 5628279 (ipc=12.7) sim_rate=49370 (inst/sec) elapsed = 0:0:01:54 / Fri Mar  4 17:18:38 2016
GPGPU-Sim uArch: cycles simulated: 191711  inst.: 5645307 (ipc=12.6) sim_rate=49089 (inst/sec) elapsed = 0:0:01:55 / Fri Mar  4 17:18:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (143039,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(143040,48711)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (144085,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(144086,48711)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (144412,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(144413,48711)
GPGPU-Sim uArch: cycles simulated: 193211  inst.: 5673330 (ipc=12.7) sim_rate=48908 (inst/sec) elapsed = 0:0:01:56 / Fri Mar  4 17:18:40 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (144501,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(144502,48711)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (145560,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(145561,48711)
GPGPU-Sim uArch: cycles simulated: 194711  inst.: 5691537 (ipc=12.7) sim_rate=48645 (inst/sec) elapsed = 0:0:01:57 / Fri Mar  4 17:18:41 2016
GPGPU-Sim uArch: cycles simulated: 196711  inst.: 5715117 (ipc=12.7) sim_rate=48433 (inst/sec) elapsed = 0:0:01:58 / Fri Mar  4 17:18:42 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(197,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 198211  inst.: 5728035 (ipc=12.6) sim_rate=48134 (inst/sec) elapsed = 0:0:01:59 / Fri Mar  4 17:18:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (150559,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(150560,48711)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (150722,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(150723,48711)
GPGPU-Sim uArch: cycles simulated: 199711  inst.: 5743920 (ipc=12.6) sim_rate=47866 (inst/sec) elapsed = 0:0:02:00 / Fri Mar  4 17:18:44 2016
GPGPU-Sim uArch: cycles simulated: 201711  inst.: 5767770 (ipc=12.6) sim_rate=47667 (inst/sec) elapsed = 0:0:02:01 / Fri Mar  4 17:18:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (153950,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(153951,48711)
GPGPU-Sim uArch: cycles simulated: 203211  inst.: 5782268 (ipc=12.6) sim_rate=47395 (inst/sec) elapsed = 0:0:02:02 / Fri Mar  4 17:18:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (155315,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(155316,48711)
GPGPU-Sim uArch: cycles simulated: 204711  inst.: 5797391 (ipc=12.6) sim_rate=47133 (inst/sec) elapsed = 0:0:02:03 / Fri Mar  4 17:18:47 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(196,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 206711  inst.: 5820758 (ipc=12.6) sim_rate=46941 (inst/sec) elapsed = 0:0:02:04 / Fri Mar  4 17:18:48 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (159106,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(159107,48711)
GPGPU-Sim uArch: cycles simulated: 208211  inst.: 5839154 (ipc=12.5) sim_rate=46713 (inst/sec) elapsed = 0:0:02:05 / Fri Mar  4 17:18:49 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (160106,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(160107,48711)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (160832,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(160833,48711)
GPGPU-Sim uArch: cycles simulated: 209711  inst.: 5858406 (ipc=12.6) sim_rate=46495 (inst/sec) elapsed = 0:0:02:06 / Fri Mar  4 17:18:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (161839,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(161840,48711)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (161912,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(161913,48711)
GPGPU-Sim uArch: cycles simulated: 211711  inst.: 5883334 (ipc=12.6) sim_rate=46325 (inst/sec) elapsed = 0:0:02:07 / Fri Mar  4 17:18:51 2016
GPGPU-Sim uArch: cycles simulated: 213211  inst.: 5896781 (ipc=12.5) sim_rate=46068 (inst/sec) elapsed = 0:0:02:08 / Fri Mar  4 17:18:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (165280,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(165281,48711)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(137,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 214711  inst.: 5911602 (ipc=12.5) sim_rate=45826 (inst/sec) elapsed = 0:0:02:09 / Fri Mar  4 17:18:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (167510,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(167511,48711)
GPGPU-Sim uArch: cycles simulated: 216711  inst.: 5932240 (ipc=12.5) sim_rate=45632 (inst/sec) elapsed = 0:0:02:10 / Fri Mar  4 17:18:54 2016
GPGPU-Sim uArch: cycles simulated: 218211  inst.: 5948537 (ipc=12.5) sim_rate=45408 (inst/sec) elapsed = 0:0:02:11 / Fri Mar  4 17:18:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (169831,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(169832,48711)
GPGPU-Sim uArch: cycles simulated: 219711  inst.: 5965648 (ipc=12.4) sim_rate=45194 (inst/sec) elapsed = 0:0:02:12 / Fri Mar  4 17:18:56 2016
GPGPU-Sim uArch: cycles simulated: 221711  inst.: 5986167 (ipc=12.4) sim_rate=45008 (inst/sec) elapsed = 0:0:02:13 / Fri Mar  4 17:18:57 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(143,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 223211  inst.: 6005125 (ipc=12.4) sim_rate=44814 (inst/sec) elapsed = 0:0:02:14 / Fri Mar  4 17:18:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (175018,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(175019,48711)
GPGPU-Sim uArch: cycles simulated: 224711  inst.: 6022444 (ipc=12.4) sim_rate=44610 (inst/sec) elapsed = 0:0:02:15 / Fri Mar  4 17:18:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (177363,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(177364,48711)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (177596,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(177597,48711)
GPGPU-Sim uArch: cycles simulated: 226711  inst.: 6045914 (ipc=12.4) sim_rate=44455 (inst/sec) elapsed = 0:0:02:16 / Fri Mar  4 17:19:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (178401,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(178402,48711)
GPGPU-Sim uArch: cycles simulated: 228211  inst.: 6064966 (ipc=12.4) sim_rate=44269 (inst/sec) elapsed = 0:0:02:17 / Fri Mar  4 17:19:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (180392,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(180393,48711)
GPGPU-Sim uArch: cycles simulated: 229711  inst.: 6083860 (ipc=12.4) sim_rate=44085 (inst/sec) elapsed = 0:0:02:18 / Fri Mar  4 17:19:02 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(218,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 231211  inst.: 6100066 (ipc=12.4) sim_rate=43885 (inst/sec) elapsed = 0:0:02:19 / Fri Mar  4 17:19:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (183432,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(183433,48711)
GPGPU-Sim uArch: cycles simulated: 233211  inst.: 6121509 (ipc=12.4) sim_rate=43725 (inst/sec) elapsed = 0:0:02:20 / Fri Mar  4 17:19:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (184864,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(184865,48711)
GPGPU-Sim uArch: cycles simulated: 234711  inst.: 6138739 (ipc=12.4) sim_rate=43537 (inst/sec) elapsed = 0:0:02:21 / Fri Mar  4 17:19:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (187737,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(187738,48711)
GPGPU-Sim uArch: cycles simulated: 236711  inst.: 6162746 (ipc=12.4) sim_rate=43399 (inst/sec) elapsed = 0:0:02:22 / Fri Mar  4 17:19:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (188376,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(188377,48711)
GPGPU-Sim uArch: cycles simulated: 238211  inst.: 6180677 (ipc=12.4) sim_rate=43221 (inst/sec) elapsed = 0:0:02:23 / Fri Mar  4 17:19:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (189564,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(189565,48711)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(152,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 239711  inst.: 6201642 (ipc=12.4) sim_rate=43066 (inst/sec) elapsed = 0:0:02:24 / Fri Mar  4 17:19:08 2016
GPGPU-Sim uArch: cycles simulated: 241711  inst.: 6222784 (ipc=12.4) sim_rate=42915 (inst/sec) elapsed = 0:0:02:25 / Fri Mar  4 17:19:09 2016
GPGPU-Sim uArch: cycles simulated: 243211  inst.: 6237347 (ipc=12.3) sim_rate=42721 (inst/sec) elapsed = 0:0:02:26 / Fri Mar  4 17:19:10 2016
GPGPU-Sim uArch: cycles simulated: 245211  inst.: 6257678 (ipc=12.3) sim_rate=42569 (inst/sec) elapsed = 0:0:02:27 / Fri Mar  4 17:19:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (196827,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(196828,48711)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (197418,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(197419,48711)
GPGPU-Sim uArch: cycles simulated: 246711  inst.: 6277700 (ipc=12.3) sim_rate=42416 (inst/sec) elapsed = 0:0:02:28 / Fri Mar  4 17:19:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (199066,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(199067,48711)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(229,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 248211  inst.: 6295288 (ipc=12.3) sim_rate=42250 (inst/sec) elapsed = 0:0:02:29 / Fri Mar  4 17:19:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (199515,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(199516,48711)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (200912,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(200913,48711)
GPGPU-Sim uArch: cycles simulated: 250211  inst.: 6324834 (ipc=12.3) sim_rate=42165 (inst/sec) elapsed = 0:0:02:30 / Fri Mar  4 17:19:14 2016
GPGPU-Sim uArch: cycles simulated: 251711  inst.: 6343834 (ipc=12.3) sim_rate=42012 (inst/sec) elapsed = 0:0:02:31 / Fri Mar  4 17:19:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (203102,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(203103,48711)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (204171,48711), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(204172,48711)
GPGPU-Sim uArch: cycles simulated: 253211  inst.: 6366749 (ipc=12.4) sim_rate=41886 (inst/sec) elapsed = 0:0:02:32 / Fri Mar  4 17:19:16 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(222,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 255211  inst.: 6389337 (ipc=12.4) sim_rate=41760 (inst/sec) elapsed = 0:0:02:33 / Fri Mar  4 17:19:17 2016
GPGPU-Sim uArch: cycles simulated: 256711  inst.: 6405448 (ipc=12.3) sim_rate=41593 (inst/sec) elapsed = 0:0:02:34 / Fri Mar  4 17:19:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (209469,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(209470,48711)
GPGPU-Sim uArch: cycles simulated: 258711  inst.: 6430380 (ipc=12.3) sim_rate=41486 (inst/sec) elapsed = 0:0:02:35 / Fri Mar  4 17:19:19 2016
GPGPU-Sim uArch: cycles simulated: 260211  inst.: 6446814 (ipc=12.3) sim_rate=41325 (inst/sec) elapsed = 0:0:02:36 / Fri Mar  4 17:19:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (213233,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(213234,48711)
GPGPU-Sim uArch: cycles simulated: 262211  inst.: 6470516 (ipc=12.3) sim_rate=41213 (inst/sec) elapsed = 0:0:02:37 / Fri Mar  4 17:19:21 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (214256,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(214257,48711)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(236,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (214635,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(214636,48711)
GPGPU-Sim uArch: cycles simulated: 263711  inst.: 6492537 (ipc=12.3) sim_rate=41092 (inst/sec) elapsed = 0:0:02:38 / Fri Mar  4 17:19:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (216482,48711), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(216483,48711)
GPGPU-Sim uArch: cycles simulated: 265211  inst.: 6512032 (ipc=12.4) sim_rate=40956 (inst/sec) elapsed = 0:0:02:39 / Fri Mar  4 17:19:23 2016
GPGPU-Sim uArch: cycles simulated: 267211  inst.: 6539433 (ipc=12.4) sim_rate=40871 (inst/sec) elapsed = 0:0:02:40 / Fri Mar  4 17:19:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (218949,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(218950,48711)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (219682,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(219683,48711)
GPGPU-Sim uArch: cycles simulated: 268711  inst.: 6557385 (ipc=12.4) sim_rate=40729 (inst/sec) elapsed = 0:0:02:41 / Fri Mar  4 17:19:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (220841,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(220842,48711)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(236,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (221307,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(221308,48711)
GPGPU-Sim uArch: cycles simulated: 270211  inst.: 6578802 (ipc=12.4) sim_rate=40609 (inst/sec) elapsed = 0:0:02:42 / Fri Mar  4 17:19:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (222882,48711), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(222883,48711)
GPGPU-Sim uArch: cycles simulated: 272211  inst.: 6605627 (ipc=12.4) sim_rate=40525 (inst/sec) elapsed = 0:0:02:43 / Fri Mar  4 17:19:27 2016
GPGPU-Sim uArch: cycles simulated: 273711  inst.: 6621211 (ipc=12.4) sim_rate=40373 (inst/sec) elapsed = 0:0:02:44 / Fri Mar  4 17:19:28 2016
GPGPU-Sim uArch: cycles simulated: 275711  inst.: 6642705 (ipc=12.4) sim_rate=40258 (inst/sec) elapsed = 0:0:02:45 / Fri Mar  4 17:19:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (227668,48711), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(227669,48711)
GPGPU-Sim uArch: cycles simulated: 277211  inst.: 6658847 (ipc=12.3) sim_rate=40113 (inst/sec) elapsed = 0:0:02:46 / Fri Mar  4 17:19:30 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(171,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 278711  inst.: 6676900 (ipc=12.3) sim_rate=39981 (inst/sec) elapsed = 0:0:02:47 / Fri Mar  4 17:19:31 2016
GPGPU-Sim uArch: cycles simulated: 280711  inst.: 6699985 (ipc=12.3) sim_rate=39880 (inst/sec) elapsed = 0:0:02:48 / Fri Mar  4 17:19:32 2016
GPGPU-Sim uArch: cycles simulated: 282211  inst.: 6719793 (ipc=12.3) sim_rate=39762 (inst/sec) elapsed = 0:0:02:49 / Fri Mar  4 17:19:33 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (234317,48711), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(234318,48711)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (235157,48711), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(235158,48711)
GPGPU-Sim uArch: cycles simulated: 284211  inst.: 6743515 (ipc=12.3) sim_rate=39667 (inst/sec) elapsed = 0:0:02:50 / Fri Mar  4 17:19:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (235686,48711), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(235687,48711)
GPGPU-Sim uArch: cycles simulated: 285711  inst.: 6763134 (ipc=12.3) sim_rate=39550 (inst/sec) elapsed = 0:0:02:51 / Fri Mar  4 17:19:35 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(225,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (238613,48711), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(238614,48711)
GPGPU-Sim uArch: cycles simulated: 287711  inst.: 6794263 (ipc=12.4) sim_rate=39501 (inst/sec) elapsed = 0:0:02:52 / Fri Mar  4 17:19:36 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (239522,48711), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(239523,48711)
GPGPU-Sim uArch: cycles simulated: 289211  inst.: 6812678 (ipc=12.4) sim_rate=39379 (inst/sec) elapsed = 0:0:02:53 / Fri Mar  4 17:19:37 2016
GPGPU-Sim uArch: cycles simulated: 291211  inst.: 6838885 (ipc=12.4) sim_rate=39303 (inst/sec) elapsed = 0:0:02:54 / Fri Mar  4 17:19:38 2016
GPGPU-Sim uArch: cycles simulated: 292711  inst.: 6855093 (ipc=12.4) sim_rate=39171 (inst/sec) elapsed = 0:0:02:55 / Fri Mar  4 17:19:39 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(189,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (245015,48711), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(245016,48711)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (245472,48711), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(245473,48711)
GPGPU-Sim uArch: cycles simulated: 294711  inst.: 6883760 (ipc=12.4) sim_rate=39112 (inst/sec) elapsed = 0:0:02:56 / Fri Mar  4 17:19:40 2016
GPGPU-Sim uArch: cycles simulated: 296211  inst.: 6899571 (ipc=12.4) sim_rate=38980 (inst/sec) elapsed = 0:0:02:57 / Fri Mar  4 17:19:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (248295,48711), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(248296,48711)
GPGPU-Sim uArch: cycles simulated: 297711  inst.: 6918215 (ipc=12.4) sim_rate=38866 (inst/sec) elapsed = 0:0:02:58 / Fri Mar  4 17:19:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (250198,48711), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(250199,48711)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (250256,48711), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(250257,48711)
GPGPU-Sim uArch: cycles simulated: 299711  inst.: 6947141 (ipc=12.4) sim_rate=38810 (inst/sec) elapsed = 0:0:02:59 / Fri Mar  4 17:19:43 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(190,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 301211  inst.: 6965019 (ipc=12.4) sim_rate=38694 (inst/sec) elapsed = 0:0:03:00 / Fri Mar  4 17:19:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (253374,48711), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(253375,48711)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (254007,48711), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 303211  inst.: 6989601 (ipc=12.4) sim_rate=38616 (inst/sec) elapsed = 0:0:03:01 / Fri Mar  4 17:19:45 2016
GPGPU-Sim uArch: cycles simulated: 304711  inst.: 7006541 (ipc=12.4) sim_rate=38497 (inst/sec) elapsed = 0:0:03:02 / Fri Mar  4 17:19:46 2016
GPGPU-Sim uArch: cycles simulated: 306711  inst.: 7027574 (ipc=12.4) sim_rate=38402 (inst/sec) elapsed = 0:0:03:03 / Fri Mar  4 17:19:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (258289,48711), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (258346,48711), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 308211  inst.: 7041855 (ipc=12.3) sim_rate=38270 (inst/sec) elapsed = 0:0:03:04 / Fri Mar  4 17:19:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (259660,48711), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(246,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 310211  inst.: 7067075 (ipc=12.3) sim_rate=38200 (inst/sec) elapsed = 0:0:03:05 / Fri Mar  4 17:19:49 2016
GPGPU-Sim uArch: cycles simulated: 311711  inst.: 7083083 (ipc=12.3) sim_rate=38081 (inst/sec) elapsed = 0:0:03:06 / Fri Mar  4 17:19:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (263671,48711), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (264131,48711), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 313711  inst.: 7102970 (ipc=12.3) sim_rate=37983 (inst/sec) elapsed = 0:0:03:07 / Fri Mar  4 17:19:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (265143,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 315711  inst.: 7127140 (ipc=12.3) sim_rate=37910 (inst/sec) elapsed = 0:0:03:08 / Fri Mar  4 17:19:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (268124,48711), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(230,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 317711  inst.: 7148643 (ipc=12.3) sim_rate=37823 (inst/sec) elapsed = 0:0:03:09 / Fri Mar  4 17:19:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (269020,48711), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (269186,48711), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (270327,48711), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 319211  inst.: 7163648 (ipc=12.3) sim_rate=37703 (inst/sec) elapsed = 0:0:03:10 / Fri Mar  4 17:19:54 2016
GPGPU-Sim uArch: cycles simulated: 321211  inst.: 7185999 (ipc=12.3) sim_rate=37623 (inst/sec) elapsed = 0:0:03:11 / Fri Mar  4 17:19:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (273918,48711), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 323211  inst.: 7205602 (ipc=12.3) sim_rate=37529 (inst/sec) elapsed = 0:0:03:12 / Fri Mar  4 17:19:56 2016
GPGPU-Sim uArch: cycles simulated: 325211  inst.: 7231006 (ipc=12.3) sim_rate=37466 (inst/sec) elapsed = 0:0:03:13 / Fri Mar  4 17:19:57 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(208,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 327211  inst.: 7252843 (ipc=12.3) sim_rate=37385 (inst/sec) elapsed = 0:0:03:14 / Fri Mar  4 17:19:58 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (278845,48711), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 329211  inst.: 7275137 (ipc=12.3) sim_rate=37308 (inst/sec) elapsed = 0:0:03:15 / Fri Mar  4 17:19:59 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (280652,48711), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (281342,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 331211  inst.: 7297271 (ipc=12.2) sim_rate=37230 (inst/sec) elapsed = 0:0:03:16 / Fri Mar  4 17:20:00 2016
GPGPU-Sim uArch: cycles simulated: 333211  inst.: 7313916 (ipc=12.2) sim_rate=37126 (inst/sec) elapsed = 0:0:03:17 / Fri Mar  4 17:20:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (284832,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (285986,48711), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (286046,48711), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (286168,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 335211  inst.: 7334164 (ipc=12.2) sim_rate=37041 (inst/sec) elapsed = 0:0:03:18 / Fri Mar  4 17:20:02 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(223,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (287224,48711), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (287724,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 337211  inst.: 7357085 (ipc=12.2) sim_rate=36970 (inst/sec) elapsed = 0:0:03:19 / Fri Mar  4 17:20:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (290107,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 339211  inst.: 7380239 (ipc=12.2) sim_rate=36901 (inst/sec) elapsed = 0:0:03:20 / Fri Mar  4 17:20:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (291081,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 341211  inst.: 7402524 (ipc=12.2) sim_rate=36828 (inst/sec) elapsed = 0:0:03:21 / Fri Mar  4 17:20:05 2016
GPGPU-Sim uArch: cycles simulated: 343211  inst.: 7425197 (ipc=12.2) sim_rate=36758 (inst/sec) elapsed = 0:0:03:22 / Fri Mar  4 17:20:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (294755,48711), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(211,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (295834,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (296396,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 345211  inst.: 7447601 (ipc=12.2) sim_rate=36687 (inst/sec) elapsed = 0:0:03:23 / Fri Mar  4 17:20:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (296796,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 347211  inst.: 7469122 (ipc=12.2) sim_rate=36613 (inst/sec) elapsed = 0:0:03:24 / Fri Mar  4 17:20:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (299838,48711), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 349211  inst.: 7489847 (ipc=12.2) sim_rate=36535 (inst/sec) elapsed = 0:0:03:25 / Fri Mar  4 17:20:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (301873,48711), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (302777,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 351711  inst.: 7517743 (ipc=12.1) sim_rate=36493 (inst/sec) elapsed = 0:0:03:26 / Fri Mar  4 17:20:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (303184,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (303965,48711), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(227,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 353711  inst.: 7539980 (ipc=12.1) sim_rate=36425 (inst/sec) elapsed = 0:0:03:27 / Fri Mar  4 17:20:11 2016
GPGPU-Sim uArch: cycles simulated: 355711  inst.: 7562732 (ipc=12.1) sim_rate=36359 (inst/sec) elapsed = 0:0:03:28 / Fri Mar  4 17:20:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (307865,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (308384,48711), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 358211  inst.: 7590639 (ipc=12.1) sim_rate=36318 (inst/sec) elapsed = 0:0:03:29 / Fri Mar  4 17:20:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (310240,48711), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 360211  inst.: 7609650 (ipc=12.1) sim_rate=36236 (inst/sec) elapsed = 0:0:03:30 / Fri Mar  4 17:20:14 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(246,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (313269,48711), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 362211  inst.: 7629732 (ipc=12.1) sim_rate=36159 (inst/sec) elapsed = 0:0:03:31 / Fri Mar  4 17:20:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (315744,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (315797,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (315807,48711), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 364711  inst.: 7652202 (ipc=12.1) sim_rate=36095 (inst/sec) elapsed = 0:0:03:32 / Fri Mar  4 17:20:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (317434,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (317526,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (317554,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (317947,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (318037,48711), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (318137,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 367211  inst.: 7677151 (ipc=12.1) sim_rate=36042 (inst/sec) elapsed = 0:0:03:33 / Fri Mar  4 17:20:17 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (318874,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (319016,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 369711  inst.: 7699612 (ipc=12.0) sim_rate=35979 (inst/sec) elapsed = 0:0:03:34 / Fri Mar  4 17:20:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (321288,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (322951,48711), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(239,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (323268,48711), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 372211  inst.: 7725682 (ipc=12.0) sim_rate=35933 (inst/sec) elapsed = 0:0:03:35 / Fri Mar  4 17:20:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (324918,48711), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 374711  inst.: 7749324 (ipc=12.0) sim_rate=35876 (inst/sec) elapsed = 0:0:03:36 / Fri Mar  4 17:20:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (326487,48711), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 377711  inst.: 7776495 (ipc=12.0) sim_rate=35836 (inst/sec) elapsed = 0:0:03:37 / Fri Mar  4 17:20:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (330257,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (330361,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (330566,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (330858,48711), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (331322,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 380211  inst.: 7799549 (ipc=12.0) sim_rate=35777 (inst/sec) elapsed = 0:0:03:38 / Fri Mar  4 17:20:22 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (331519,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (331717,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (332233,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (332680,48711), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(229,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (333847,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (334205,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (334216,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (334347,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (334357,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (334509,48711), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 383711  inst.: 7830991 (ipc=11.9) sim_rate=35757 (inst/sec) elapsed = 0:0:03:39 / Fri Mar  4 17:20:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (335327,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (336000,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (336124,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (336794,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (336796,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (337424,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (338177,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (339267,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (339299,48711), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 388211  inst.: 7863261 (ipc=11.9) sim_rate=35742 (inst/sec) elapsed = 0:0:03:40 / Fri Mar  4 17:20:24 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (341398,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (341452,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (341664,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (341936,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (342192,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (342306,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (342942,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (343510,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (343943,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (344599,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (345545,48711), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (345768,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (347115,48711), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (347393,48711), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 347394
gpu_sim_insn = 4050237
gpu_ipc =      11.6589
gpu_tot_sim_cycle = 396105
gpu_tot_sim_insn = 7887878
gpu_tot_ipc =      19.9136
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 1060600
gpu_stall_icnt2sh    = 2619383
gpu_total_sim_rate=35691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 474756
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6741
L1D_cache:
	L1D_cache_core[0]: Access = 37201, Miss = 25983, Miss_rate = 0.698, Pending_hits = 4199, Reservation_fails = 312240
	L1D_cache_core[1]: Access = 33830, Miss = 23215, Miss_rate = 0.686, Pending_hits = 3779, Reservation_fails = 293548
	L1D_cache_core[2]: Access = 36287, Miss = 25186, Miss_rate = 0.694, Pending_hits = 4351, Reservation_fails = 307569
	L1D_cache_core[3]: Access = 36056, Miss = 25247, Miss_rate = 0.700, Pending_hits = 4126, Reservation_fails = 311831
	L1D_cache_core[4]: Access = 36346, Miss = 25165, Miss_rate = 0.692, Pending_hits = 3791, Reservation_fails = 306390
	L1D_cache_core[5]: Access = 38846, Miss = 26949, Miss_rate = 0.694, Pending_hits = 4368, Reservation_fails = 315443
	L1D_cache_core[6]: Access = 35857, Miss = 24656, Miss_rate = 0.688, Pending_hits = 3969, Reservation_fails = 305085
	L1D_cache_core[7]: Access = 39036, Miss = 26977, Miss_rate = 0.691, Pending_hits = 4352, Reservation_fails = 318446
	L1D_cache_core[8]: Access = 33063, Miss = 22794, Miss_rate = 0.689, Pending_hits = 3597, Reservation_fails = 286101
	L1D_cache_core[9]: Access = 36104, Miss = 24931, Miss_rate = 0.691, Pending_hits = 3950, Reservation_fails = 308305
	L1D_cache_core[10]: Access = 36548, Miss = 25436, Miss_rate = 0.696, Pending_hits = 4057, Reservation_fails = 309664
	L1D_cache_core[11]: Access = 35568, Miss = 24551, Miss_rate = 0.690, Pending_hits = 3907, Reservation_fails = 305510
	L1D_cache_core[12]: Access = 35588, Miss = 24330, Miss_rate = 0.684, Pending_hits = 3863, Reservation_fails = 305058
	L1D_cache_core[13]: Access = 37918, Miss = 26292, Miss_rate = 0.693, Pending_hits = 4061, Reservation_fails = 316209
	L1D_cache_core[14]: Access = 34855, Miss = 23954, Miss_rate = 0.687, Pending_hits = 3760, Reservation_fails = 300015
	L1D_total_cache_accesses = 543103
	L1D_total_cache_misses = 375666
	L1D_total_cache_miss_rate = 0.6917
	L1D_total_cache_pending_hits = 60130
	L1D_total_cache_reservation_fails = 4601414
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 75334
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 156213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2497655
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74854
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 219453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2103759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 473758
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
802, 1355, 1224, 1514, 931, 987, 1060, 1191, 1079, 1501, 1387, 1256, 1135, 1262, 1393, 898, 1473, 1157, 673, 1316, 1260, 1232, 1131, 1335, 1036, 1419, 1262, 1234, 1587, 1159, 1402, 1064, 1418, 1874, 1237, 1482, 1318, 1779, 901, 1211, 1043, 1482, 1456, 1398, 1026, 1239, 1012, 1415, 
gpgpu_n_tot_thrd_icount = 28147840
gpgpu_n_tot_w_icount = 879620
gpgpu_n_stall_shd_mem = 4935669
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156213
gpgpu_n_mem_write_global = 221364
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 918656
gpgpu_n_store_insn = 328668
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 907212
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4932497
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8179045	W0_Idle:789343	W0_Scoreboard:1382120	W1:252854	W2:108789	W3:67484	W4:45975	W5:34301	W6:29004	W7:26275	W8:23155	W9:20201	W10:16840	W11:16606	W12:13883	W13:12124	W14:11461	W15:8575	W16:7384	W17:5850	W18:5766	W19:4292	W20:4420	W21:2443	W22:2789	W23:2412	W24:1303	W25:871	W26:569	W27:260	W28:104	W29:30	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1249704 {8:156213,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8862240 {40:221266,72:27,136:71,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41240232 {264:156213,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1770912 {8:221364,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 714 
maxdqlatency = 0 
maxmflatency = 1546 
averagemflatency = 522 
max_icnt2mem_latency = 1227 
max_icnt2sh_latency = 396007 
mrq_lat_table:18692 	136 	609 	1395 	1375 	479 	226 	222 	73 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19231 	165780 	190570 	2011 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10571 	3475 	19654 	103513 	51641 	165723 	23054 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	109047 	39916 	7105 	156 	2 	0 	2 	11 	40 	964 	7438 	16343 	35847 	79229 	81490 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	227 	511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        26        15        11        17        15        15        17        14        18        15        22        14        16        17        17 
dram[1]:        17        12        20        14        13        10        16        14        13        16        14        11        18        22        10         8 
dram[2]:        15        16        18        13        16        16        14        16        18        13        17        16        14        12        13        12 
dram[3]:        23        12        12        16        14        16        19        13        24        16        15        14        16        13        18         9 
dram[4]:        16        16        14        16        12        14        15        14        16        19        12        26        18        19        17        16 
dram[5]:        10        14        11        20        12        16        22        16        15        16        11        11        14        17        13        10 
maximum service time to same row:
dram[0]:     38595     61574     54517     45712     33360     63840     19671     43794     71199     71756     50954    109744     76051     66668     65197     83653 
dram[1]:     52230     49354     28983     51915     22710     27978     27160     31049     64730     53535     68568     52969     75223     99484     26631     37730 
dram[2]:     37157     24497     58956     42751     18694     28273     18475     32345     28729     28528    112418    109666     57070     55540     69692     76037 
dram[3]:     42691     67413     29250     58050     29601     51112     32937     65314     57594     42307     43853     75191     32706     42945     62827     18702 
dram[4]:     59168     59218     42428     57878     31325     49729     22825     27381     57779     69797     61885     71572     37882     77509     86303     47582 
dram[5]:     37339     45490     21934     36164     18095     34907     51177     58612     61144     47769     43071     44421     37778     53095     26431     19201 
average row accesses per activate:
dram[0]:  2.817073  2.365591  2.682692  2.403670  2.826667  3.059701  2.304348  2.301724  2.367521  2.289855  2.205128  2.024000  3.838710  3.093023  3.942857  3.906250 
dram[1]:  2.388235  3.000000  2.051948  1.927711  1.829384  1.788043  2.186813  2.175439  2.346535  2.305085  2.471264  2.246914  2.568965  2.566667  2.628205  2.500000 
dram[2]:  2.536364  2.314516  2.295238  2.144068  2.440367  2.779070  2.829545  2.500000  2.253165  2.091463  3.016667  2.984127  2.661765  3.045455  2.837209  2.755556 
dram[3]:  2.250000  2.097403  2.089552  2.628205  2.324786  2.221312  2.333333  2.407408  2.176471  2.288235  2.008850  2.287500  3.523809  2.783333  2.500000  2.515152 
dram[4]:  3.186441  2.867647  2.266187  2.219512  2.462264  2.304348  2.284768  2.449541  3.090909  3.023809  2.363636  2.742424  2.466667  3.184211  2.460526  2.706897 
dram[5]:  2.185431  2.052239  2.068965  2.209677  2.155039  2.108280  3.411765  2.791209  2.398601  2.180645  2.393258  2.076923  3.094340  2.113636  2.279412  2.108108 
average row locality = 23215/9762 = 2.378099
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       157       153       192       183       153       151       232       200       206       227       210       207       115       124       133       123 
dram[1]:       147       150       224       235       281       247       285       279       185       197       170       153       141       146       196       192 
dram[2]:       194       194       170       176       191       172       180       177       253       253       147       161       161       133       121       121 
dram[3]:       238       223       203       163       196       205       238       233       281       281       188       162       139       156       171       163 
dram[4]:       141       145       213       195       192       165       247       195       174       191       190       155       134       113       177       153 
dram[5]:       232       192       220       197       200       243       180       189       257       252       174       175       156       172       148       151 
total reads: 17956
bank skew: 285/113 = 2.52
chip skew: 3240/2766 = 1.17
number of total write accesses:
dram[0]:        74        67        87        79        59        54        86        67        71        89        48        46         4         9         5         2 
dram[1]:        56        57        92        85       105        82       113        93        52        75        45        29         8         8         9         8 
dram[2]:        85        93        71        77        75        67        69        58       103        90        34        27        20         1         1         3 
dram[3]:       104       100        77        42        76        66        77        92        89       108        39        21         9        11         4         3 
dram[4]:        47        50       102        78        69        47        98        72        64        63        44        26        14         8        10         4 
dram[5]:        98        83        80        77        78        88        52        65        86        86        39        41         8        14         7         5 
total reads: 5259
bank skew: 113/1 = 113.00
chip skew: 918/796 = 1.15
average mf latency per bank:
dram[0]:       4656      5185      4327      4539      5285      5602      3456      4127      3973      3629      9771     10784     24505     22984     22360     24914
dram[1]:       5453      5634      3862      4018      3133      3883      3077      3332      4849      4284     12133     15245     20121     20140     15705     16504
dram[2]:       4075      3923      4735      4493      4274      4686      4392      4690      3318      3447     14193     14611     16779     22418     25271     24925
dram[3]:       3311      3563      4363      5922      4159      4151      3693      3417      3239      3100     11632     15139     20304     18161     18004     19211
dram[4]:       7941      5725      5095      4323      6195      5272      4636      4129      6204      4487     82218     15072     27901     24910     23577     20160
dram[5]:       3562      4223      4099      4495      4229      3651      4806      4531      3388      3528     13152     12734     19130     16901     20863     20317
maximum mf latency per bank:
dram[0]:       1114      1178      1233      1134      1382      1266      1191      1120      1211      1114      1149      1141      1194      1305      1128      1177
dram[1]:       1133      1126      1156      1253      1132      1345      1176      1327      1069      1243      1175      1203      1224      1186      1229      1258
dram[2]:       1217      1258      1092      1257      1347      1204      1135      1546      1244      1141      1181      1133      1399      1336      1229      1228
dram[3]:       1156      1121      1163      1212      1189      1179      1367      1211      1150      1297      1111      1155      1337      1181      1285      1179
dram[4]:       1343      1171      1395      1133      1328      1194      1412      1118      1316      1289      1509      1186      1364      1149      1398      1244
dram[5]:       1210      1180      1151      1211      1167      1314      1177      1273      1137      1283      1447      1210      1332      1153      1279      1225

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522855 n_nop=507120 n_act=1422 n_pre=1406 n_req=3613 n_rd=11064 n_write=1843 bw_util=0.04937
n_activity=85609 dram_eff=0.3015
bk0: 628a 517708i bk1: 612a 517526i bk2: 768a 515688i bk3: 732a 515346i bk4: 612a 517405i bk5: 604a 517526i bk6: 928a 514616i bk7: 800a 515223i bk8: 824a 515741i bk9: 908a 515335i bk10: 840a 515741i bk11: 828a 515916i bk12: 460a 519990i bk13: 496a 519107i bk14: 532a 520005i bk15: 492a 520098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0799801
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522855 n_nop=504132 n_act=1885 n_pre=1869 n_req=4145 n_rd=12912 n_write=2057 bw_util=0.05726
n_activity=102126 dram_eff=0.2931
bk0: 588a 518098i bk1: 600a 518227i bk2: 896a 514425i bk3: 940a 514081i bk4: 1124a 511895i bk5: 988a 513400i bk6: 1140a 512259i bk7: 1116a 512702i bk8: 740a 517064i bk9: 788a 515389i bk10: 680a 517039i bk11: 612a 517803i bk12: 564a 518964i bk13: 584a 518837i bk14: 784a 517786i bk15: 768a 517447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0680896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522855 n_nop=506841 n_act=1479 n_pre=1463 n_req=3678 n_rd=11216 n_write=1856 bw_util=0.05
n_activity=87328 dram_eff=0.2994
bk0: 776a 516676i bk1: 776a 515687i bk2: 680a 516122i bk3: 704a 515530i bk4: 764a 515958i bk5: 688a 516714i bk6: 720a 516622i bk7: 708a 515968i bk8: 1012a 513894i bk9: 1012a 513928i bk10: 588a 518542i bk11: 644a 518471i bk12: 644a 517793i bk13: 532a 519703i bk14: 484a 520161i bk15: 484a 520026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0809689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522855 n_nop=504274 n_act=1798 n_pre=1782 n_req=4158 n_rd=12960 n_write=2041 bw_util=0.05738
n_activity=102751 dram_eff=0.292
bk0: 952a 514697i bk1: 892a 514568i bk2: 812a 515466i bk3: 652a 518025i bk4: 784a 516406i bk5: 820a 516282i bk6: 952a 515241i bk7: 932a 514526i bk8: 1124a 513469i bk9: 1124a 513128i bk10: 752a 516735i bk11: 648a 518197i bk12: 556a 519795i bk13: 624a 519104i bk14: 684a 518863i bk15: 652a 518958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0390414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522855 n_nop=507191 n_act=1405 n_pre=1389 n_req=3576 n_rd=11120 n_write=1750 bw_util=0.04923
n_activity=86968 dram_eff=0.296
bk0: 564a 517966i bk1: 580a 518376i bk2: 852a 515119i bk3: 780a 515621i bk4: 768a 516635i bk5: 660a 517301i bk6: 988a 513804i bk7: 780a 516244i bk8: 696a 517498i bk9: 764a 516639i bk10: 760a 517097i bk11: 620a 518407i bk12: 536a 519153i bk13: 452a 520120i bk14: 708a 518332i bk15: 612a 518610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0754244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522855 n_nop=504752 n_act=1773 n_pre=1757 n_req=4045 n_rd=12552 n_write=2021 bw_util=0.05574
n_activity=101775 dram_eff=0.2864
bk0: 928a 515101i bk1: 768a 515797i bk2: 880a 515436i bk3: 788a 515898i bk4: 800a 515423i bk5: 972a 513970i bk6: 720a 517695i bk7: 756a 516604i bk8: 1028a 514861i bk9: 1008a 513789i bk10: 696a 517492i bk11: 700a 517035i bk12: 624a 519136i bk13: 688a 517897i bk14: 592a 518539i bk15: 604a 518439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0698014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28979, Miss = 1398, Miss_rate = 0.048, Pending_hits = 19, Reservation_fails = 339
L2_cache_bank[1]: Access = 29446, Miss = 1368, Miss_rate = 0.046, Pending_hits = 19, Reservation_fails = 23
L2_cache_bank[2]: Access = 29372, Miss = 1629, Miss_rate = 0.055, Pending_hits = 16, Reservation_fails = 110
L2_cache_bank[3]: Access = 29995, Miss = 1599, Miss_rate = 0.053, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 29086, Miss = 1417, Miss_rate = 0.049, Pending_hits = 21, Reservation_fails = 24
L2_cache_bank[5]: Access = 29453, Miss = 1387, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 109
L2_cache_bank[6]: Access = 29515, Miss = 1654, Miss_rate = 0.056, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[7]: Access = 29574, Miss = 1586, Miss_rate = 0.054, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[8]: Access = 52885, Miss = 1468, Miss_rate = 0.028, Pending_hits = 14, Reservation_fails = 149
L2_cache_bank[9]: Access = 29635, Miss = 1312, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 30042, Miss = 1567, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 1
L2_cache_bank[11]: Access = 29670, Miss = 1571, Miss_rate = 0.053, Pending_hits = 18, Reservation_fails = 0
L2_total_cache_accesses = 377652
L2_total_cache_misses = 17956
L2_total_cache_miss_rate = 0.0475
L2_total_cache_pending_hits = 194
L2_total_cache_reservation_fails = 756
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 413
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 218207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.287
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=1627626
icnt_total_pkts_simt_to_mem=599256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 91.7216
	minimum = 6
	maximum = 1040
Network latency average = 51.0084
	minimum = 6
	maximum = 693
Slowest packet = 52759
Flit latency average = 33.2405
	minimum = 6
	maximum = 692
Slowest flit = 276568
Fragmentation average = 0.174636
	minimum = 0
	maximum = 491
Injected packet rate average = 0.0751645
	minimum = 0.0619441 (at node 1)
	maximum = 0.134573 (at node 23)
Accepted packet rate average = 0.0751645
	minimum = 0.0619441 (at node 1)
	maximum = 0.134573 (at node 23)
Injected flit rate average = 0.22279
	minimum = 0.0982113 (at node 1)
	maximum = 0.413473 (at node 23)
Accepted flit rate average= 0.22279
	minimum = 0.122647 (at node 15)
	maximum = 0.314412 (at node 7)
Injected packet length average = 2.96404
Accepted packet length average = 2.96404
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.9787 (5 samples)
	minimum = 6 (5 samples)
	maximum = 368.8 (5 samples)
Network latency average = 25.395 (5 samples)
	minimum = 6 (5 samples)
	maximum = 256.8 (5 samples)
Flit latency average = 17.4231 (5 samples)
	minimum = 6 (5 samples)
	maximum = 254.6 (5 samples)
Fragmentation average = 0.056751 (5 samples)
	minimum = 0 (5 samples)
	maximum = 158.4 (5 samples)
Injected packet rate average = 0.0319428 (5 samples)
	minimum = 0.0222641 (5 samples)
	maximum = 0.0812397 (5 samples)
Accepted packet rate average = 0.0319428 (5 samples)
	minimum = 0.0222641 (5 samples)
	maximum = 0.0812397 (5 samples)
Injected flit rate average = 0.0935768 (5 samples)
	minimum = 0.0350191 (5 samples)
	maximum = 0.203262 (5 samples)
Accepted flit rate average = 0.0935768 (5 samples)
	minimum = 0.0464697 (5 samples)
	maximum = 0.180523 (5 samples)
Injected packet size average = 2.92951 (5 samples)
Accepted packet size average = 2.92951 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 41 sec (221 sec)
GPGPU-Sim API: Stream Manager State
gpgpu_simulation_rate = 35691 (inst/sec)
gpgpu_simulation_rate = 1792 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,396105)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,396105)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,396105)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,396105)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,396105)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,396105)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,396105)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(70,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(36,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(82,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(47,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 396605  inst.: 8227886 (ipc=680.0) sim_rate=37062 (inst/sec) elapsed = 0:0:03:42 / Fri Mar  4 17:20:26 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(72,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(32,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 398105  inst.: 8386699 (ipc=249.4) sim_rate=37608 (inst/sec) elapsed = 0:0:03:43 / Fri Mar  4 17:20:27 2016
GPGPU-Sim uArch: cycles simulated: 399605  inst.: 8411772 (ipc=149.7) sim_rate=37552 (inst/sec) elapsed = 0:0:03:44 / Fri Mar  4 17:20:28 2016
GPGPU-Sim uArch: cycles simulated: 401105  inst.: 8420424 (ipc=106.5) sim_rate=37424 (inst/sec) elapsed = 0:0:03:45 / Fri Mar  4 17:20:29 2016
GPGPU-Sim uArch: cycles simulated: 402605  inst.: 8432973 (ipc=83.9) sim_rate=37314 (inst/sec) elapsed = 0:0:03:46 / Fri Mar  4 17:20:30 2016
GPGPU-Sim uArch: cycles simulated: 404105  inst.: 8450977 (ipc=70.4) sim_rate=37228 (inst/sec) elapsed = 0:0:03:47 / Fri Mar  4 17:20:31 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(24,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 406105  inst.: 8475078 (ipc=58.7) sim_rate=37171 (inst/sec) elapsed = 0:0:03:48 / Fri Mar  4 17:20:32 2016
GPGPU-Sim uArch: cycles simulated: 407605  inst.: 8489927 (ipc=52.4) sim_rate=37073 (inst/sec) elapsed = 0:0:03:49 / Fri Mar  4 17:20:33 2016
GPGPU-Sim uArch: cycles simulated: 409105  inst.: 8505667 (ipc=47.5) sim_rate=36981 (inst/sec) elapsed = 0:0:03:50 / Fri Mar  4 17:20:34 2016
GPGPU-Sim uArch: cycles simulated: 410605  inst.: 8523283 (ipc=43.8) sim_rate=36897 (inst/sec) elapsed = 0:0:03:51 / Fri Mar  4 17:20:35 2016
GPGPU-Sim uArch: cycles simulated: 412605  inst.: 8542826 (ipc=39.7) sim_rate=36822 (inst/sec) elapsed = 0:0:03:52 / Fri Mar  4 17:20:36 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(51,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 414105  inst.: 8558634 (ipc=37.3) sim_rate=36732 (inst/sec) elapsed = 0:0:03:53 / Fri Mar  4 17:20:37 2016
GPGPU-Sim uArch: cycles simulated: 415605  inst.: 8575096 (ipc=35.2) sim_rate=36645 (inst/sec) elapsed = 0:0:03:54 / Fri Mar  4 17:20:38 2016
GPGPU-Sim uArch: cycles simulated: 417105  inst.: 8593818 (ipc=33.6) sim_rate=36569 (inst/sec) elapsed = 0:0:03:55 / Fri Mar  4 17:20:39 2016
GPGPU-Sim uArch: cycles simulated: 418605  inst.: 8611209 (ipc=32.1) sim_rate=36488 (inst/sec) elapsed = 0:0:03:56 / Fri Mar  4 17:20:40 2016
GPGPU-Sim uArch: cycles simulated: 420605  inst.: 8630162 (ipc=30.3) sim_rate=36414 (inst/sec) elapsed = 0:0:03:57 / Fri Mar  4 17:20:41 2016
GPGPU-Sim uArch: cycles simulated: 422105  inst.: 8647182 (ipc=29.2) sim_rate=36332 (inst/sec) elapsed = 0:0:03:58 / Fri Mar  4 17:20:42 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(16,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 423605  inst.: 8665002 (ipc=28.3) sim_rate=36255 (inst/sec) elapsed = 0:0:03:59 / Fri Mar  4 17:20:43 2016
GPGPU-Sim uArch: cycles simulated: 425105  inst.: 8679683 (ipc=27.3) sim_rate=36165 (inst/sec) elapsed = 0:0:04:00 / Fri Mar  4 17:20:44 2016
GPGPU-Sim uArch: cycles simulated: 427105  inst.: 8698817 (ipc=26.2) sim_rate=36094 (inst/sec) elapsed = 0:0:04:01 / Fri Mar  4 17:20:45 2016
GPGPU-Sim uArch: cycles simulated: 428605  inst.: 8713521 (ipc=25.4) sim_rate=36006 (inst/sec) elapsed = 0:0:04:02 / Fri Mar  4 17:20:46 2016
GPGPU-Sim uArch: cycles simulated: 430105  inst.: 8727518 (ipc=24.7) sim_rate=35915 (inst/sec) elapsed = 0:0:04:03 / Fri Mar  4 17:20:47 2016
GPGPU-Sim uArch: cycles simulated: 432105  inst.: 8746801 (ipc=23.9) sim_rate=35847 (inst/sec) elapsed = 0:0:04:04 / Fri Mar  4 17:20:48 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(6,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 433605  inst.: 8762660 (ipc=23.3) sim_rate=35765 (inst/sec) elapsed = 0:0:04:05 / Fri Mar  4 17:20:49 2016
GPGPU-Sim uArch: cycles simulated: 435105  inst.: 8777547 (ipc=22.8) sim_rate=35681 (inst/sec) elapsed = 0:0:04:06 / Fri Mar  4 17:20:50 2016
GPGPU-Sim uArch: cycles simulated: 437105  inst.: 8799257 (ipc=22.2) sim_rate=35624 (inst/sec) elapsed = 0:0:04:07 / Fri Mar  4 17:20:51 2016
GPGPU-Sim uArch: cycles simulated: 438605  inst.: 8814975 (ipc=21.8) sim_rate=35544 (inst/sec) elapsed = 0:0:04:08 / Fri Mar  4 17:20:52 2016
GPGPU-Sim uArch: cycles simulated: 440105  inst.: 8830220 (ipc=21.4) sim_rate=35462 (inst/sec) elapsed = 0:0:04:09 / Fri Mar  4 17:20:53 2016
GPGPU-Sim uArch: cycles simulated: 441605  inst.: 8842817 (ipc=21.0) sim_rate=35371 (inst/sec) elapsed = 0:0:04:10 / Fri Mar  4 17:20:54 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(45,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 443605  inst.: 8862631 (ipc=20.5) sim_rate=35309 (inst/sec) elapsed = 0:0:04:11 / Fri Mar  4 17:20:55 2016
GPGPU-Sim uArch: cycles simulated: 445105  inst.: 8875323 (ipc=20.2) sim_rate=35219 (inst/sec) elapsed = 0:0:04:12 / Fri Mar  4 17:20:56 2016
GPGPU-Sim uArch: cycles simulated: 446605  inst.: 8890084 (ipc=19.8) sim_rate=35138 (inst/sec) elapsed = 0:0:04:13 / Fri Mar  4 17:20:57 2016
GPGPU-Sim uArch: cycles simulated: 448105  inst.: 8904179 (ipc=19.5) sim_rate=35055 (inst/sec) elapsed = 0:0:04:14 / Fri Mar  4 17:20:58 2016
GPGPU-Sim uArch: cycles simulated: 449605  inst.: 8920643 (ipc=19.3) sim_rate=34982 (inst/sec) elapsed = 0:0:04:15 / Fri Mar  4 17:20:59 2016
GPGPU-Sim uArch: cycles simulated: 451105  inst.: 8935786 (ipc=19.1) sim_rate=34905 (inst/sec) elapsed = 0:0:04:16 / Fri Mar  4 17:21:00 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(66,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 453105  inst.: 8953775 (ipc=18.7) sim_rate=34839 (inst/sec) elapsed = 0:0:04:17 / Fri Mar  4 17:21:01 2016
GPGPU-Sim uArch: cycles simulated: 454605  inst.: 8968472 (ipc=18.5) sim_rate=34761 (inst/sec) elapsed = 0:0:04:18 / Fri Mar  4 17:21:02 2016
GPGPU-Sim uArch: cycles simulated: 456105  inst.: 8984905 (ipc=18.3) sim_rate=34690 (inst/sec) elapsed = 0:0:04:19 / Fri Mar  4 17:21:03 2016
GPGPU-Sim uArch: cycles simulated: 457605  inst.: 8998681 (ipc=18.1) sim_rate=34610 (inst/sec) elapsed = 0:0:04:20 / Fri Mar  4 17:21:04 2016
GPGPU-Sim uArch: cycles simulated: 459105  inst.: 9012616 (ipc=17.9) sim_rate=34531 (inst/sec) elapsed = 0:0:04:21 / Fri Mar  4 17:21:05 2016
GPGPU-Sim uArch: cycles simulated: 461105  inst.: 9032244 (ipc=17.6) sim_rate=34474 (inst/sec) elapsed = 0:0:04:22 / Fri Mar  4 17:21:06 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(35,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 462605  inst.: 9046740 (ipc=17.4) sim_rate=34398 (inst/sec) elapsed = 0:0:04:23 / Fri Mar  4 17:21:07 2016
GPGPU-Sim uArch: cycles simulated: 464105  inst.: 9061324 (ipc=17.3) sim_rate=34323 (inst/sec) elapsed = 0:0:04:24 / Fri Mar  4 17:21:08 2016
GPGPU-Sim uArch: cycles simulated: 465605  inst.: 9076634 (ipc=17.1) sim_rate=34251 (inst/sec) elapsed = 0:0:04:25 / Fri Mar  4 17:21:09 2016
GPGPU-Sim uArch: cycles simulated: 467605  inst.: 9097689 (ipc=16.9) sim_rate=34201 (inst/sec) elapsed = 0:0:04:26 / Fri Mar  4 17:21:10 2016
GPGPU-Sim uArch: cycles simulated: 469105  inst.: 9109347 (ipc=16.7) sim_rate=34117 (inst/sec) elapsed = 0:0:04:27 / Fri Mar  4 17:21:11 2016
GPGPU-Sim uArch: cycles simulated: 470605  inst.: 9124146 (ipc=16.6) sim_rate=34045 (inst/sec) elapsed = 0:0:04:28 / Fri Mar  4 17:21:12 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(46,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 472105  inst.: 9139710 (ipc=16.5) sim_rate=33976 (inst/sec) elapsed = 0:0:04:29 / Fri Mar  4 17:21:13 2016
GPGPU-Sim uArch: cycles simulated: 474105  inst.: 9158201 (ipc=16.3) sim_rate=33919 (inst/sec) elapsed = 0:0:04:30 / Fri Mar  4 17:21:14 2016
GPGPU-Sim uArch: cycles simulated: 475605  inst.: 9172205 (ipc=16.2) sim_rate=33845 (inst/sec) elapsed = 0:0:04:31 / Fri Mar  4 17:21:15 2016
GPGPU-Sim uArch: cycles simulated: 477605  inst.: 9191610 (ipc=16.0) sim_rate=33792 (inst/sec) elapsed = 0:0:04:32 / Fri Mar  4 17:21:16 2016
GPGPU-Sim uArch: cycles simulated: 479105  inst.: 9208483 (ipc=15.9) sim_rate=33730 (inst/sec) elapsed = 0:0:04:33 / Fri Mar  4 17:21:17 2016
GPGPU-Sim uArch: cycles simulated: 480605  inst.: 9222092 (ipc=15.8) sim_rate=33657 (inst/sec) elapsed = 0:0:04:34 / Fri Mar  4 17:21:18 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(45,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 482605  inst.: 9242204 (ipc=15.7) sim_rate=33608 (inst/sec) elapsed = 0:0:04:35 / Fri Mar  4 17:21:19 2016
GPGPU-Sim uArch: cycles simulated: 484105  inst.: 9255380 (ipc=15.5) sim_rate=33533 (inst/sec) elapsed = 0:0:04:36 / Fri Mar  4 17:21:20 2016
GPGPU-Sim uArch: cycles simulated: 485605  inst.: 9270451 (ipc=15.4) sim_rate=33467 (inst/sec) elapsed = 0:0:04:37 / Fri Mar  4 17:21:21 2016
GPGPU-Sim uArch: cycles simulated: 487605  inst.: 9288888 (ipc=15.3) sim_rate=33413 (inst/sec) elapsed = 0:0:04:38 / Fri Mar  4 17:21:22 2016
GPGPU-Sim uArch: cycles simulated: 489105  inst.: 9303233 (ipc=15.2) sim_rate=33344 (inst/sec) elapsed = 0:0:04:39 / Fri Mar  4 17:21:23 2016
GPGPU-Sim uArch: cycles simulated: 490605  inst.: 9319862 (ipc=15.2) sim_rate=33285 (inst/sec) elapsed = 0:0:04:40 / Fri Mar  4 17:21:24 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(73,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 492605  inst.: 9341541 (ipc=15.1) sim_rate=33243 (inst/sec) elapsed = 0:0:04:41 / Fri Mar  4 17:21:25 2016
GPGPU-Sim uArch: cycles simulated: 494105  inst.: 9356636 (ipc=15.0) sim_rate=33179 (inst/sec) elapsed = 0:0:04:42 / Fri Mar  4 17:21:26 2016
GPGPU-Sim uArch: cycles simulated: 495605  inst.: 9374226 (ipc=14.9) sim_rate=33124 (inst/sec) elapsed = 0:0:04:43 / Fri Mar  4 17:21:27 2016
GPGPU-Sim uArch: cycles simulated: 497105  inst.: 9388490 (ipc=14.9) sim_rate=33058 (inst/sec) elapsed = 0:0:04:44 / Fri Mar  4 17:21:28 2016
GPGPU-Sim uArch: cycles simulated: 499105  inst.: 9409810 (ipc=14.8) sim_rate=33016 (inst/sec) elapsed = 0:0:04:45 / Fri Mar  4 17:21:29 2016
GPGPU-Sim uArch: cycles simulated: 500605  inst.: 9424247 (ipc=14.7) sim_rate=32951 (inst/sec) elapsed = 0:0:04:46 / Fri Mar  4 17:21:30 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(86,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 502105  inst.: 9436606 (ipc=14.6) sim_rate=32880 (inst/sec) elapsed = 0:0:04:47 / Fri Mar  4 17:21:31 2016
GPGPU-Sim uArch: cycles simulated: 504105  inst.: 9455895 (ipc=14.5) sim_rate=32832 (inst/sec) elapsed = 0:0:04:48 / Fri Mar  4 17:21:32 2016
GPGPU-Sim uArch: cycles simulated: 505605  inst.: 9469224 (ipc=14.4) sim_rate=32765 (inst/sec) elapsed = 0:0:04:49 / Fri Mar  4 17:21:33 2016
GPGPU-Sim uArch: cycles simulated: 507105  inst.: 9484578 (ipc=14.4) sim_rate=32705 (inst/sec) elapsed = 0:0:04:50 / Fri Mar  4 17:21:34 2016
GPGPU-Sim uArch: cycles simulated: 509105  inst.: 9503046 (ipc=14.3) sim_rate=32656 (inst/sec) elapsed = 0:0:04:51 / Fri Mar  4 17:21:35 2016
GPGPU-Sim uArch: cycles simulated: 510605  inst.: 9518580 (ipc=14.2) sim_rate=32597 (inst/sec) elapsed = 0:0:04:52 / Fri Mar  4 17:21:36 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(79,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 512605  inst.: 9537473 (ipc=14.2) sim_rate=32551 (inst/sec) elapsed = 0:0:04:53 / Fri Mar  4 17:21:37 2016
GPGPU-Sim uArch: cycles simulated: 514105  inst.: 9553540 (ipc=14.1) sim_rate=32495 (inst/sec) elapsed = 0:0:04:54 / Fri Mar  4 17:21:38 2016
GPGPU-Sim uArch: cycles simulated: 516105  inst.: 9573381 (ipc=14.0) sim_rate=32452 (inst/sec) elapsed = 0:0:04:55 / Fri Mar  4 17:21:39 2016
GPGPU-Sim uArch: cycles simulated: 517605  inst.: 9587781 (ipc=14.0) sim_rate=32391 (inst/sec) elapsed = 0:0:04:56 / Fri Mar  4 17:21:40 2016
GPGPU-Sim uArch: cycles simulated: 519605  inst.: 9608001 (ipc=13.9) sim_rate=32350 (inst/sec) elapsed = 0:0:04:57 / Fri Mar  4 17:21:41 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(88,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 521105  inst.: 9621381 (ipc=13.9) sim_rate=32286 (inst/sec) elapsed = 0:0:04:58 / Fri Mar  4 17:21:42 2016
GPGPU-Sim uArch: cycles simulated: 523105  inst.: 9642944 (ipc=13.8) sim_rate=32250 (inst/sec) elapsed = 0:0:04:59 / Fri Mar  4 17:21:43 2016
GPGPU-Sim uArch: cycles simulated: 525105  inst.: 9660926 (ipc=13.7) sim_rate=32203 (inst/sec) elapsed = 0:0:05:00 / Fri Mar  4 17:21:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (130145,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(130146,396105)
GPGPU-Sim uArch: cycles simulated: 526605  inst.: 9675597 (ipc=13.7) sim_rate=32144 (inst/sec) elapsed = 0:0:05:01 / Fri Mar  4 17:21:45 2016
GPGPU-Sim uArch: cycles simulated: 528605  inst.: 9696077 (ipc=13.6) sim_rate=32106 (inst/sec) elapsed = 0:0:05:02 / Fri Mar  4 17:21:46 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (133140,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(133141,396105)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (133989,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(133990,396105)
GPGPU-Sim uArch: cycles simulated: 530105  inst.: 9714560 (ipc=13.6) sim_rate=32061 (inst/sec) elapsed = 0:0:05:03 / Fri Mar  4 17:21:47 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(3,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 532105  inst.: 9741200 (ipc=13.6) sim_rate=32043 (inst/sec) elapsed = 0:0:05:04 / Fri Mar  4 17:21:48 2016
GPGPU-Sim uArch: cycles simulated: 533605  inst.: 9756685 (ipc=13.6) sim_rate=31989 (inst/sec) elapsed = 0:0:05:05 / Fri Mar  4 17:21:49 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (138637,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(138638,396105)
GPGPU-Sim uArch: cycles simulated: 535605  inst.: 9779337 (ipc=13.6) sim_rate=31958 (inst/sec) elapsed = 0:0:05:06 / Fri Mar  4 17:21:50 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (140880,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(140881,396105)
GPGPU-Sim uArch: cycles simulated: 537605  inst.: 9805384 (ipc=13.6) sim_rate=31939 (inst/sec) elapsed = 0:0:05:07 / Fri Mar  4 17:21:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (141735,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(141736,396105)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (141799,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(141800,396105)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(40,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 539105  inst.: 9825483 (ipc=13.5) sim_rate=31900 (inst/sec) elapsed = 0:0:05:08 / Fri Mar  4 17:21:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (143174,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(143175,396105)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (143799,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(143800,396105)
GPGPU-Sim uArch: cycles simulated: 540605  inst.: 9847657 (ipc=13.6) sim_rate=31869 (inst/sec) elapsed = 0:0:05:09 / Fri Mar  4 17:21:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (145030,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(145031,396105)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (145264,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(145265,396105)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (145500,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(145501,396105)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (145917,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(145918,396105)
GPGPU-Sim uArch: cycles simulated: 542605  inst.: 9881389 (ipc=13.6) sim_rate=31875 (inst/sec) elapsed = 0:0:05:10 / Fri Mar  4 17:21:54 2016
GPGPU-Sim uArch: cycles simulated: 544105  inst.: 9903850 (ipc=13.6) sim_rate=31845 (inst/sec) elapsed = 0:0:05:11 / Fri Mar  4 17:21:55 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(97,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 546105  inst.: 9924777 (ipc=13.6) sim_rate=31810 (inst/sec) elapsed = 0:0:05:12 / Fri Mar  4 17:21:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (151164,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(151165,396105)
GPGPU-Sim uArch: cycles simulated: 547605  inst.: 9941262 (ipc=13.6) sim_rate=31761 (inst/sec) elapsed = 0:0:05:13 / Fri Mar  4 17:21:57 2016
GPGPU-Sim uArch: cycles simulated: 549605  inst.: 9963025 (ipc=13.5) sim_rate=31729 (inst/sec) elapsed = 0:0:05:14 / Fri Mar  4 17:21:58 2016
GPGPU-Sim uArch: cycles simulated: 551105  inst.: 9977867 (ipc=13.5) sim_rate=31675 (inst/sec) elapsed = 0:0:05:15 / Fri Mar  4 17:21:59 2016
GPGPU-Sim uArch: cycles simulated: 553105  inst.: 10001118 (ipc=13.5) sim_rate=31649 (inst/sec) elapsed = 0:0:05:16 / Fri Mar  4 17:22:00 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(51,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 554605  inst.: 10016681 (ipc=13.4) sim_rate=31598 (inst/sec) elapsed = 0:0:05:17 / Fri Mar  4 17:22:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (160072,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(160073,396105)
GPGPU-Sim uArch: cycles simulated: 556605  inst.: 10036370 (ipc=13.4) sim_rate=31560 (inst/sec) elapsed = 0:0:05:18 / Fri Mar  4 17:22:02 2016
GPGPU-Sim uArch: cycles simulated: 558605  inst.: 10059012 (ipc=13.4) sim_rate=31532 (inst/sec) elapsed = 0:0:05:19 / Fri Mar  4 17:22:03 2016
GPGPU-Sim uArch: cycles simulated: 560105  inst.: 10075076 (ipc=13.3) sim_rate=31484 (inst/sec) elapsed = 0:0:05:20 / Fri Mar  4 17:22:04 2016
GPGPU-Sim uArch: cycles simulated: 562105  inst.: 10096528 (ipc=13.3) sim_rate=31453 (inst/sec) elapsed = 0:0:05:21 / Fri Mar  4 17:22:05 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(55,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 564105  inst.: 10117373 (ipc=13.3) sim_rate=31420 (inst/sec) elapsed = 0:0:05:22 / Fri Mar  4 17:22:06 2016
GPGPU-Sim uArch: cycles simulated: 566105  inst.: 10138308 (ipc=13.2) sim_rate=31387 (inst/sec) elapsed = 0:0:05:23 / Fri Mar  4 17:22:07 2016
GPGPU-Sim uArch: cycles simulated: 567605  inst.: 10152804 (ipc=13.2) sim_rate=31335 (inst/sec) elapsed = 0:0:05:24 / Fri Mar  4 17:22:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (171666,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(171667,396105)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (173284,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(173285,396105)
GPGPU-Sim uArch: cycles simulated: 569605  inst.: 10178510 (ipc=13.2) sim_rate=31318 (inst/sec) elapsed = 0:0:05:25 / Fri Mar  4 17:22:09 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(96,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 571605  inst.: 10201103 (ipc=13.2) sim_rate=31291 (inst/sec) elapsed = 0:0:05:26 / Fri Mar  4 17:22:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (175780,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(175781,396105)
GPGPU-Sim uArch: cycles simulated: 573105  inst.: 10219045 (ipc=13.2) sim_rate=31250 (inst/sec) elapsed = 0:0:05:27 / Fri Mar  4 17:22:11 2016
GPGPU-Sim uArch: cycles simulated: 575105  inst.: 10242717 (ipc=13.2) sim_rate=31227 (inst/sec) elapsed = 0:0:05:28 / Fri Mar  4 17:22:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (179174,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(179175,396105)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (179328,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(179329,396105)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (180007,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(180008,396105)
GPGPU-Sim uArch: cycles simulated: 577105  inst.: 10273364 (ipc=13.2) sim_rate=31226 (inst/sec) elapsed = 0:0:05:29 / Fri Mar  4 17:22:13 2016
GPGPU-Sim uArch: cycles simulated: 578605  inst.: 10291234 (ipc=13.2) sim_rate=31185 (inst/sec) elapsed = 0:0:05:30 / Fri Mar  4 17:22:14 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(103,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (183664,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(183665,396105)
GPGPU-Sim uArch: cycles simulated: 580605  inst.: 10316495 (ipc=13.2) sim_rate=31167 (inst/sec) elapsed = 0:0:05:31 / Fri Mar  4 17:22:15 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (185080,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(185081,396105)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (185951,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(185952,396105)
GPGPU-Sim uArch: cycles simulated: 582105  inst.: 10333891 (ipc=13.2) sim_rate=31126 (inst/sec) elapsed = 0:0:05:32 / Fri Mar  4 17:22:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (186452,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(186453,396105)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (187295,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(187296,396105)
GPGPU-Sim uArch: cycles simulated: 584105  inst.: 10363117 (ipc=13.2) sim_rate=31120 (inst/sec) elapsed = 0:0:05:33 / Fri Mar  4 17:22:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (188175,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(188176,396105)
GPGPU-Sim uArch: cycles simulated: 585605  inst.: 10383049 (ipc=13.2) sim_rate=31086 (inst/sec) elapsed = 0:0:05:34 / Fri Mar  4 17:22:18 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(61,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 587605  inst.: 10404832 (ipc=13.1) sim_rate=31059 (inst/sec) elapsed = 0:0:05:35 / Fri Mar  4 17:22:19 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (191663,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(191664,396105)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (192143,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(192144,396105)
GPGPU-Sim uArch: cycles simulated: 589105  inst.: 10426048 (ipc=13.2) sim_rate=31029 (inst/sec) elapsed = 0:0:05:36 / Fri Mar  4 17:22:20 2016
GPGPU-Sim uArch: cycles simulated: 591105  inst.: 10447959 (ipc=13.1) sim_rate=31002 (inst/sec) elapsed = 0:0:05:37 / Fri Mar  4 17:22:21 2016
GPGPU-Sim uArch: cycles simulated: 593105  inst.: 10469506 (ipc=13.1) sim_rate=30974 (inst/sec) elapsed = 0:0:05:38 / Fri Mar  4 17:22:22 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(109,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 594605  inst.: 10484197 (ipc=13.1) sim_rate=30926 (inst/sec) elapsed = 0:0:05:39 / Fri Mar  4 17:22:23 2016
GPGPU-Sim uArch: cycles simulated: 596605  inst.: 10503273 (ipc=13.0) sim_rate=30891 (inst/sec) elapsed = 0:0:05:40 / Fri Mar  4 17:22:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (201247,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(201248,396105)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (201308,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(201309,396105)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (202105,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(202106,396105)
GPGPU-Sim uArch: cycles simulated: 598605  inst.: 10531695 (ipc=13.1) sim_rate=30884 (inst/sec) elapsed = 0:0:05:41 / Fri Mar  4 17:22:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (202912,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(202913,396105)
GPGPU-Sim uArch: cycles simulated: 600105  inst.: 10552245 (ipc=13.1) sim_rate=30854 (inst/sec) elapsed = 0:0:05:42 / Fri Mar  4 17:22:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (204832,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(204833,396105)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (204958,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(204959,396105)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(121,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 602105  inst.: 10579590 (ipc=13.1) sim_rate=30844 (inst/sec) elapsed = 0:0:05:43 / Fri Mar  4 17:22:27 2016
GPGPU-Sim uArch: cycles simulated: 604105  inst.: 10607822 (ipc=13.1) sim_rate=30836 (inst/sec) elapsed = 0:0:05:44 / Fri Mar  4 17:22:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (208244,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(208245,396105)
GPGPU-Sim uArch: cycles simulated: 605605  inst.: 10628349 (ipc=13.1) sim_rate=30806 (inst/sec) elapsed = 0:0:05:45 / Fri Mar  4 17:22:29 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (210263,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(210264,396105)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (210459,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(210460,396105)
GPGPU-Sim uArch: cycles simulated: 607605  inst.: 10652581 (ipc=13.1) sim_rate=30787 (inst/sec) elapsed = 0:0:05:46 / Fri Mar  4 17:22:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (212716,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(212717,396105)
GPGPU-Sim uArch: cycles simulated: 609105  inst.: 10670269 (ipc=13.1) sim_rate=30750 (inst/sec) elapsed = 0:0:05:47 / Fri Mar  4 17:22:31 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(127,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (213797,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(213798,396105)
GPGPU-Sim uArch: cycles simulated: 611105  inst.: 10693500 (ipc=13.0) sim_rate=30728 (inst/sec) elapsed = 0:0:05:48 / Fri Mar  4 17:22:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (215534,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(215535,396105)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (216027,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(216028,396105)
GPGPU-Sim uArch: cycles simulated: 612605  inst.: 10712673 (ipc=13.0) sim_rate=30695 (inst/sec) elapsed = 0:0:05:49 / Fri Mar  4 17:22:33 2016
GPGPU-Sim uArch: cycles simulated: 614605  inst.: 10737496 (ipc=13.0) sim_rate=30678 (inst/sec) elapsed = 0:0:05:50 / Fri Mar  4 17:22:34 2016
GPGPU-Sim uArch: cycles simulated: 616105  inst.: 10752995 (ipc=13.0) sim_rate=30635 (inst/sec) elapsed = 0:0:05:51 / Fri Mar  4 17:22:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (221305,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(221306,396105)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(59,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 618105  inst.: 10771695 (ipc=13.0) sim_rate=30601 (inst/sec) elapsed = 0:0:05:52 / Fri Mar  4 17:22:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (222589,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(222590,396105)
GPGPU-Sim uArch: cycles simulated: 619605  inst.: 10786955 (ipc=13.0) sim_rate=30557 (inst/sec) elapsed = 0:0:05:53 / Fri Mar  4 17:22:37 2016
GPGPU-Sim uArch: cycles simulated: 621605  inst.: 10812786 (ipc=13.0) sim_rate=30544 (inst/sec) elapsed = 0:0:05:54 / Fri Mar  4 17:22:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (226275,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(226276,396105)
GPGPU-Sim uArch: cycles simulated: 623105  inst.: 10832075 (ipc=13.0) sim_rate=30512 (inst/sec) elapsed = 0:0:05:55 / Fri Mar  4 17:22:39 2016
GPGPU-Sim uArch: cycles simulated: 625105  inst.: 10852582 (ipc=12.9) sim_rate=30484 (inst/sec) elapsed = 0:0:05:56 / Fri Mar  4 17:22:40 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(130,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (230392,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(230393,396105)
GPGPU-Sim uArch: cycles simulated: 626605  inst.: 10869824 (ipc=12.9) sim_rate=30447 (inst/sec) elapsed = 0:0:05:57 / Fri Mar  4 17:22:41 2016
GPGPU-Sim uArch: cycles simulated: 628605  inst.: 10895066 (ipc=12.9) sim_rate=30433 (inst/sec) elapsed = 0:0:05:58 / Fri Mar  4 17:22:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (232782,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(232783,396105)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (233129,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(233130,396105)
GPGPU-Sim uArch: cycles simulated: 630105  inst.: 10914502 (ipc=12.9) sim_rate=30402 (inst/sec) elapsed = 0:0:05:59 / Fri Mar  4 17:22:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (234677,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(234678,396105)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (234917,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(234918,396105)
GPGPU-Sim uArch: cycles simulated: 632105  inst.: 10941761 (ipc=12.9) sim_rate=30393 (inst/sec) elapsed = 0:0:06:00 / Fri Mar  4 17:22:44 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(137,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 633605  inst.: 10960953 (ipc=12.9) sim_rate=30362 (inst/sec) elapsed = 0:0:06:01 / Fri Mar  4 17:22:45 2016
GPGPU-Sim uArch: cycles simulated: 635105  inst.: 10980177 (ipc=12.9) sim_rate=30331 (inst/sec) elapsed = 0:0:06:02 / Fri Mar  4 17:22:46 2016
GPGPU-Sim uArch: cycles simulated: 637105  inst.: 11001903 (ipc=12.9) sim_rate=30308 (inst/sec) elapsed = 0:0:06:03 / Fri Mar  4 17:22:47 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (241292,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(241293,396105)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (242963,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(242964,396105)
GPGPU-Sim uArch: cycles simulated: 639105  inst.: 11025811 (ipc=12.9) sim_rate=30290 (inst/sec) elapsed = 0:0:06:04 / Fri Mar  4 17:22:48 2016
GPGPU-Sim uArch: cycles simulated: 640605  inst.: 11044387 (ipc=12.9) sim_rate=30258 (inst/sec) elapsed = 0:0:06:05 / Fri Mar  4 17:22:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (244880,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(244881,396105)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(80,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 642105  inst.: 11062964 (ipc=12.9) sim_rate=30226 (inst/sec) elapsed = 0:0:06:06 / Fri Mar  4 17:22:50 2016
GPGPU-Sim uArch: cycles simulated: 644105  inst.: 11088764 (ipc=12.9) sim_rate=30214 (inst/sec) elapsed = 0:0:06:07 / Fri Mar  4 17:22:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (248629,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(248630,396105)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (249431,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(249432,396105)
GPGPU-Sim uArch: cycles simulated: 645605  inst.: 11110411 (ipc=12.9) sim_rate=30191 (inst/sec) elapsed = 0:0:06:08 / Fri Mar  4 17:22:52 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (250776,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(250777,396105)
GPGPU-Sim uArch: cycles simulated: 647605  inst.: 11133731 (ipc=12.9) sim_rate=30172 (inst/sec) elapsed = 0:0:06:09 / Fri Mar  4 17:22:53 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (251540,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(251541,396105)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (252260,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(252261,396105)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(139,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 649105  inst.: 11152733 (ipc=12.9) sim_rate=30142 (inst/sec) elapsed = 0:0:06:10 / Fri Mar  4 17:22:54 2016
GPGPU-Sim uArch: cycles simulated: 651105  inst.: 11177660 (ipc=12.9) sim_rate=30128 (inst/sec) elapsed = 0:0:06:11 / Fri Mar  4 17:22:55 2016
GPGPU-Sim uArch: cycles simulated: 652605  inst.: 11196993 (ipc=12.9) sim_rate=30099 (inst/sec) elapsed = 0:0:06:12 / Fri Mar  4 17:22:56 2016
GPGPU-Sim uArch: cycles simulated: 654605  inst.: 11224904 (ipc=12.9) sim_rate=30093 (inst/sec) elapsed = 0:0:06:13 / Fri Mar  4 17:22:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (259253,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(259254,396105)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (259939,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(259940,396105)
GPGPU-Sim uArch: cycles simulated: 656105  inst.: 11241941 (ipc=12.9) sim_rate=30058 (inst/sec) elapsed = 0:0:06:14 / Fri Mar  4 17:22:58 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(102,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 658105  inst.: 11264903 (ipc=12.9) sim_rate=30039 (inst/sec) elapsed = 0:0:06:15 / Fri Mar  4 17:22:59 2016
GPGPU-Sim uArch: cycles simulated: 659605  inst.: 11281368 (ipc=12.9) sim_rate=30003 (inst/sec) elapsed = 0:0:06:16 / Fri Mar  4 17:23:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (264881,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(264882,396105)
GPGPU-Sim uArch: cycles simulated: 661605  inst.: 11308331 (ipc=12.9) sim_rate=29995 (inst/sec) elapsed = 0:0:06:17 / Fri Mar  4 17:23:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (266729,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(266730,396105)
GPGPU-Sim uArch: cycles simulated: 663105  inst.: 11324785 (ipc=12.9) sim_rate=29959 (inst/sec) elapsed = 0:0:06:18 / Fri Mar  4 17:23:02 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (267346,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(267347,396105)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(150,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (268550,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(268551,396105)
GPGPU-Sim uArch: cycles simulated: 665105  inst.: 11357006 (ipc=12.9) sim_rate=29965 (inst/sec) elapsed = 0:0:06:19 / Fri Mar  4 17:23:03 2016
GPGPU-Sim uArch: cycles simulated: 666605  inst.: 11374233 (ipc=12.9) sim_rate=29932 (inst/sec) elapsed = 0:0:06:20 / Fri Mar  4 17:23:04 2016
GPGPU-Sim uArch: cycles simulated: 668605  inst.: 11399493 (ipc=12.9) sim_rate=29919 (inst/sec) elapsed = 0:0:06:21 / Fri Mar  4 17:23:05 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (272881,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(272882,396105)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (273512,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(273513,396105)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (274240,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(274241,396105)
GPGPU-Sim uArch: cycles simulated: 670605  inst.: 11428167 (ipc=12.9) sim_rate=29916 (inst/sec) elapsed = 0:0:06:22 / Fri Mar  4 17:23:06 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(92,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (275132,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(275133,396105)
GPGPU-Sim uArch: cycles simulated: 672105  inst.: 11448394 (ipc=12.9) sim_rate=29891 (inst/sec) elapsed = 0:0:06:23 / Fri Mar  4 17:23:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (276283,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(276284,396105)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (277190,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(277191,396105)
GPGPU-Sim uArch: cycles simulated: 673605  inst.: 11471678 (ipc=12.9) sim_rate=29874 (inst/sec) elapsed = 0:0:06:24 / Fri Mar  4 17:23:08 2016
GPGPU-Sim uArch: cycles simulated: 675605  inst.: 11495801 (ipc=12.9) sim_rate=29859 (inst/sec) elapsed = 0:0:06:25 / Fri Mar  4 17:23:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (280390,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(280391,396105)
GPGPU-Sim uArch: cycles simulated: 677105  inst.: 11514039 (ipc=12.9) sim_rate=29829 (inst/sec) elapsed = 0:0:06:26 / Fri Mar  4 17:23:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (281052,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(281053,396105)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (281341,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(281342,396105)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(145,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 678605  inst.: 11536083 (ipc=12.9) sim_rate=29809 (inst/sec) elapsed = 0:0:06:27 / Fri Mar  4 17:23:11 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (284453,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(284454,396105)
GPGPU-Sim uArch: cycles simulated: 680605  inst.: 11563710 (ipc=12.9) sim_rate=29803 (inst/sec) elapsed = 0:0:06:28 / Fri Mar  4 17:23:12 2016
GPGPU-Sim uArch: cycles simulated: 682105  inst.: 11582964 (ipc=12.9) sim_rate=29776 (inst/sec) elapsed = 0:0:06:29 / Fri Mar  4 17:23:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (286662,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(286663,396105)
GPGPU-Sim uArch: cycles simulated: 683605  inst.: 11599196 (ipc=12.9) sim_rate=29741 (inst/sec) elapsed = 0:0:06:30 / Fri Mar  4 17:23:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (287547,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(287548,396105)
GPGPU-Sim uArch: cycles simulated: 685605  inst.: 11621796 (ipc=12.9) sim_rate=29723 (inst/sec) elapsed = 0:0:06:31 / Fri Mar  4 17:23:15 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(151,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (290310,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(290311,396105)
GPGPU-Sim uArch: cycles simulated: 687105  inst.: 11639154 (ipc=12.9) sim_rate=29691 (inst/sec) elapsed = 0:0:06:32 / Fri Mar  4 17:23:16 2016
GPGPU-Sim uArch: cycles simulated: 688605  inst.: 11655408 (ipc=12.9) sim_rate=29657 (inst/sec) elapsed = 0:0:06:33 / Fri Mar  4 17:23:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (292602,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(292603,396105)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (292754,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(292755,396105)
GPGPU-Sim uArch: cycles simulated: 690605  inst.: 11680004 (ipc=12.9) sim_rate=29644 (inst/sec) elapsed = 0:0:06:34 / Fri Mar  4 17:23:18 2016
GPGPU-Sim uArch: cycles simulated: 692105  inst.: 11697878 (ipc=12.9) sim_rate=29614 (inst/sec) elapsed = 0:0:06:35 / Fri Mar  4 17:23:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (297084,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(297085,396105)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (297719,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(297720,396105)
GPGPU-Sim uArch: cycles simulated: 694105  inst.: 11719138 (ipc=12.9) sim_rate=29593 (inst/sec) elapsed = 0:0:06:36 / Fri Mar  4 17:23:20 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(128,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 695605  inst.: 11739625 (ipc=12.9) sim_rate=29570 (inst/sec) elapsed = 0:0:06:37 / Fri Mar  4 17:23:21 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (300119,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(300120,396105)
GPGPU-Sim uArch: cycles simulated: 697105  inst.: 11756347 (ipc=12.9) sim_rate=29538 (inst/sec) elapsed = 0:0:06:38 / Fri Mar  4 17:23:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (301220,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(301221,396105)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (301321,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(301322,396105)
GPGPU-Sim uArch: cycles simulated: 699105  inst.: 11785799 (ipc=12.9) sim_rate=29538 (inst/sec) elapsed = 0:0:06:39 / Fri Mar  4 17:23:23 2016
GPGPU-Sim uArch: cycles simulated: 700605  inst.: 11801990 (ipc=12.9) sim_rate=29504 (inst/sec) elapsed = 0:0:06:40 / Fri Mar  4 17:23:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (305015,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(305016,396105)
GPGPU-Sim uArch: cycles simulated: 702105  inst.: 11819423 (ipc=12.8) sim_rate=29474 (inst/sec) elapsed = 0:0:06:41 / Fri Mar  4 17:23:25 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(151,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 704105  inst.: 11840699 (ipc=12.8) sim_rate=29454 (inst/sec) elapsed = 0:0:06:42 / Fri Mar  4 17:23:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (308963,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(308964,396105)
GPGPU-Sim uArch: cycles simulated: 705605  inst.: 11861071 (ipc=12.8) sim_rate=29431 (inst/sec) elapsed = 0:0:06:43 / Fri Mar  4 17:23:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (311478,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(311479,396105)
GPGPU-Sim uArch: cycles simulated: 707605  inst.: 11880703 (ipc=12.8) sim_rate=29407 (inst/sec) elapsed = 0:0:06:44 / Fri Mar  4 17:23:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (311850,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(311851,396105)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (312023,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(312024,396105)
GPGPU-Sim uArch: cycles simulated: 709105  inst.: 11900116 (ipc=12.8) sim_rate=29383 (inst/sec) elapsed = 0:0:06:45 / Fri Mar  4 17:23:29 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(125,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 710605  inst.: 11918448 (ipc=12.8) sim_rate=29355 (inst/sec) elapsed = 0:0:06:46 / Fri Mar  4 17:23:30 2016
GPGPU-Sim uArch: cycles simulated: 712605  inst.: 11940036 (ipc=12.8) sim_rate=29336 (inst/sec) elapsed = 0:0:06:47 / Fri Mar  4 17:23:31 2016
GPGPU-Sim uArch: cycles simulated: 714105  inst.: 11954628 (ipc=12.8) sim_rate=29300 (inst/sec) elapsed = 0:0:06:48 / Fri Mar  4 17:23:32 2016
GPGPU-Sim uArch: cycles simulated: 716105  inst.: 11974756 (ipc=12.8) sim_rate=29278 (inst/sec) elapsed = 0:0:06:49 / Fri Mar  4 17:23:33 2016
GPGPU-Sim uArch: cycles simulated: 717605  inst.: 11990006 (ipc=12.8) sim_rate=29243 (inst/sec) elapsed = 0:0:06:50 / Fri Mar  4 17:23:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (322578,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(322579,396105)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (323137,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(323138,396105)
GPGPU-Sim uArch: cycles simulated: 719605  inst.: 12010642 (ipc=12.7) sim_rate=29222 (inst/sec) elapsed = 0:0:06:51 / Fri Mar  4 17:23:35 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(124,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 721105  inst.: 12030417 (ipc=12.7) sim_rate=29200 (inst/sec) elapsed = 0:0:06:52 / Fri Mar  4 17:23:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (325367,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(325368,396105)
GPGPU-Sim uArch: cycles simulated: 723105  inst.: 12055164 (ipc=12.7) sim_rate=29189 (inst/sec) elapsed = 0:0:06:53 / Fri Mar  4 17:23:37 2016
GPGPU-Sim uArch: cycles simulated: 724605  inst.: 12069891 (ipc=12.7) sim_rate=29154 (inst/sec) elapsed = 0:0:06:54 / Fri Mar  4 17:23:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (328807,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(328808,396105)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (329478,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(329479,396105)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (329821,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(329822,396105)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (329855,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(329856,396105)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (330108,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(330109,396105)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (330290,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(330291,396105)
GPGPU-Sim uArch: cycles simulated: 726605  inst.: 12102196 (ipc=12.8) sim_rate=29161 (inst/sec) elapsed = 0:0:06:55 / Fri Mar  4 17:23:39 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(123,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (331681,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(331682,396105)
GPGPU-Sim uArch: cycles simulated: 728105  inst.: 12121030 (ipc=12.8) sim_rate=29137 (inst/sec) elapsed = 0:0:06:56 / Fri Mar  4 17:23:40 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (333150,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(333151,396105)
GPGPU-Sim uArch: cycles simulated: 729605  inst.: 12146166 (ipc=12.8) sim_rate=29127 (inst/sec) elapsed = 0:0:06:57 / Fri Mar  4 17:23:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (334469,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(334470,396105)
GPGPU-Sim uArch: cycles simulated: 731105  inst.: 12164148 (ipc=12.8) sim_rate=29100 (inst/sec) elapsed = 0:0:06:58 / Fri Mar  4 17:23:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (335481,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(335482,396105)
GPGPU-Sim uArch: cycles simulated: 732605  inst.: 12180938 (ipc=12.8) sim_rate=29071 (inst/sec) elapsed = 0:0:06:59 / Fri Mar  4 17:23:43 2016
GPGPU-Sim uArch: cycles simulated: 734105  inst.: 12197084 (ipc=12.7) sim_rate=29040 (inst/sec) elapsed = 0:0:07:00 / Fri Mar  4 17:23:44 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(191,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (339542,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(339543,396105)
GPGPU-Sim uArch: cycles simulated: 736105  inst.: 12217934 (ipc=12.7) sim_rate=29021 (inst/sec) elapsed = 0:0:07:01 / Fri Mar  4 17:23:45 2016
GPGPU-Sim uArch: cycles simulated: 737605  inst.: 12229824 (ipc=12.7) sim_rate=28980 (inst/sec) elapsed = 0:0:07:02 / Fri Mar  4 17:23:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (341956,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(341957,396105)
GPGPU-Sim uArch: cycles simulated: 739105  inst.: 12244069 (ipc=12.7) sim_rate=28945 (inst/sec) elapsed = 0:0:07:03 / Fri Mar  4 17:23:47 2016
GPGPU-Sim uArch: cycles simulated: 740605  inst.: 12256902 (ipc=12.7) sim_rate=28907 (inst/sec) elapsed = 0:0:07:04 / Fri Mar  4 17:23:48 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (345287,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(345288,396105)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (345379,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(345380,396105)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (346402,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(346403,396105)
GPGPU-Sim uArch: cycles simulated: 742605  inst.: 12279237 (ipc=12.7) sim_rate=28892 (inst/sec) elapsed = 0:0:07:05 / Fri Mar  4 17:23:49 2016
GPGPU-Sim uArch: cycles simulated: 744105  inst.: 12291684 (ipc=12.7) sim_rate=28853 (inst/sec) elapsed = 0:0:07:06 / Fri Mar  4 17:23:50 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(189,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (348736,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(348737,396105)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (349110,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(349111,396105)
GPGPU-Sim uArch: cycles simulated: 745605  inst.: 12312858 (ipc=12.7) sim_rate=28835 (inst/sec) elapsed = 0:0:07:07 / Fri Mar  4 17:23:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (350562,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(350563,396105)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (350668,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (350668,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(350669,396105)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(350669,396105)
GPGPU-Sim uArch: cycles simulated: 747105  inst.: 12335930 (ipc=12.7) sim_rate=28822 (inst/sec) elapsed = 0:0:07:08 / Fri Mar  4 17:23:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (351304,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(351305,396105)
GPGPU-Sim uArch: cycles simulated: 748605  inst.: 12355843 (ipc=12.7) sim_rate=28801 (inst/sec) elapsed = 0:0:07:09 / Fri Mar  4 17:23:53 2016
GPGPU-Sim uArch: cycles simulated: 750105  inst.: 12374893 (ipc=12.7) sim_rate=28778 (inst/sec) elapsed = 0:0:07:10 / Fri Mar  4 17:23:54 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (354383,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(354384,396105)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (354476,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(354477,396105)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(178,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 752105  inst.: 12399206 (ipc=12.7) sim_rate=28768 (inst/sec) elapsed = 0:0:07:11 / Fri Mar  4 17:23:55 2016
GPGPU-Sim uArch: cycles simulated: 753605  inst.: 12413467 (ipc=12.7) sim_rate=28734 (inst/sec) elapsed = 0:0:07:12 / Fri Mar  4 17:23:56 2016
GPGPU-Sim uArch: cycles simulated: 755105  inst.: 12425953 (ipc=12.6) sim_rate=28697 (inst/sec) elapsed = 0:0:07:13 / Fri Mar  4 17:23:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360258,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(360259,396105)
GPGPU-Sim uArch: cycles simulated: 756605  inst.: 12438965 (ipc=12.6) sim_rate=28661 (inst/sec) elapsed = 0:0:07:14 / Fri Mar  4 17:23:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (361545,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(361546,396105)
GPGPU-Sim uArch: cycles simulated: 758105  inst.: 12455682 (ipc=12.6) sim_rate=28633 (inst/sec) elapsed = 0:0:07:15 / Fri Mar  4 17:23:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (363934,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(363935,396105)
GPGPU-Sim uArch: cycles simulated: 760105  inst.: 12473820 (ipc=12.6) sim_rate=28609 (inst/sec) elapsed = 0:0:07:16 / Fri Mar  4 17:24:00 2016
GPGPU-Sim uArch: cycles simulated: 761605  inst.: 12487901 (ipc=12.6) sim_rate=28576 (inst/sec) elapsed = 0:0:07:17 / Fri Mar  4 17:24:01 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(207,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 763105  inst.: 12501283 (ipc=12.6) sim_rate=28541 (inst/sec) elapsed = 0:0:07:18 / Fri Mar  4 17:24:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (368443,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(368444,396105)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (368644,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(368645,396105)
GPGPU-Sim uArch: cycles simulated: 765105  inst.: 12524432 (ipc=12.6) sim_rate=28529 (inst/sec) elapsed = 0:0:07:19 / Fri Mar  4 17:24:03 2016
GPGPU-Sim uArch: cycles simulated: 766605  inst.: 12536879 (ipc=12.5) sim_rate=28492 (inst/sec) elapsed = 0:0:07:20 / Fri Mar  4 17:24:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (371836,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(371837,396105)
GPGPU-Sim uArch: cycles simulated: 768605  inst.: 12557993 (ipc=12.5) sim_rate=28476 (inst/sec) elapsed = 0:0:07:21 / Fri Mar  4 17:24:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (373832,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(373833,396105)
GPGPU-Sim uArch: cycles simulated: 770105  inst.: 12573992 (ipc=12.5) sim_rate=28447 (inst/sec) elapsed = 0:0:07:22 / Fri Mar  4 17:24:06 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (374360,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(374361,396105)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (375170,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(375171,396105)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(213,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 771605  inst.: 12588908 (ipc=12.5) sim_rate=28417 (inst/sec) elapsed = 0:0:07:23 / Fri Mar  4 17:24:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (375720,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(375721,396105)
GPGPU-Sim uArch: cycles simulated: 773605  inst.: 12614499 (ipc=12.5) sim_rate=28411 (inst/sec) elapsed = 0:0:07:24 / Fri Mar  4 17:24:08 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (377820,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(377821,396105)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (378598,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(378599,396105)
GPGPU-Sim uArch: cycles simulated: 775105  inst.: 12633264 (ipc=12.5) sim_rate=28389 (inst/sec) elapsed = 0:0:07:25 / Fri Mar  4 17:24:09 2016
GPGPU-Sim uArch: cycles simulated: 776605  inst.: 12647881 (ipc=12.5) sim_rate=28358 (inst/sec) elapsed = 0:0:07:26 / Fri Mar  4 17:24:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (381124,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(381125,396105)
GPGPU-Sim uArch: cycles simulated: 778605  inst.: 12670559 (ipc=12.5) sim_rate=28345 (inst/sec) elapsed = 0:0:07:27 / Fri Mar  4 17:24:11 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(155,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 780105  inst.: 12684359 (ipc=12.5) sim_rate=28313 (inst/sec) elapsed = 0:0:07:28 / Fri Mar  4 17:24:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (384194,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(384195,396105)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (384286,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(384287,396105)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (385397,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(385398,396105)
GPGPU-Sim uArch: cycles simulated: 781605  inst.: 12703434 (ipc=12.5) sim_rate=28292 (inst/sec) elapsed = 0:0:07:29 / Fri Mar  4 17:24:13 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (385955,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(385956,396105)
GPGPU-Sim uArch: cycles simulated: 783605  inst.: 12730905 (ipc=12.5) sim_rate=28290 (inst/sec) elapsed = 0:0:07:30 / Fri Mar  4 17:24:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (387560,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(387561,396105)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (387639,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(387640,396105)
GPGPU-Sim uArch: cycles simulated: 785105  inst.: 12750651 (ipc=12.5) sim_rate=28271 (inst/sec) elapsed = 0:0:07:31 / Fri Mar  4 17:24:15 2016
GPGPU-Sim uArch: cycles simulated: 786605  inst.: 12768646 (ipc=12.5) sim_rate=28249 (inst/sec) elapsed = 0:0:07:32 / Fri Mar  4 17:24:16 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(197,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (391391,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(391392,396105)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (392095,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(392096,396105)
GPGPU-Sim uArch: cycles simulated: 788605  inst.: 12792238 (ipc=12.5) sim_rate=28238 (inst/sec) elapsed = 0:0:07:33 / Fri Mar  4 17:24:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (393386,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(393387,396105)
GPGPU-Sim uArch: cycles simulated: 790105  inst.: 12816801 (ipc=12.5) sim_rate=28230 (inst/sec) elapsed = 0:0:07:34 / Fri Mar  4 17:24:18 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (394405,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(394406,396105)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (394787,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(394788,396105)
GPGPU-Sim uArch: cycles simulated: 791605  inst.: 12834313 (ipc=12.5) sim_rate=28207 (inst/sec) elapsed = 0:0:07:35 / Fri Mar  4 17:24:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (396063,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(396064,396105)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (397336,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(397337,396105)
GPGPU-Sim uArch: cycles simulated: 793605  inst.: 12857586 (ipc=12.5) sim_rate=28196 (inst/sec) elapsed = 0:0:07:36 / Fri Mar  4 17:24:20 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(226,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 795105  inst.: 12873057 (ipc=12.5) sim_rate=28168 (inst/sec) elapsed = 0:0:07:37 / Fri Mar  4 17:24:21 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (399850,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(399851,396105)
GPGPU-Sim uArch: cycles simulated: 796605  inst.: 12890050 (ipc=12.5) sim_rate=28144 (inst/sec) elapsed = 0:0:07:38 / Fri Mar  4 17:24:22 2016
GPGPU-Sim uArch: cycles simulated: 798605  inst.: 12910532 (ipc=12.5) sim_rate=28127 (inst/sec) elapsed = 0:0:07:39 / Fri Mar  4 17:24:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (402879,396105), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(402880,396105)
GPGPU-Sim uArch: cycles simulated: 800105  inst.: 12925787 (ipc=12.5) sim_rate=28099 (inst/sec) elapsed = 0:0:07:40 / Fri Mar  4 17:24:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (404344,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(404345,396105)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (404629,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(404630,396105)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (405124,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(405125,396105)
GPGPU-Sim uArch: cycles simulated: 802105  inst.: 12952307 (ipc=12.5) sim_rate=28096 (inst/sec) elapsed = 0:0:07:41 / Fri Mar  4 17:24:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (406224,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(406225,396105)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (406718,396105), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(406719,396105)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (406805,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(406806,396105)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(181,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 803605  inst.: 12973929 (ipc=12.5) sim_rate=28082 (inst/sec) elapsed = 0:0:07:42 / Fri Mar  4 17:24:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (407906,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(407907,396105)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (408983,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(408984,396105)
GPGPU-Sim uArch: cycles simulated: 805105  inst.: 12993871 (ipc=12.5) sim_rate=28064 (inst/sec) elapsed = 0:0:07:43 / Fri Mar  4 17:24:27 2016
GPGPU-Sim uArch: cycles simulated: 807105  inst.: 13018800 (ipc=12.5) sim_rate=28057 (inst/sec) elapsed = 0:0:07:44 / Fri Mar  4 17:24:28 2016
GPGPU-Sim uArch: cycles simulated: 808605  inst.: 13032977 (ipc=12.5) sim_rate=28027 (inst/sec) elapsed = 0:0:07:45 / Fri Mar  4 17:24:29 2016
GPGPU-Sim uArch: cycles simulated: 810105  inst.: 13049426 (ipc=12.5) sim_rate=28003 (inst/sec) elapsed = 0:0:07:46 / Fri Mar  4 17:24:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (414005,396105), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(414006,396105)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(182,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 812105  inst.: 13073929 (ipc=12.5) sim_rate=27995 (inst/sec) elapsed = 0:0:07:47 / Fri Mar  4 17:24:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (416321,396105), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(416322,396105)
GPGPU-Sim uArch: cycles simulated: 813605  inst.: 13089450 (ipc=12.5) sim_rate=27968 (inst/sec) elapsed = 0:0:07:48 / Fri Mar  4 17:24:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (419305,396105), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(419306,396105)
GPGPU-Sim uArch: cycles simulated: 815605  inst.: 13111640 (ipc=12.5) sim_rate=27956 (inst/sec) elapsed = 0:0:07:49 / Fri Mar  4 17:24:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (419555,396105), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(419556,396105)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (419605,396105), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(419606,396105)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (419607,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(419608,396105)
GPGPU-Sim uArch: cycles simulated: 817105  inst.: 13135067 (ipc=12.5) sim_rate=27946 (inst/sec) elapsed = 0:0:07:50 / Fri Mar  4 17:24:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (421384,396105), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(421385,396105)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (421566,396105), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(421567,396105)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (421988,396105), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(421989,396105)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(237,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 818605  inst.: 13157048 (ipc=12.5) sim_rate=27934 (inst/sec) elapsed = 0:0:07:51 / Fri Mar  4 17:24:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (423185,396105), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(423186,396105)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (423581,396105), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(423582,396105)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (423871,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(423872,396105)
GPGPU-Sim uArch: cycles simulated: 820605  inst.: 13183536 (ipc=12.5) sim_rate=27931 (inst/sec) elapsed = 0:0:07:52 / Fri Mar  4 17:24:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (424675,396105), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(424676,396105)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (425057,396105), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(425058,396105)
GPGPU-Sim uArch: cycles simulated: 822105  inst.: 13204316 (ipc=12.5) sim_rate=27916 (inst/sec) elapsed = 0:0:07:53 / Fri Mar  4 17:24:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (426183,396105), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(426184,396105)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (426716,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (427292,396105), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 823605  inst.: 13222988 (ipc=12.5) sim_rate=27896 (inst/sec) elapsed = 0:0:07:54 / Fri Mar  4 17:24:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (427592,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (427770,396105), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 825105  inst.: 13241387 (ipc=12.5) sim_rate=27876 (inst/sec) elapsed = 0:0:07:55 / Fri Mar  4 17:24:39 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(251,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (430503,396105), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 827105  inst.: 13262998 (ipc=12.5) sim_rate=27863 (inst/sec) elapsed = 0:0:07:56 / Fri Mar  4 17:24:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (431549,396105), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 828605  inst.: 13277004 (ipc=12.5) sim_rate=27834 (inst/sec) elapsed = 0:0:07:57 / Fri Mar  4 17:24:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (433389,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (433845,396105), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 830605  inst.: 13295765 (ipc=12.4) sim_rate=27815 (inst/sec) elapsed = 0:0:07:58 / Fri Mar  4 17:24:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (434688,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (435125,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (435401,396105), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 832605  inst.: 13313268 (ipc=12.4) sim_rate=27793 (inst/sec) elapsed = 0:0:07:59 / Fri Mar  4 17:24:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (436893,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (437774,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (438255,396105), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 834605  inst.: 13331605 (ipc=12.4) sim_rate=27774 (inst/sec) elapsed = 0:0:08:00 / Fri Mar  4 17:24:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (438865,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (439270,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (439369,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (440012,396105), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 836605  inst.: 13347356 (ipc=12.4) sim_rate=27749 (inst/sec) elapsed = 0:0:08:01 / Fri Mar  4 17:24:45 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(248,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (441434,396105), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 838605  inst.: 13363826 (ipc=12.4) sim_rate=27725 (inst/sec) elapsed = 0:0:08:02 / Fri Mar  4 17:24:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (443846,396105), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 840605  inst.: 13380357 (ipc=12.4) sim_rate=27702 (inst/sec) elapsed = 0:0:08:03 / Fri Mar  4 17:24:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (444590,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (445063,396105), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 842605  inst.: 13397659 (ipc=12.3) sim_rate=27681 (inst/sec) elapsed = 0:0:08:04 / Fri Mar  4 17:24:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446727,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (446792,396105), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (447122,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (447361,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (447424,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (447883,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (447958,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (448333,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (448633,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (448706,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (448869,396105), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 845105  inst.: 13416910 (ipc=12.3) sim_rate=27663 (inst/sec) elapsed = 0:0:08:05 / Fri Mar  4 17:24:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (449201,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (449219,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (449453,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (449706,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (450096,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (450318,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (450914,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (451313,396105), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 847605  inst.: 13437516 (ipc=12.3) sim_rate=27649 (inst/sec) elapsed = 0:0:08:06 / Fri Mar  4 17:24:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (451505,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (451577,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (451577,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (452227,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (452360,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (452601,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (452615,396105), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(214,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (452762,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (452901,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (452978,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (453026,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (453091,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (453189,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (453463,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (453501,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (453756,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (453892,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (453944,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (454247,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (454406,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (454510,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (454578,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (454867,396105), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 851105  inst.: 13459960 (ipc=12.2) sim_rate=27638 (inst/sec) elapsed = 0:0:08:07 / Fri Mar  4 17:24:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (455035,396105), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (455075,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (455080,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (455166,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455233,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (455470,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455621,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (455727,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (455805,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (455851,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (456187,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (456202,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (456282,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (456412,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (456978,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (457237,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (457299,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (457582,396105), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (457592,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (457722,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (458200,396105), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (458207,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (458376,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (458832,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (459032,396105), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (459321,396105), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 459322
gpu_sim_insn = 5583749
gpu_ipc =      12.1565
gpu_tot_sim_cycle = 855427
gpu_tot_sim_insn = 13471627
gpu_tot_ipc =      15.7484
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 3159348
gpu_stall_icnt2sh    = 6758673
gpu_total_sim_rate=27662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 790625
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6741
L1D_cache:
	L1D_cache_core[0]: Access = 77123, Miss = 54103, Miss_rate = 0.702, Pending_hits = 9940, Reservation_fails = 720053
	L1D_cache_core[1]: Access = 74860, Miss = 52176, Miss_rate = 0.697, Pending_hits = 9719, Reservation_fails = 699255
	L1D_cache_core[2]: Access = 77671, Miss = 54064, Miss_rate = 0.696, Pending_hits = 10290, Reservation_fails = 717867
	L1D_cache_core[3]: Access = 75656, Miss = 53201, Miss_rate = 0.703, Pending_hits = 9877, Reservation_fails = 710310
	L1D_cache_core[4]: Access = 76690, Miss = 53447, Miss_rate = 0.697, Pending_hits = 9714, Reservation_fails = 710090
	L1D_cache_core[5]: Access = 79412, Miss = 55570, Miss_rate = 0.700, Pending_hits = 10276, Reservation_fails = 719537
	L1D_cache_core[6]: Access = 76466, Miss = 53427, Miss_rate = 0.699, Pending_hits = 9820, Reservation_fails = 711711
	L1D_cache_core[7]: Access = 80318, Miss = 56045, Miss_rate = 0.698, Pending_hits = 10445, Reservation_fails = 719953
	L1D_cache_core[8]: Access = 73432, Miss = 51268, Miss_rate = 0.698, Pending_hits = 9484, Reservation_fails = 688435
	L1D_cache_core[9]: Access = 76389, Miss = 53273, Miss_rate = 0.697, Pending_hits = 9792, Reservation_fails = 710826
	L1D_cache_core[10]: Access = 77430, Miss = 54144, Miss_rate = 0.699, Pending_hits = 10031, Reservation_fails = 718005
	L1D_cache_core[11]: Access = 76144, Miss = 53117, Miss_rate = 0.698, Pending_hits = 9807, Reservation_fails = 707428
	L1D_cache_core[12]: Access = 75368, Miss = 52336, Miss_rate = 0.694, Pending_hits = 9723, Reservation_fails = 711940
	L1D_cache_core[13]: Access = 78594, Miss = 55081, Miss_rate = 0.701, Pending_hits = 9933, Reservation_fails = 726627
	L1D_cache_core[14]: Access = 74847, Miss = 52115, Miss_rate = 0.696, Pending_hits = 9518, Reservation_fails = 706194
	L1D_total_cache_accesses = 1150400
	L1D_total_cache_misses = 803367
	L1D_total_cache_miss_rate = 0.6983
	L1D_total_cache_pending_hits = 148369
	L1D_total_cache_reservation_fails = 10678231
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 117732
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 196020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 148042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6831748
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117252
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 396452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3846483
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789627
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1631, 2212, 2142, 2332, 1749, 1860, 1967, 2125, 1941, 2414, 2210, 2023, 1986, 2107, 2255, 1804, 2352, 2001, 1614, 2173, 2296, 2022, 1931, 2168, 1898, 2235, 2163, 2118, 2466, 1869, 2158, 1713, 2297, 2657, 2109, 2336, 2208, 2445, 1713, 1854, 1637, 2075, 2011, 2008, 1681, 1793, 1583, 1963, 
gpgpu_n_tot_thrd_icount = 46883584
gpgpu_n_tot_w_icount = 1465112
gpgpu_n_stall_shd_mem = 11468975
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406915
gpgpu_n_mem_write_global = 399423
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801542
gpgpu_n_store_insn = 650212
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1322775
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11465803
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19534977	W0_Idle:891743	W0_Scoreboard:3006656	W1:352836	W2:166138	W3:108884	W4:78767	W5:62006	W6:55009	W7:49343	W8:46913	W9:41967	W10:37438	W11:33298	W12:29808	W13:24834	W14:22033	W15:17963	W16:16150	W17:13420	W18:13653	W19:12576	W20:12865	W21:11267	W22:13958	W23:13783	W24:13596	W25:11427	W26:9646	W27:5918	W28:3376	W29:1239	W30:484	W31:145	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3255320 {8:406915,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15994296 {40:399194,72:72,136:157,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 107425560 {264:406915,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3195384 {8:399423,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 714 
maxdqlatency = 0 
maxmflatency = 1997 
averagemflatency = 566 
max_icnt2mem_latency = 1386 
max_icnt2sh_latency = 854459 
mrq_lat_table:41857 	255 	1259 	3038 	3279 	1051 	502 	467 	215 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29321 	305503 	456073 	15456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26463 	8983 	41926 	208127 	112055 	329778 	78364 	717 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	296664 	95393 	14584 	285 	2 	0 	2 	11 	40 	964 	7438 	16343 	35847 	79229 	147669 	111880 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	250 	1399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        26        19        13        17        15        16        17        25        18        16        22        17        17        28        20 
dram[1]:        17        32        20        15        13        10        16        16        13        16        14        11        18        22        36        40 
dram[2]:        15        18        18        15        16        16        16        16        18        16        17        16        16        16        24        28 
dram[3]:        23        13        21        17        14        16        19        16        24        16        15        14        17        24        26        34 
dram[4]:        16        16        14        16        12        14        18        16        17        19        15        26        18        19        21        18 
dram[5]:        16        19        12        20        12        16        22        16        15        16        13        13        25        23        19        21 
maximum service time to same row:
dram[0]:     73783     61574     54517     84778     50005     63840     31345     43794     71199     71756     50954    109744     76051     81582     77795     83653 
dram[1]:     52230     49354     64612     56893     48221     40570     67829     65972     79293     59893     68568     52969     75223     99484     72705     72419 
dram[2]:     39102     42906     67303     52774     92642     72389    128522     65279     63614     90753    112418    109666     57070     55540    161201    172666 
dram[3]:     52128     67413    104911    140487     44412     51112     32937     65314     80845     42307     54154     75191     32706     51184     62827     67844 
dram[4]:     71859     69349     51888     59024     87580     57330     67466     70964    103775     69797     68123     76088     90686     78168     86303    112779 
dram[5]:     49501     69255    134819    140513     45713     62257     51177     58612     85101     70629     87300    127934     54065     61295    139658    141928 
average row accesses per activate:
dram[0]:  2.404000  2.215909  2.470588  2.326446  2.530612  2.360577  2.108262  2.034759  2.348739  2.211470  2.093385  1.946429  2.595588  2.606061  3.542553  2.765152 
dram[1]:  2.521008  2.789474  2.105072  2.114551  1.959184  1.964856  2.004890  2.041565  2.119048  2.016287  2.405941  2.074689  2.102703  2.181818  2.362319  2.427808 
dram[2]:  2.409639  2.351449  2.355731  2.329317  2.288793  2.355856  2.513636  2.394850  2.193220  2.115756  2.243028  2.502538  2.542484  2.862385  2.883495  2.980392 
dram[3]:  2.132184  2.103152  2.265385  2.417040  2.202247  2.098684  2.190736  2.152062  2.217125  2.301829  1.980469  1.967078  2.729508  2.373333  2.164319  2.404255 
dram[4]:  2.818792  2.796053  2.166667  2.128788  2.265560  2.152174  2.123167  2.130742  2.500000  2.617512  2.302752  2.579268  2.402985  3.030303  2.781022  3.086539 
dram[5]:  2.207747  2.306569  2.200658  2.195946  2.010714  2.077419  2.571429  2.432900  2.175258  2.074675  1.993197  1.875758  2.643939  2.159341  2.616071  2.672566 
average row locality = 51937/22920 = 2.266012
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       392       389       412       381       347       350       533       551       402       441       435       448       320       311       326       358 
dram[1]:       389       348       407       475       480       453       595       604       467       454       364       387       358       344       474       441 
dram[2]:       407       432       401       392       391       378       400       408       460       478       424       395       346       301       291       298 
dram[3]:       515       504       401       387       421       473       589       591       530       539       391       370       312       337       451       445 
dram[4]:       300       297       428       395       393       371       534       453       361       403       378       325       291       268       365       315 
dram[5]:       429       412       467       446       415       482       385       429       472       475       447       465       321       352       285       295 
total reads: 39348
bank skew: 604/268 = 2.25
chip skew: 7256/5877 = 1.23
number of total write accesses:
dram[0]:       209       196       218       182       149       141       207       210       157       176       103        97        33        33         7         7 
dram[1]:       211       182       174       208       192       162       225       231       156       165       122       113        31        16        15        13 
dram[2]:       193       217       195       188       140       145       153       150       187       180       139        98        43        11         6         6 
dram[3]:       227       230       188       152       167       165       215       244       195       216       116       108        21        19        10         7 
dram[4]:       120       128       209       167       153       124       190       150       134       165       124        98        31        32        16         6 
dram[5]:       198       220       202       204       148       162       101       133       161       164       139       154        28        41         8         7 
total reads: 12589
bank skew: 244/6 = 40.67
chip skew: 2280/1847 = 1.23
average mf latency per bank:
dram[0]:       3501      3633      3800      4393      5115      5150      3647      3518      4237      3997      8944      9101     21210     22141     28092     25636
dram[1]:       3572      4147      4284      3746      4037      4438      3472      3539      4076      4201      9647     10253     19613     21481     19589     21404
dram[2]:       3664      3337      3922      4022      4899      4940      4823      4742      3994      3999      8605     10698     19777     25691     31378     31862
dram[3]:       2997      2959      4093      4556      4434      4125      3460      3234      3459      3322      9510     10573     22717     21461     20456     21146
dram[4]:       6776      4970      5154      4294      6587      5294      5274      4396      6951      4344     71091     12029     32855     26360     34319     29299
dram[5]:       3381      3520      3577      3901      4474      4118      5306      4775      3856      3973      8562      8362     21942     20234     31342     31419
maximum mf latency per bank:
dram[0]:       1310      1342      1309      1402      1560      1636      1542      1499      1515      1402      1401      1416      1325      1439      1350      1498
dram[1]:       1408      1463      1376      1472      1631      1395      1368      1480      1535      1343      1415      1269      1664      1458      1329      1447
dram[2]:       1319      1389      1313      1750      1475      1379      1549      1546      1555      1398      1379      1400      1680      1447      1683      1769
dram[3]:       1382      1643      1305      1333      1405      1335      1448      1326      1322      1404      1279      1507      1785      1469      1813      1503
dram[4]:       1706      1575      1642      1299      1878      1382      1626      1279      1997      1336      1837      1459      1902      1554      1706      1501
dram[5]:       1482      1392      1467      1405      1628      1519      1345      1664      1565      1580      1470      1329      1497      1376      1434      1503

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1129159 n_nop=1091192 n_act=3688 n_pre=3672 n_req=8521 n_rd=25584 n_write=5023 bw_util=0.05421
n_activity=210901 dram_eff=0.2902
bk0: 1568a 1114881i bk1: 1556a 1114154i bk2: 1648a 1112739i bk3: 1524a 1113460i bk4: 1388a 1116430i bk5: 1400a 1116098i bk6: 2132a 1109154i bk7: 2204a 1107295i bk8: 1608a 1115098i bk9: 1764a 1113981i bk10: 1740a 1114920i bk11: 1792a 1114382i bk12: 1280a 1120236i bk13: 1244a 1119994i bk14: 1304a 1121966i bk15: 1432a 1120418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0895082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1129159 n_nop=1087115 n_act=4289 n_pre=4273 n_req=9256 n_rd=28160 n_write=5322 bw_util=0.0593
n_activity=232736 dram_eff=0.2877
bk0: 1556a 1115813i bk1: 1392a 1117107i bk2: 1628a 1114249i bk3: 1900a 1111726i bk4: 1920a 1111245i bk5: 1812a 1111887i bk6: 2380a 1107695i bk7: 2416a 1106329i bk8: 1868a 1112917i bk9: 1816a 1112237i bk10: 1456a 1116812i bk11: 1548a 1115534i bk12: 1432a 1118715i bk13: 1376a 1119664i bk14: 1896a 1117041i bk15: 1764a 1117628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0595089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1129159 n_nop=1092690 n_act=3455 n_pre=3439 n_req=8253 n_rd=24808 n_write=4767 bw_util=0.05238
n_activity=202180 dram_eff=0.2926
bk0: 1628a 1115318i bk1: 1728a 1113664i bk2: 1604a 1113351i bk3: 1568a 1113687i bk4: 1564a 1115546i bk5: 1512a 1115618i bk6: 1600a 1115495i bk7: 1632a 1114312i bk8: 1840a 1112873i bk9: 1912a 1111963i bk10: 1696a 1114731i bk11: 1580a 1117301i bk12: 1384a 1118589i bk13: 1204a 1121776i bk14: 1164a 1122558i bk15: 1192a 1122700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0789083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1129159 n_nop=1086027 n_act=4333 n_pre=4317 n_req=9536 n_rd=29024 n_write=5458 bw_util=0.06108
n_activity=237692 dram_eff=0.2901
bk0: 2060a 1110658i bk1: 2016a 1110234i bk2: 1604a 1114348i bk3: 1548a 1116121i bk4: 1684a 1114091i bk5: 1892a 1112964i bk6: 2356a 1109140i bk7: 2364a 1107632i bk8: 2120a 1110062i bk9: 2156a 1109737i bk10: 1564a 1115141i bk11: 1480a 1115705i bk12: 1248a 1121292i bk13: 1348a 1120398i bk14: 1804a 1117704i bk15: 1780a 1118341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0550596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1129159 n_nop=1094811 n_act=3225 n_pre=3209 n_req=7724 n_rd=23508 n_write=4406 bw_util=0.04944
n_activity=193650 dram_eff=0.2883
bk0: 1200a 1118748i bk1: 1188a 1119323i bk2: 1712a 1112235i bk3: 1580a 1114422i bk4: 1572a 1115826i bk5: 1484a 1115265i bk6: 2136a 1109872i bk7: 1812a 1113478i bk8: 1444a 1116998i bk9: 1612a 1114812i bk10: 1512a 1116422i bk11: 1300a 1118730i bk12: 1164a 1120678i bk13: 1072a 1121341i bk14: 1460a 1120450i bk15: 1260a 1121101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0843229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1129159 n_nop=1090038 n_act=3930 n_pre=3914 n_req=8647 n_rd=26308 n_write=4969 bw_util=0.0554
n_activity=220740 dram_eff=0.2834
bk0: 1716a 1114084i bk1: 1648a 1113485i bk2: 1868a 1112530i bk3: 1784a 1112568i bk4: 1660a 1113894i bk5: 1928a 1112150i bk6: 1540a 1116917i bk7: 1716a 1114464i bk8: 1888a 1112772i bk9: 1900a 1111923i bk10: 1788a 1113840i bk11: 1860a 1112098i bk12: 1284a 1120589i bk13: 1408a 1118568i bk14: 1140a 1121438i bk15: 1180a 1121322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.073537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63293, Miss = 3167, Miss_rate = 0.050, Pending_hits = 41, Reservation_fails = 404
L2_cache_bank[1]: Access = 63709, Miss = 3229, Miss_rate = 0.051, Pending_hits = 35, Reservation_fails = 344
L2_cache_bank[2]: Access = 63398, Miss = 3534, Miss_rate = 0.056, Pending_hits = 31, Reservation_fails = 113
L2_cache_bank[3]: Access = 64618, Miss = 3506, Miss_rate = 0.054, Pending_hits = 30, Reservation_fails = 1
L2_cache_bank[4]: Access = 63374, Miss = 3120, Miss_rate = 0.049, Pending_hits = 42, Reservation_fails = 25
L2_cache_bank[5]: Access = 64013, Miss = 3082, Miss_rate = 0.048, Pending_hits = 20, Reservation_fails = 196
L2_cache_bank[6]: Access = 63914, Miss = 3610, Miss_rate = 0.056, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[7]: Access = 64042, Miss = 3646, Miss_rate = 0.057, Pending_hits = 31, Reservation_fails = 3
L2_cache_bank[8]: Access = 103342, Miss = 3050, Miss_rate = 0.030, Pending_hits = 27, Reservation_fails = 301
L2_cache_bank[9]: Access = 64302, Miss = 2827, Miss_rate = 0.044, Pending_hits = 20, Reservation_fails = 93
L2_cache_bank[10]: Access = 64015, Miss = 3221, Miss_rate = 0.050, Pending_hits = 28, Reservation_fails = 1
L2_cache_bank[11]: Access = 64393, Miss = 3356, Miss_rate = 0.052, Pending_hits = 33, Reservation_fails = 26
L2_total_cache_accesses = 806413
L2_total_cache_misses = 39348
L2_total_cache_miss_rate = 0.0488
L2_total_cache_pending_hits = 380
L2_total_cache_reservation_fails = 1507
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1156
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.334
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=4062003
icnt_total_pkts_simt_to_mem=1206379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 99.9204
	minimum = 6
	maximum = 1322
Network latency average = 57.518
	minimum = 6
	maximum = 845
Slowest packet = 788159
Flit latency average = 31.1345
	minimum = 6
	maximum = 845
Slowest flit = 2338686
Fragmentation average = 0.196756
	minimum = 0
	maximum = 669
Injected packet rate average = 0.0691456
	minimum = 0.061003 (at node 3)
	maximum = 0.109851 (at node 23)
Accepted packet rate average = 0.0691456
	minimum = 0.061003 (at node 3)
	maximum = 0.109851 (at node 23)
Injected flit rate average = 0.245249
	minimum = 0.0863991 (at node 12)
	maximum = 0.463625 (at node 23)
Accepted flit rate average= 0.245249
	minimum = 0.103276 (at node 22)
	maximum = 0.360712 (at node 2)
Injected packet length average = 3.54685
Accepted packet length average = 3.54685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 50.8023 (6 samples)
	minimum = 6 (6 samples)
	maximum = 527.667 (6 samples)
Network latency average = 30.7488 (6 samples)
	minimum = 6 (6 samples)
	maximum = 354.833 (6 samples)
Flit latency average = 19.7083 (6 samples)
	minimum = 6 (6 samples)
	maximum = 353 (6 samples)
Fragmentation average = 0.0800853 (6 samples)
	minimum = 0 (6 samples)
	maximum = 243.5 (6 samples)
Injected packet rate average = 0.0381433 (6 samples)
	minimum = 0.0287206 (6 samples)
	maximum = 0.0860082 (6 samples)
Accepted packet rate average = 0.0381433 (6 samples)
	minimum = 0.0287206 (6 samples)
	maximum = 0.0860082 (6 samples)
Injected flit rate average = 0.118855 (6 samples)
	minimum = 0.0435824 (6 samples)
	maximum = 0.246656 (6 samples)
Accepted flit rate average = 0.118855 (6 samples)
	minimum = 0.0559374 (6 samples)
	maximum = 0.210554 (6 samples)
Injected packet size average = 3.11603 (6 samples)
Accepted packet size average = 3.11603 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 7 sec (487 sec)
gpgpu_simulation_rate = 27662 (inst/sec)
gpgpu_simulation_rate = 1756 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,855427)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,855427)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,855427)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,855427)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,855427)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,855427)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,855427)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(12,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(87,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 855927  inst.: 13776360 (ipc=609.5) sim_rate=28230 (inst/sec) elapsed = 0:0:08:08 / Fri Mar  4 17:24:52 2016
GPGPU-Sim uArch: cycles simulated: 856427  inst.: 13801492 (ipc=329.9) sim_rate=28223 (inst/sec) elapsed = 0:0:08:09 / Fri Mar  4 17:24:53 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(24,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 858427  inst.: 13825891 (ipc=118.1) sim_rate=28216 (inst/sec) elapsed = 0:0:08:10 / Fri Mar  4 17:24:54 2016
GPGPU-Sim uArch: cycles simulated: 859927  inst.: 13836826 (ipc=81.2) sim_rate=28180 (inst/sec) elapsed = 0:0:08:11 / Fri Mar  4 17:24:55 2016
GPGPU-Sim uArch: cycles simulated: 861427  inst.: 13849770 (ipc=63.0) sim_rate=28149 (inst/sec) elapsed = 0:0:08:12 / Fri Mar  4 17:24:56 2016
GPGPU-Sim uArch: cycles simulated: 862927  inst.: 13862407 (ipc=52.1) sim_rate=28118 (inst/sec) elapsed = 0:0:08:13 / Fri Mar  4 17:24:57 2016
GPGPU-Sim uArch: cycles simulated: 864927  inst.: 13878727 (ipc=42.9) sim_rate=28094 (inst/sec) elapsed = 0:0:08:14 / Fri Mar  4 17:24:58 2016
GPGPU-Sim uArch: cycles simulated: 866427  inst.: 13890047 (ipc=38.0) sim_rate=28060 (inst/sec) elapsed = 0:0:08:15 / Fri Mar  4 17:24:59 2016
GPGPU-Sim uArch: cycles simulated: 867927  inst.: 13901208 (ipc=34.4) sim_rate=28026 (inst/sec) elapsed = 0:0:08:16 / Fri Mar  4 17:25:00 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(20,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 869427  inst.: 13914175 (ipc=31.6) sim_rate=27996 (inst/sec) elapsed = 0:0:08:17 / Fri Mar  4 17:25:01 2016
GPGPU-Sim uArch: cycles simulated: 870927  inst.: 13925174 (ipc=29.3) sim_rate=27962 (inst/sec) elapsed = 0:0:08:18 / Fri Mar  4 17:25:02 2016
GPGPU-Sim uArch: cycles simulated: 872927  inst.: 13943782 (ipc=27.0) sim_rate=27943 (inst/sec) elapsed = 0:0:08:19 / Fri Mar  4 17:25:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18940,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18941,855427)
GPGPU-Sim uArch: cycles simulated: 874427  inst.: 13961442 (ipc=25.8) sim_rate=27922 (inst/sec) elapsed = 0:0:08:20 / Fri Mar  4 17:25:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19349,855427), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19350,855427)
GPGPU-Sim uArch: cycles simulated: 875927  inst.: 13983660 (ipc=25.0) sim_rate=27911 (inst/sec) elapsed = 0:0:08:21 / Fri Mar  4 17:25:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21101,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21102,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21154,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21155,855427)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21355,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21356,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21897,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21898,855427)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(73,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22087,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22088,855427)
GPGPU-Sim uArch: cycles simulated: 877927  inst.: 14017429 (ipc=24.3) sim_rate=27923 (inst/sec) elapsed = 0:0:08:22 / Fri Mar  4 17:25:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22595,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22596,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22715,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22716,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23234,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23235,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23367,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23368,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23797,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23798,855427)
GPGPU-Sim uArch: cycles simulated: 879427  inst.: 14054180 (ipc=24.3) sim_rate=27940 (inst/sec) elapsed = 0:0:08:23 / Fri Mar  4 17:25:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24024,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24025,855427)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24144,855427), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24145,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24415,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24416,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24485,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24486,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24527,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24528,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24845,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24846,855427)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25342,855427), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25343,855427)
GPGPU-Sim uArch: cycles simulated: 880927  inst.: 14088944 (ipc=24.2) sim_rate=27954 (inst/sec) elapsed = 0:0:08:24 / Fri Mar  4 17:25:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26132,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26133,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26423,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26424,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26458,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(26459,855427)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(111,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26712,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26713,855427)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27055,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27056,855427)
GPGPU-Sim uArch: cycles simulated: 882927  inst.: 14124987 (ipc=23.8) sim_rate=27970 (inst/sec) elapsed = 0:0:08:25 / Fri Mar  4 17:25:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27614,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27615,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28027,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(28028,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28364,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28365,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28466,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28467,855427)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28808,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(28809,855427)
GPGPU-Sim uArch: cycles simulated: 884427  inst.: 14154023 (ipc=23.5) sim_rate=27972 (inst/sec) elapsed = 0:0:08:26 / Fri Mar  4 17:25:10 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29543,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29544,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29844,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29845,855427)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30275,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30276,855427)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30587,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30588,855427)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30671,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30672,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30862,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30863,855427)
GPGPU-Sim uArch: cycles simulated: 886427  inst.: 14194550 (ipc=23.3) sim_rate=27997 (inst/sec) elapsed = 0:0:08:27 / Fri Mar  4 17:25:11 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(122,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31144,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31145,855427)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31174,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31175,855427)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31204,855427), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31205,855427)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31215,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31216,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31297,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(31298,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31606,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31607,855427)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31948,855427), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31949,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32041,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32042,855427)
GPGPU-Sim uArch: cycles simulated: 887927  inst.: 14241051 (ipc=23.7) sim_rate=28033 (inst/sec) elapsed = 0:0:08:28 / Fri Mar  4 17:25:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32873,855427), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32874,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33108,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33109,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33802,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33803,855427)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33955,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33956,855427)
GPGPU-Sim uArch: cycles simulated: 889927  inst.: 14274500 (ipc=23.3) sim_rate=28044 (inst/sec) elapsed = 0:0:08:29 / Fri Mar  4 17:25:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34506,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34507,855427)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35196,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35197,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (35286,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(35287,855427)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(139,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35448,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35449,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35466,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35467,855427)
GPGPU-Sim uArch: cycles simulated: 891427  inst.: 14309699 (ipc=23.3) sim_rate=28058 (inst/sec) elapsed = 0:0:08:30 / Fri Mar  4 17:25:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36022,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36023,855427)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36030,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36031,855427)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36042,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36043,855427)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36052,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36053,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36210,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36211,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36451,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36452,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36671,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36672,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36757,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36758,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36861,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36862,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37562,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37563,855427)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37606,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37607,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37651,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37652,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37663,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37664,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37702,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37703,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37748,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37749,855427)
GPGPU-Sim uArch: cycles simulated: 893427  inst.: 14381067 (ipc=23.9) sim_rate=28142 (inst/sec) elapsed = 0:0:08:31 / Fri Mar  4 17:25:15 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38152,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38153,855427)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(157,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38284,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38285,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38423,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38424,855427)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38453,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38454,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38503,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38504,855427)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38512,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38513,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38646,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(38647,855427)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38726,855427), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38727,855427)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38764,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(38765,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38795,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38796,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38819,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38820,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38892,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38893,855427)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38912,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38913,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38916,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38916,855427), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38917,855427)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38918,855427)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39003,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39004,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39100,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39101,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39102,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39103,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39198,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39199,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39317,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39318,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39356,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39357,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39380,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39381,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39382,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39383,855427)
GPGPU-Sim uArch: cycles simulated: 894927  inst.: 14474321 (ipc=25.4) sim_rate=28270 (inst/sec) elapsed = 0:0:08:32 / Fri Mar  4 17:25:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39658,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39659,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39663,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39664,855427)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(181,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40177,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(40178,855427)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40284,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(40285,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40348,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(40349,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40489,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40490,855427)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40496,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(40497,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40715,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40716,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40863,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(40864,855427)
GPGPU-Sim uArch: cycles simulated: 896427  inst.: 14525858 (ipc=25.7) sim_rate=28315 (inst/sec) elapsed = 0:0:08:33 / Fri Mar  4 17:25:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41003,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41004,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41183,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(41184,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41204,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41205,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41215,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(41216,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41267,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(41268,855427)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (41289,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(41290,855427)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41337,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(41338,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (41939,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(41940,855427)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42057,855427), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42058,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42087,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42088,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42140,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42141,855427)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(136,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (42167,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(42168,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (42237,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(42238,855427)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42434,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42435,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42473,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42474,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42569,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(42570,855427)
GPGPU-Sim uArch: cycles simulated: 898427  inst.: 14604373 (ipc=26.3) sim_rate=28413 (inst/sec) elapsed = 0:0:08:34 / Fri Mar  4 17:25:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43039,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43040,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (43185,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(43186,855427)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (43206,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(43207,855427)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (43251,855427), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(43252,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43414,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43415,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43714,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43715,855427)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43936,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43937,855427)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (44016,855427), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(44017,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44344,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(44345,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (44479,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(44480,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44522,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(44523,855427)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44535,855427), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(44536,855427)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44636,855427), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(44637,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44662,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44663,855427)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(217,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44797,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44798,855427)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44805,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44806,855427)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (44868,855427), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(44869,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44910,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44911,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (44933,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(44934,855427)
GPGPU-Sim uArch: cycles simulated: 900427  inst.: 14687619 (ipc=27.0) sim_rate=28519 (inst/sec) elapsed = 0:0:08:35 / Fri Mar  4 17:25:19 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45073,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45074,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45160,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45161,855427)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45167,855427), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(45168,855427)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45199,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45200,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45218,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(45219,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (45260,855427), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(45261,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45334,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(45335,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45338,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(45339,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45347,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45348,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (45380,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(45381,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (45392,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(45393,855427)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45396,855427), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45397,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45403,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45404,855427)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (45428,855427), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(45429,855427)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (45504,855427), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(45505,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45538,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(45539,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45556,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(45557,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45571,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45572,855427)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45572,855427), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(45573,855427)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (45576,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(45577,855427)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(240,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45672,855427), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(45673,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (45707,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(45708,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45788,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45789,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45809,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(45810,855427)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45894,855427), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(45895,855427)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (45937,855427), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(45938,855427)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (45939,855427), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(45940,855427)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (45942,855427), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(45943,855427)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45954,855427), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(45955,855427)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45979,855427), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45980,855427)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46068,855427), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46069,855427)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46095,855427), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46096,855427)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46099,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46124,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46136,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (46237,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46241,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46261,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (46280,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (46298,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46302,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46316,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46348,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (46388,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (46404,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (46405,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46410,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (46421,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46432,855427), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 901927  inst.: 14824690 (ipc=29.1) sim_rate=28730 (inst/sec) elapsed = 0:0:08:36 / Fri Mar  4 17:25:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (46530,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (46557,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (46568,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46589,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46600,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (46614,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46657,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46738,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46740,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46759,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (46775,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46800,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (46841,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (46940,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (47044,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47049,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47148,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47178,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47291,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (47292,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (47327,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47328,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (47349,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (47410,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47415,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47541,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (47542,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47582,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47598,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47602,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47607,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (47607,855427), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47645,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47719,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (47743,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47750,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (47761,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47768,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (47773,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47802,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (47915,855427), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47916,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48000,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (48016,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48033,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (48047,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (48056,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48067,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48149,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48271,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48337,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (48339,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (48399,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48480,855427), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48484,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (48487,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (48494,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48513,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48538,855427), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48609,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48659,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48689,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48702,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48731,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48755,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (48758,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48786,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48895,855427), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48951,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (48995,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49019,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (49019,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (49271,855427), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 49272
gpu_sim_insn = 1373306
gpu_ipc =      27.8719
gpu_tot_sim_cycle = 904699
gpu_tot_sim_insn = 14844933
gpu_tot_ipc =      16.4087
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 3390349
gpu_stall_icnt2sh    = 7215645
gpu_total_sim_rate=28769

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900150
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6741
L1D_cache:
	L1D_cache_core[0]: Access = 81631, Miss = 56575, Miss_rate = 0.693, Pending_hits = 10517, Reservation_fails = 752653
	L1D_cache_core[1]: Access = 79296, Miss = 54580, Miss_rate = 0.688, Pending_hits = 10265, Reservation_fails = 730111
	L1D_cache_core[2]: Access = 82260, Miss = 56623, Miss_rate = 0.688, Pending_hits = 10900, Reservation_fails = 752597
	L1D_cache_core[3]: Access = 80502, Miss = 55870, Miss_rate = 0.694, Pending_hits = 10433, Reservation_fails = 739619
	L1D_cache_core[4]: Access = 81376, Miss = 56049, Miss_rate = 0.689, Pending_hits = 10300, Reservation_fails = 745235
	L1D_cache_core[5]: Access = 83942, Miss = 58123, Miss_rate = 0.692, Pending_hits = 10831, Reservation_fails = 751547
	L1D_cache_core[6]: Access = 80798, Miss = 55923, Miss_rate = 0.692, Pending_hits = 10410, Reservation_fails = 748440
	L1D_cache_core[7]: Access = 85045, Miss = 58659, Miss_rate = 0.690, Pending_hits = 11030, Reservation_fails = 751437
	L1D_cache_core[8]: Access = 78104, Miss = 53735, Miss_rate = 0.688, Pending_hits = 10045, Reservation_fails = 718127
	L1D_cache_core[9]: Access = 80590, Miss = 55612, Miss_rate = 0.690, Pending_hits = 10313, Reservation_fails = 743401
	L1D_cache_core[10]: Access = 81998, Miss = 56694, Miss_rate = 0.691, Pending_hits = 10635, Reservation_fails = 750210
	L1D_cache_core[11]: Access = 80615, Miss = 55657, Miss_rate = 0.690, Pending_hits = 10364, Reservation_fails = 740198
	L1D_cache_core[12]: Access = 80007, Miss = 54904, Miss_rate = 0.686, Pending_hits = 10298, Reservation_fails = 741174
	L1D_cache_core[13]: Access = 83309, Miss = 57625, Miss_rate = 0.692, Pending_hits = 10492, Reservation_fails = 756654
	L1D_cache_core[14]: Access = 79232, Miss = 54612, Miss_rate = 0.689, Pending_hits = 10121, Reservation_fails = 742302
	L1D_total_cache_accesses = 1218705
	L1D_total_cache_misses = 841241
	L1D_total_cache_miss_rate = 0.6903
	L1D_total_cache_pending_hits = 156954
	L1D_total_cache_reservation_fails = 11163705
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 127430
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7310542
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126950
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 400484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3853163
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 899152
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1968, 2527, 2493, 2708, 2158, 2027, 2282, 2438, 2230, 2769, 2538, 2428, 2253, 2245, 2514, 2080, 2641, 2367, 1835, 2449, 2635, 2399, 2270, 2411, 2137, 2361, 2485, 2451, 2722, 2086, 2419, 1869, 2481, 2945, 2276, 2569, 2323, 2588, 1935, 2082, 1913, 2323, 2276, 2251, 1896, 2041, 1820, 2277, 
gpgpu_n_tot_thrd_icount = 52838272
gpgpu_n_tot_w_icount = 1651196
gpgpu_n_stall_shd_mem = 11990350
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 440757
gpgpu_n_mem_write_global = 403909
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1944239
gpgpu_n_store_insn = 664209
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1473725
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11987178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20330235	W0_Idle:901395	W0_Scoreboard:3475374	W1:417803	W2:193235	W3:126460	W4:91844	W5:71228	W6:62195	W7:55344	W8:50326	W9:43848	W10:38560	W11:33922	W12:30142	W13:25147	W14:22400	W15:18163	W16:16249	W17:13593	W18:13886	W19:12809	W20:13131	W21:11456	W22:14229	W23:13887	W24:13741	W25:11605	W26:9687	W27:5929	W28:3376	W29:1280	W30:484	W31:145	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3526056 {8:440757,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16173736 {40:403680,72:72,136:157,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116359848 {264:440757,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3231272 {8:403909,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 989 
maxdqlatency = 0 
maxmflatency = 1997 
averagemflatency = 567 
max_icnt2mem_latency = 1386 
max_icnt2sh_latency = 902400 
mrq_lat_table:46558 	278 	1412 	3356 	3617 	1306 	760 	805 	377 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33463 	318246 	475444 	17528 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35932 	10508 	44390 	214756 	118770 	338627 	81023 	735 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	325502 	100106 	14871 	289 	2 	0 	2 	11 	40 	964 	7438 	16343 	35847 	79229 	147669 	116366 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	267 	1473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        26        19        13        17        15        16        17        25        18        16        22        17        17        28        20 
dram[1]:        21        32        20        15        13        10        16        16        13        16        14        11        18        22        36        40 
dram[2]:        15        18        18        15        16        16        16        16        18        16        17        16        16        16        24        28 
dram[3]:        23        13        21        17        14        18        19        16        24        16        15        14        17        24        26        34 
dram[4]:        16        16        14        16        12        14        18        16        17        19        15        26        18        19        21        18 
dram[5]:        16        19        12        20        12        16        22        16        15        16        13        13        25        23        19        21 
maximum service time to same row:
dram[0]:     73783     61574     54517     84778     50005     63840     31345     43794     71199     71756     50954    109744     76051     81582     77795     83653 
dram[1]:     52230     49354     64612     56893     48221     40570     67829     65972     79293     59893     68568     52969     75223     99484     72705     72419 
dram[2]:     39102     42906     67303     52774     92642     72389    128522     65279     63614     90753    112418    109666     57070     55540    161201    172666 
dram[3]:     52128     67413    104911    140487     44412     51112     32937     65314     80845     42307     54154     75191     32706     51184     62827     67844 
dram[4]:     71859     69349     51888     59024     87580     57330     67466     70964    103775     69797     68123     76088     90686     78168     86303    112779 
dram[5]:     49501     69255    134819    140513     45713     62257     51177     58612     85101     70629     87300    127934     54065     61295    139658    141928 
average row accesses per activate:
dram[0]:  2.397112  2.216495  2.512545  2.382353  2.596330  2.410480  2.186486  2.126582  2.442688  2.323024  2.145833  1.990566  2.454545  2.575758  3.620370  2.935252 
dram[1]:  2.501887  2.725225  2.148515  2.176301  2.010929  2.017751  2.067916  2.093458  2.150943  2.069277  2.379747  2.090580  2.131222  2.220513  2.520930  2.555556 
dram[2]:  2.407273  2.384354  2.433692  2.417583  2.259690  2.413655  2.638298  2.519685  2.283871  2.163142  2.224080  2.495763  2.454545  2.723404  3.200000  3.364486 
dram[3]:  2.230769  2.157754  2.297945  2.408730  2.280702  2.131902  2.296588  2.262500  2.260116  2.324786  1.931148  1.920690  2.556250  2.405555  2.288889  2.574359 
dram[4]:  2.834286  2.839081  2.214286  2.195876  2.318008  2.233463  2.190083  2.216216  2.618605  2.700855  2.318548  2.554404  2.487805  3.048387  3.027397  3.333333 
dram[5]:  2.244300  2.320000  2.200000  2.205607  2.071198  2.103550  2.725000  2.519841  2.245955  2.156442  2.018349  1.901639  2.508772  2.211268  2.826446  2.942623 
average row locality = 58500/25206 = 2.320876
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       447       437       465       441       404       403       594       621       453       495       500       517       387       377       383       401 
dram[1]:       444       406       456       527       531       511       652       659       521       509       425       448       426       406       526       493 
dram[2]:       456       475       460       447       433       440       456       473       515       525       499       470       405       364       346       354 
dram[3]:       577       565       463       439       472       522       656       656       578       589       456       432       378       403       505       495 
dram[4]:       365       353       486       455       442       432       597       502       417       456       438       380       360       334       426       364 
dram[5]:       479       466       510       491       477       539       440       491       527       528       506       528       390       416       334       352 
total reads: 44850
bank skew: 659/334 = 1.97
chip skew: 8186/6807 = 1.20
number of total write accesses:
dram[0]:       217       208       236       207       162       149       215       219       165       181       118       116        45        48         8         7 
dram[1]:       219       199       195       226       205       171       231       237       163       178       139       129        45        27        16        13 
dram[2]:       206       226       219       213       150       161       164       167       193       191       166       119        54        20         6         6 
dram[3]:       235       242       208       168       178       173       219       249       204       227       133       125        31        30        10         7 
dram[4]:       131       141       227       184       163       142       198       154       146       176       137       113        48        44        16         6 
dram[5]:       210       230       216       217       163       172       105       144       167       175       154       168        39        55         8         7 
total reads: 13650
bank skew: 249/6 = 41.50
chip skew: 2439/2026 = 1.20
average mf latency per bank:
dram[0]:       3305      3441      3545      3965      4623      4725      3429      3291      3948      3758      8074      8076     18250     18845     26056     24956
dram[1]:       3384      3776      3940      3486      3793      4108      3299      3369      3818      3896      8554      9098     16974     18661     19201     20737
dram[2]:       3453      3214      3589      3649      4546      4447      4413      4248      3765      3778      7540      9237     17633     22045     28839     29286
dram[3]:       2864      2795      3737      4156      4111      3864      3279      3053      3298      3147      8499      9322     19534     18567     20085     20501
dram[4]:       6041      4435      4795      3889      6103      4707      4954      4134      6318      4009     63225     10596     27452     21967     32492     27414
dram[5]:       3167      3313      3377      3682      4022      3821      4835      4338      3619      3703      7784      7651     18557     17677     28744     28349
maximum mf latency per bank:
dram[0]:       1459      1342      1351      1402      1560      1636      1542      1499      1515      1402      1401      1416      1452      1439      1405      1498
dram[1]:       1408      1463      1376      1472      1631      1395      1368      1480      1535      1343      1415      1269      1664      1458      1329      1447
dram[2]:       1319      1389      1313      1750      1475      1379      1549      1546      1655      1398      1379      1400      1680      1447      1683      1769
dram[3]:       1382      1643      1305      1333      1405      1335      1448      1326      1322      1404      1279      1507      1785      1469      1813      1503
dram[4]:       1706      1575      1642      1299      1878      1481      1626      1279      1997      1336      1837      1459      1902      1554      1706      1501
dram[5]:       1482      1392      1467      1405      1628      1519      1345      1664      1565      1580      1470      1352      1497      1376      1434      1503

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194197 n_nop=1151213 n_act=4069 n_pre=4053 n_req=9626 n_rd=29300 n_write=5562 bw_util=0.05839
n_activity=233657 dram_eff=0.2984
bk0: 1788a 1177808i bk1: 1748a 1177105i bk2: 1860a 1174719i bk3: 1764a 1175189i bk4: 1616a 1178976i bk5: 1612a 1179068i bk6: 2376a 1172009i bk7: 2484a 1170034i bk8: 1812a 1178439i bk9: 1980a 1177726i bk10: 2000a 1177077i bk11: 2068a 1176783i bk12: 1548a 1182364i bk13: 1508a 1182069i bk14: 1532a 1185256i bk15: 1604a 1184012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194197 n_nop=1147178 n_act=4687 n_pre=4671 n_req=10333 n_rd=31760 n_write=5901 bw_util=0.06307
n_activity=255195 dram_eff=0.2952
bk0: 1776a 1179337i bk1: 1624a 1178903i bk2: 1824a 1176034i bk3: 2108a 1173847i bk4: 2124a 1173494i bk5: 2044a 1174105i bk6: 2608a 1170466i bk7: 2636a 1169532i bk8: 2084a 1175532i bk9: 2036a 1174827i bk10: 1700a 1179713i bk11: 1792a 1178218i bk12: 1704a 1181010i bk13: 1624a 1182079i bk14: 2104a 1180459i bk15: 1972a 1181086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0784527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194197 n_nop=1152620 n_act=3838 n_pre=3822 n_req=9379 n_rd=28472 n_write=5445 bw_util=0.0568
n_activity=224662 dram_eff=0.3019
bk0: 1824a 1177354i bk1: 1900a 1177142i bk2: 1840a 1175004i bk3: 1788a 1175229i bk4: 1732a 1178831i bk5: 1760a 1177808i bk6: 1824a 1178516i bk7: 1892a 1175688i bk8: 2060a 1175250i bk9: 2100a 1173845i bk10: 1996a 1176236i bk11: 1880a 1179190i bk12: 1620a 1180985i bk13: 1456a 1183452i bk14: 1384a 1186363i bk15: 1416a 1185826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194197 n_nop=1146058 n_act=4726 n_pre=4710 n_req=10625 n_rd=32744 n_write=5959 bw_util=0.06482
n_activity=259883 dram_eff=0.2978
bk0: 2308a 1173481i bk1: 2260a 1172250i bk2: 1852a 1176491i bk3: 1756a 1178524i bk4: 1888a 1177433i bk5: 2088a 1176453i bk6: 2624a 1172442i bk7: 2624a 1170854i bk8: 2312a 1173396i bk9: 2356a 1172614i bk10: 1824a 1177145i bk11: 1728a 1178245i bk12: 1512a 1183624i bk13: 1612a 1182701i bk14: 2020a 1181388i bk15: 1980a 1182094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0777945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194197 n_nop=1154838 n_act=3574 n_pre=3558 n_req=8833 n_rd=27228 n_write=4999 bw_util=0.05397
n_activity=215292 dram_eff=0.2994
bk0: 1460a 1180871i bk1: 1412a 1182270i bk2: 1944a 1174813i bk3: 1820a 1176831i bk4: 1768a 1178507i bk5: 1728a 1176602i bk6: 2388a 1172777i bk7: 2008a 1176851i bk8: 1668a 1179359i bk9: 1824a 1177775i bk10: 1752a 1178987i bk11: 1520a 1180638i bk12: 1440a 1182583i bk13: 1336a 1183742i bk14: 1704a 1183904i bk15: 1456a 1184842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194197 n_nop=1150216 n_act=4312 n_pre=4296 n_req=9704 n_rd=29896 n_write=5477 bw_util=0.05924
n_activity=242901 dram_eff=0.2913
bk0: 1916a 1176971i bk1: 1864a 1176193i bk2: 2040a 1175746i bk3: 1964a 1175488i bk4: 1908a 1176916i bk5: 2156a 1175193i bk6: 1760a 1180596i bk7: 1964a 1177715i bk8: 2108a 1175825i bk9: 2112a 1174906i bk10: 2024a 1176563i bk11: 2112a 1175063i bk12: 1560a 1183182i bk13: 1664a 1180687i bk14: 1336a 1184961i bk15: 1408a 1184773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0919421

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66435, Miss = 3633, Miss_rate = 0.055, Pending_hits = 42, Reservation_fails = 603
L2_cache_bank[1]: Access = 66908, Miss = 3692, Miss_rate = 0.055, Pending_hits = 36, Reservation_fails = 740
L2_cache_bank[2]: Access = 66536, Miss = 3981, Miss_rate = 0.060, Pending_hits = 32, Reservation_fails = 114
L2_cache_bank[3]: Access = 67763, Miss = 3959, Miss_rate = 0.058, Pending_hits = 30, Reservation_fails = 1
L2_cache_bank[4]: Access = 66497, Miss = 3570, Miss_rate = 0.054, Pending_hits = 42, Reservation_fails = 25
L2_cache_bank[5]: Access = 67159, Miss = 3548, Miss_rate = 0.053, Pending_hits = 20, Reservation_fails = 478
L2_cache_bank[6]: Access = 67159, Miss = 4085, Miss_rate = 0.061, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[7]: Access = 67234, Miss = 4101, Miss_rate = 0.061, Pending_hits = 32, Reservation_fails = 3
L2_cache_bank[8]: Access = 107023, Miss = 3531, Miss_rate = 0.033, Pending_hits = 28, Reservation_fails = 301
L2_cache_bank[9]: Access = 67418, Miss = 3276, Miss_rate = 0.049, Pending_hits = 20, Reservation_fails = 134
L2_cache_bank[10]: Access = 67056, Miss = 3663, Miss_rate = 0.055, Pending_hits = 30, Reservation_fails = 1
L2_cache_bank[11]: Access = 67553, Miss = 3811, Miss_rate = 0.056, Pending_hits = 33, Reservation_fails = 26
L2_total_cache_accesses = 844741
L2_total_cache_misses = 44850
L2_total_cache_miss_rate = 0.0531
L2_total_cache_pending_hits = 389
L2_total_cache_reservation_fails = 2426
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2074
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 396822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.338
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=4371067
icnt_total_pkts_simt_to_mem=1249193
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.9948
	minimum = 6
	maximum = 876
Network latency average = 48.1824
	minimum = 6
	maximum = 802
Slowest packet = 1628505
Flit latency average = 21.5743
	minimum = 6
	maximum = 801
Slowest flit = 5370732
Fragmentation average = 0.113233
	minimum = 0
	maximum = 729
Injected packet rate average = 0.0576212
	minimum = 0.0481206 (at node 9)
	maximum = 0.0747077 (at node 23)
Accepted packet rate average = 0.0576212
	minimum = 0.0481206 (at node 9)
	maximum = 0.0747077 (at node 23)
Injected flit rate average = 0.264502
	minimum = 0.0536004 (at node 9)
	maximum = 0.548486 (at node 23)
Accepted flit rate average= 0.264502
	minimum = 0.0683147 (at node 25)
	maximum = 0.43956 (at node 3)
Injected packet length average = 4.59035
Accepted packet length average = 4.59035
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 53.4013 (7 samples)
	minimum = 6 (7 samples)
	maximum = 577.429 (7 samples)
Network latency average = 33.2393 (7 samples)
	minimum = 6 (7 samples)
	maximum = 418.714 (7 samples)
Flit latency average = 19.9749 (7 samples)
	minimum = 6 (7 samples)
	maximum = 417 (7 samples)
Fragmentation average = 0.0848207 (7 samples)
	minimum = 0 (7 samples)
	maximum = 312.857 (7 samples)
Injected packet rate average = 0.0409258 (7 samples)
	minimum = 0.031492 (7 samples)
	maximum = 0.0843939 (7 samples)
Accepted packet rate average = 0.0409258 (7 samples)
	minimum = 0.031492 (7 samples)
	maximum = 0.0843939 (7 samples)
Injected flit rate average = 0.139662 (7 samples)
	minimum = 0.0450136 (7 samples)
	maximum = 0.289775 (7 samples)
Accepted flit rate average = 0.139662 (7 samples)
	minimum = 0.0577056 (7 samples)
	maximum = 0.243269 (7 samples)
Injected packet size average = 3.41257 (7 samples)
Accepted packet size average = 3.41257 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 36 sec (516 sec)
gpgpu_simulation_rate = 28769 (inst/sec)
gpgpu_simulation_rate = 1753 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,904699)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,904699)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,904699)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,904699)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,904699)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,904699)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,904699)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(20,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(29,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(58,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (497,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(498,904699)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (498,904699), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(499,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (499,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(500,904699)
GPGPU-Sim uArch: cycles simulated: 905199  inst.: 15101437 (ipc=513.0) sim_rate=29209 (inst/sec) elapsed = 0:0:08:37 / Fri Mar  4 17:25:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (502,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(503,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (512,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(513,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (514,904699), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(515,904699)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (516,904699), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(517,904699)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (518,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (518,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(519,904699)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(519,904699)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (522,904699), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(523,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (524,904699), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(525,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (525,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(526,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (526,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(527,904699)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(46,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (530,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(531,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (533,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(534,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (538,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(539,904699)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (539,904699), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(540,904699)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (543,904699), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(544,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (560,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(561,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (561,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (561,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (561,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(562,904699)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(562,904699)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(563,904699)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (563,904699), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(564,904699)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (569,904699), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(570,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (570,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(571,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (571,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(572,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (573,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(574,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (577,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(578,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (579,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (579,904699), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(580,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (580,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(581,904699)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(581,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (581,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(582,904699)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (584,904699), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(585,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (585,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(586,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (598,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(599,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (608,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(609,904699)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (609,904699), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(610,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (611,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (611,904699), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(612,904699)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(613,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (614,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (614,904699), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(615,904699)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(616,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (622,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(623,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (629,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (629,904699), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(630,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (630,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(631,904699)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(631,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (642,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (642,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(643,904699)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(643,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (653,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(654,904699)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(95,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (677,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(678,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (689,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(690,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (743,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(744,904699)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (785,904699), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(786,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (815,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(816,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (827,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(828,904699)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (840,904699), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(841,904699)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(96,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (864,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(865,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (873,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(874,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (884,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(885,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (889,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(890,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (890,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(891,904699)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (895,904699), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(896,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (902,904699), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(903,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (907,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(908,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (929,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(930,904699)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (934,904699), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(935,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (940,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(941,904699)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (949,904699), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(950,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (952,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(953,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (955,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(956,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (958,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(959,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (963,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(964,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (966,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(967,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (968,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(969,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (972,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(973,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (973,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(974,904699)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (975,904699), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(976,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (979,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(980,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (997,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(998,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (999,904699), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1000,904699)
GPGPU-Sim uArch: cycles simulated: 905699  inst.: 15379610 (ipc=534.7) sim_rate=29690 (inst/sec) elapsed = 0:0:08:38 / Fri Mar  4 17:25:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1008,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1009,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1012,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1013,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1014,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1015,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1020,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1021,904699)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(171,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1057,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1058,904699)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1062,904699), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1063,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1071,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1072,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1073,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1074,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1081,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1082,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1090,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1091,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1091,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1092,904699)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1094,904699), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1095,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1113,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1114,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1116,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1117,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1128,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1129,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1148,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1149,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1149,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1150,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1162,904699), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1163,904699)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1167,904699), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1168,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1174,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1175,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1190,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1191,904699)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1191,904699), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1192,904699)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1195,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1195,904699), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1196,904699)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1196,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1202,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1203,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1221,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1221,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1222,904699)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1222,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1232,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1233,904699)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1241,904699), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1242,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1245,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1246,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1249,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1250,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1255,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1256,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1261,904699), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1262,904699)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(196,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1264,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1265,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1287,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1288,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1289,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1290,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1297,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1298,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1299,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1300,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1302,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1310,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1311,904699)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1313,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1313,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1314,904699)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1314,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1317,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1318,904699)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1345,904699), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1346,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1352,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1353,904699)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1358,904699), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1359,904699)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1362,904699), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1363,904699)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1374,904699), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1375,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1375,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1376,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1378,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1378,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1379,904699)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1379,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1380,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1381,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1400,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1401,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1406,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1407,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1411,904699), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1412,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1418,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1419,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1421,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1422,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1441,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1442,904699)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(167,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1450,904699), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1451,904699)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1452,904699), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1453,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1458,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1459,904699)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1459,904699), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1460,904699)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1467,904699), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1468,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1470,904699), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1471,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1471,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1472,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1472,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1472,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1473,904699)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1473,904699)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1486,904699), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1487,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1489,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1490,904699)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1491,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1491,904699), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1492,904699)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1492,904699)
GPGPU-Sim uArch: cycles simulated: 906199  inst.: 15628412 (ipc=522.3) sim_rate=30112 (inst/sec) elapsed = 0:0:08:39 / Fri Mar  4 17:25:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1504,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1505,904699)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1505,904699), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1506,904699)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1518,904699), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1519,904699)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1522,904699), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1523,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1525,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1526,904699)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1538,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1538,904699), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1539,904699)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1540,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1545,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1545,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1546,904699)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1546,904699)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1547,904699), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1548,904699)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1569,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1569,904699), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1570,904699)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1570,904699)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1577,904699), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1578,904699)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1586,904699), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1587,904699)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1590,904699), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1591,904699)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1599,904699), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1600,904699)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(246,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1613,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1617,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1623,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1626,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1627,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1632,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1635,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1640,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1641,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1663,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1668,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1673,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1680,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1685,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1693,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1693,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1700,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1702,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1703,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1704,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1709,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1711,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1717,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1719,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1720,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1730,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1732,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1739,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1744,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1747,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1751,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1752,904699), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1760,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1761,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1762,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1763,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1794,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1817,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1826,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1827,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1827,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1829,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1841,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1841,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1844,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1844,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1851,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1859,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1864,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1864,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1890,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1891,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1896,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1906,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1908,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1933,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1938,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1939,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1949,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1989,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2038,904699), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2051,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2052,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2070,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2080,904699), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2085,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2107,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2115,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2115,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2134,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2137,904699), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2166,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2179,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2186,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2285,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2302,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2359,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2430,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2475,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2510,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2522,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2562,904699), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2664,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2674,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2690,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2717,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2720,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3091,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3485,904699), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3486
gpu_sim_insn = 922695
gpu_ipc =     264.6859
gpu_tot_sim_cycle = 908185
gpu_tot_sim_insn = 15767628
gpu_tot_ipc =      17.3617
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 3390349
gpu_stall_icnt2sh    = 7216646
gpu_total_sim_rate=30380

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921076
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6741
L1D_cache:
	L1D_cache_core[0]: Access = 81843, Miss = 56621, Miss_rate = 0.692, Pending_hits = 10664, Reservation_fails = 752653
	L1D_cache_core[1]: Access = 79492, Miss = 54652, Miss_rate = 0.688, Pending_hits = 10329, Reservation_fails = 730111
	L1D_cache_core[2]: Access = 82440, Miss = 56673, Miss_rate = 0.687, Pending_hits = 10991, Reservation_fails = 752597
	L1D_cache_core[3]: Access = 80737, Miss = 55918, Miss_rate = 0.693, Pending_hits = 10582, Reservation_fails = 739619
	L1D_cache_core[4]: Access = 81600, Miss = 56105, Miss_rate = 0.688, Pending_hits = 10427, Reservation_fails = 745235
	L1D_cache_core[5]: Access = 84165, Miss = 58184, Miss_rate = 0.691, Pending_hits = 10945, Reservation_fails = 751547
	L1D_cache_core[6]: Access = 80980, Miss = 55958, Miss_rate = 0.691, Pending_hits = 10543, Reservation_fails = 748440
	L1D_cache_core[7]: Access = 85231, Miss = 58705, Miss_rate = 0.689, Pending_hits = 11143, Reservation_fails = 751437
	L1D_cache_core[8]: Access = 78302, Miss = 53778, Miss_rate = 0.687, Pending_hits = 10172, Reservation_fails = 718127
	L1D_cache_core[9]: Access = 80812, Miss = 55668, Miss_rate = 0.689, Pending_hits = 10428, Reservation_fails = 743401
	L1D_cache_core[10]: Access = 82194, Miss = 56743, Miss_rate = 0.690, Pending_hits = 10761, Reservation_fails = 750210
	L1D_cache_core[11]: Access = 80815, Miss = 55711, Miss_rate = 0.689, Pending_hits = 10463, Reservation_fails = 740198
	L1D_cache_core[12]: Access = 80218, Miss = 54968, Miss_rate = 0.685, Pending_hits = 10397, Reservation_fails = 741174
	L1D_cache_core[13]: Access = 83493, Miss = 57648, Miss_rate = 0.690, Pending_hits = 10653, Reservation_fails = 756654
	L1D_cache_core[14]: Access = 79408, Miss = 54640, Miss_rate = 0.688, Pending_hits = 10261, Reservation_fails = 742302
	L1D_total_cache_accesses = 1221730
	L1D_total_cache_misses = 841972
	L1D_total_cache_miss_rate = 0.6892
	L1D_total_cache_pending_hits = 158759
	L1D_total_cache_reservation_fails = 11163705
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 131742
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 158353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 441409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7310542
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131262
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 400563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3853163
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920078
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2043, 2602, 2568, 2783, 2233, 2102, 2357, 2513, 2305, 2844, 2613, 2503, 2328, 2320, 2589, 2155, 2716, 2442, 1910, 2524, 2710, 2474, 2345, 2486, 2197, 2421, 2545, 2511, 2782, 2146, 2479, 1929, 2496, 3012, 2291, 2584, 2338, 2666, 1950, 2097, 1928, 2338, 2291, 2266, 1911, 2056, 1835, 2410, 
gpgpu_n_tot_thrd_icount = 53961536
gpgpu_n_tot_w_icount = 1686298
gpgpu_n_stall_shd_mem = 11990491
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 441409
gpgpu_n_mem_write_global = 404053
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2010637
gpgpu_n_store_insn = 664389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605067
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11987319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20331019	W0_Idle:911449	W0_Scoreboard:3504846	W1:421410	W2:193780	W3:126616	W4:91918	W5:71228	W6:62195	W7:55344	W8:50326	W9:43848	W10:38560	W11:33922	W12:30142	W13:25147	W14:22400	W15:18163	W16:16249	W17:13593	W18:13886	W19:12809	W20:13131	W21:11456	W22:14229	W23:13887	W24:13741	W25:11605	W26:9687	W27:5929	W28:3376	W29:1280	W30:484	W31:145	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3531272 {8:441409,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16179496 {40:403824,72:72,136:157,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116531976 {264:441409,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3232424 {8:404053,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 989 
maxdqlatency = 0 
maxmflatency = 1997 
averagemflatency = 566 
max_icnt2mem_latency = 1386 
max_icnt2sh_latency = 905919 
mrq_lat_table:46700 	282 	1419 	3370 	3633 	1322 	762 	805 	377 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34070 	318435 	475444 	17528 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36727 	10509 	44390 	214756 	118770 	338627 	81023 	735 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	326132 	100128 	14871 	289 	2 	0 	2 	11 	40 	964 	7438 	16343 	35847 	79229 	147669 	116510 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	267 	1473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        26        19        13        17        15        16        17        25        18        16        22        17        17        28        20 
dram[1]:        21        32        20        15        13        10        16        16        13        16        14        11        18        22        36        40 
dram[2]:        15        18        18        15        16        16        16        16        18        16        17        16        16        16        24        28 
dram[3]:        23        13        21        17        14        18        19        16        24        16        15        14        17        24        26        34 
dram[4]:        16        16        14        16        12        14        18        16        17        19        15        26        18        19        21        18 
dram[5]:        16        19        12        20        12        16        22        16        15        16        13        13        25        23        19        21 
maximum service time to same row:
dram[0]:     73783     61574     54517     84778     50005     63840     31345     43794     71199     71756     50954    109744     76051     81582     77795     83653 
dram[1]:     52230     49354     64612     56893     48221     40570     67829     65972     79293     59893     68568     52969     75223     99484     72705     72419 
dram[2]:     39102     42906     67303     52774     92642     72389    128522     65279     63614     90753    112418    109666     57070     55540    161201    172666 
dram[3]:     52128     67413    104911    140487     44412     51112     32937     65314     80845     42307     54154     75191     32706     51184     62827     67844 
dram[4]:     71859     69349     51888     59024     87580     57330     67466     70964    103775     69797     68123     76088     90686     78168     86303    112779 
dram[5]:     49501     69255    134819    140513     45713     62257     51177     58612     85101     70629     87300    127934     54065     61295    139658    141928 
average row accesses per activate:
dram[0]:  2.397112  2.216495  2.516129  2.386029  2.596330  2.398268  2.183288  2.120907  2.440945  2.323024  2.155172  2.006270  2.454545  2.566265  3.596330  2.921429 
dram[1]:  2.496241  2.717489  2.144737  2.169540  2.010929  2.017751  2.067916  2.090909  2.143750  2.062874  2.389121  2.115524  2.131222  2.207071  2.506912  2.555556 
dram[2]:  2.407273  2.375000  2.433692  2.417583  2.259690  2.413655  2.631356  2.513726  2.278846  2.159639  2.236667  2.502092  2.439153  2.730496  3.200000  3.321101 
dram[3]:  2.227397  2.157754  2.293515  2.408730  2.280702  2.128440  2.296588  2.256219  2.259366  2.321023  1.957929  1.941781  2.512048  2.375000  2.277533  2.558376 
dram[4]:  2.834286  2.839081  2.210526  2.191781  2.318008  2.228682  2.190083  2.216216  2.611111  2.700855  2.329365  2.566327  2.461078  3.032000  3.013605  3.333333 
dram[5]:  2.240260  2.320000  2.200000  2.201863  2.067742  2.103550  2.707921  2.513834  2.245955  2.155963  2.039394  1.915761  2.491329  2.200000  2.826446  2.942623 
average row locality = 58701/25310 = 2.319281
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       447       437       465       441       404       405       595       623       455       495       507       524       387       378       384       402 
dram[1]:       445       407       456       528       531       511       652       660       523       511       432       457       426       410       528       493 
dram[2]:       456       477       460       447       433       440       457       474       518       526       505       479       407       365       346       356 
dram[3]:       577       565       463       439       472       523       656       658       580       590       472       442       384       407       507       497 
dram[4]:       365       353       487       455       442       433       597       502       418       456       448       390       363       335       427       364 
dram[5]:       480       466       510       491       478       539       442       492       527       530       519       537       392       418       334       352 
total reads: 45039
bank skew: 660/334 = 1.98
chip skew: 8232/6835 = 1.20
number of total write accesses:
dram[0]:       217       208       237       208       162       149       215       219       165       181       118       116        45        48         8         7 
dram[1]:       219       199       196       227       205       171       231       237       163       178       139       129        45        27        16        13 
dram[2]:       206       226       219       213       150       161       164       167       193       191       166       119        54        20         6         6 
dram[3]:       236       242       209       168       178       173       219       249       204       227       133       125        33        30        10         7 
dram[4]:       131       141       227       185       163       142       198       154       146       176       139       113        48        44        16         6 
dram[5]:       210       230       216       218       163       172       105       144       167       175       154       168        39        55         8         7 
total reads: 13662
bank skew: 249/6 = 41.50
chip skew: 2443/2029 = 1.20
average mf latency per bank:
dram[0]:       3305      3441      3540      3959      4623      4709      3425      3284      3936      3759      7989      7993     18259     18808     25998     24902
dram[1]:       3379      3770      3933      3477      3793      4108      3299      3366      3808      3886      8457      8966     16981     18500     19137     20742
dram[2]:       3453      3206      3589      3649      4546      4447      4406      4242      3750      3774      7477      9105     17564     21997     28845     29133
dram[3]:       2861      2795      3732      4156      4111      3858      3279      3047      3291      3144      8284      9165     19173     18408     20014     20427
dram[4]:       6041      4435      4789      3883      6103      4700      4954      4134      6308      4009     61941     10393     27262     21915     32424     27423
dram[5]:       3163      3313      3377      3677      4017      3821      4819      4332      3619      3694      7642      7560     18481     17610     28751     28352
maximum mf latency per bank:
dram[0]:       1459      1342      1351      1402      1560      1636      1542      1499      1515      1402      1401      1416      1452      1439      1405      1498
dram[1]:       1408      1463      1376      1472      1631      1395      1368      1480      1535      1343      1415      1269      1664      1458      1329      1447
dram[2]:       1319      1389      1313      1750      1475      1379      1549      1546      1655      1398      1379      1400      1680      1447      1683      1769
dram[3]:       1382      1643      1305      1333      1405      1335      1448      1326      1322      1404      1279      1507      1785      1469      1813      1503
dram[4]:       1706      1575      1642      1299      1878      1481      1626      1279      1997      1336      1837      1459      1902      1554      1706      1501
dram[5]:       1482      1392      1467      1405      1628      1519      1345      1664      1565      1580      1470      1352      1497      1376      1434      1503

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198798 n_nop=1155686 n_act=4081 n_pre=4065 n_req=9652 n_rd=29396 n_write=5570 bw_util=0.05834
n_activity=234337 dram_eff=0.2984
bk0: 1788a 1182406i bk1: 1748a 1181706i bk2: 1860a 1179230i bk3: 1764a 1179763i bk4: 1616a 1183583i bk5: 1620a 1183588i bk6: 2380a 1176573i bk7: 2492a 1174569i bk8: 1820a 1182993i bk9: 1980a 1182326i bk10: 2028a 1181539i bk11: 2096a 1181227i bk12: 1548a 1186962i bk13: 1512a 1186633i bk14: 1536a 1189818i bk15: 1608a 1188576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198798 n_nop=1151615 n_act=4705 n_pre=4689 n_req=10365 n_rd=31880 n_write=5909 bw_util=0.06304
n_activity=255943 dram_eff=0.2953
bk0: 1780a 1183905i bk1: 1628a 1183468i bk2: 1824a 1180541i bk3: 2112a 1178306i bk4: 2124a 1178090i bk5: 2044a 1178705i bk6: 2608a 1175068i bk7: 2640a 1174097i bk8: 2092a 1180064i bk9: 2044a 1179345i bk10: 1728a 1184185i bk11: 1828a 1182626i bk12: 1704a 1185611i bk13: 1640a 1186564i bk14: 2112a 1184987i bk15: 1972a 1185686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0782876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198798 n_nop=1157079 n_act=3853 n_pre=3837 n_req=9407 n_rd=28584 n_write=5445 bw_util=0.05677
n_activity=225415 dram_eff=0.3019
bk0: 1824a 1181952i bk1: 1908a 1181674i bk2: 1840a 1179602i bk3: 1788a 1179829i bk4: 1732a 1183432i bk5: 1760a 1182412i bk6: 1828a 1183083i bk7: 1896a 1180255i bk8: 2072a 1179772i bk9: 2104a 1178411i bk10: 2020a 1180746i bk11: 1916a 1183573i bk12: 1628a 1185513i bk13: 1460a 1188040i bk14: 1384a 1190963i bk15: 1424a 1190353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198798 n_nop=1150405 n_act=4753 n_pre=4737 n_req=10675 n_rd=32928 n_write=5975 bw_util=0.0649
n_activity=260960 dram_eff=0.2982
bk0: 2308a 1178047i bk1: 2260a 1176847i bk2: 1852a 1180984i bk3: 1756a 1183123i bk4: 1888a 1182034i bk5: 2092a 1181021i bk6: 2624a 1177044i bk7: 2632a 1175391i bk8: 2320a 1177951i bk9: 2360a 1177187i bk10: 1888a 1181399i bk11: 1768a 1182574i bk12: 1536a 1187892i bk13: 1628a 1187141i bk14: 2028a 1185906i bk15: 1988a 1186614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0780465
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198798 n_nop=1159283 n_act=3590 n_pre=3574 n_req=8864 n_rd=27340 n_write=5011 bw_util=0.05397
n_activity=216108 dram_eff=0.2994
bk0: 1460a 1185473i bk1: 1412a 1186872i bk2: 1948a 1179381i bk3: 1820a 1181327i bk4: 1768a 1183105i bk5: 1732a 1181167i bk6: 2388a 1177376i bk7: 2008a 1181451i bk8: 1672a 1183921i bk9: 1824a 1182377i bk10: 1792a 1183347i bk11: 1560a 1184972i bk12: 1452a 1187073i bk13: 1340a 1188302i bk14: 1708a 1188469i bk15: 1456a 1189442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.124188
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1198798 n_nop=1154649 n_act=4328 n_pre=4312 n_req=9738 n_rd=30028 n_write=5481 bw_util=0.05924
n_activity=243659 dram_eff=0.2915
bk0: 1920a 1181537i bk1: 1864a 1180793i bk2: 2040a 1180349i bk3: 1964a 1180037i bk4: 1912a 1181484i bk5: 2156a 1179797i bk6: 1768a 1185128i bk7: 1968a 1182278i bk8: 2108a 1180427i bk9: 2120a 1179463i bk10: 2076a 1180943i bk11: 2148a 1179435i bk12: 1568a 1187709i bk13: 1672a 1185213i bk14: 1336a 1189558i bk15: 1408a 1189373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0918303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66502, Miss = 3644, Miss_rate = 0.055, Pending_hits = 42, Reservation_fails = 603
L2_cache_bank[1]: Access = 66969, Miss = 3705, Miss_rate = 0.055, Pending_hits = 36, Reservation_fails = 740
L2_cache_bank[2]: Access = 66605, Miss = 3993, Miss_rate = 0.060, Pending_hits = 32, Reservation_fails = 114
L2_cache_bank[3]: Access = 67829, Miss = 3977, Miss_rate = 0.059, Pending_hits = 30, Reservation_fails = 1
L2_cache_bank[4]: Access = 66549, Miss = 3582, Miss_rate = 0.054, Pending_hits = 42, Reservation_fails = 25
L2_cache_bank[5]: Access = 67226, Miss = 3564, Miss_rate = 0.053, Pending_hits = 20, Reservation_fails = 478
L2_cache_bank[6]: Access = 67241, Miss = 4111, Miss_rate = 0.061, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[7]: Access = 67309, Miss = 4121, Miss_rate = 0.061, Pending_hits = 32, Reservation_fails = 3
L2_cache_bank[8]: Access = 107089, Miss = 3547, Miss_rate = 0.033, Pending_hits = 28, Reservation_fails = 301
L2_cache_bank[9]: Access = 67474, Miss = 3288, Miss_rate = 0.049, Pending_hits = 20, Reservation_fails = 134
L2_cache_bank[10]: Access = 67132, Miss = 3682, Miss_rate = 0.055, Pending_hits = 30, Reservation_fails = 1
L2_cache_bank[11]: Access = 67612, Miss = 3825, Miss_rate = 0.057, Pending_hits = 33, Reservation_fails = 26
L2_total_cache_accesses = 845537
L2_total_cache_misses = 45039
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 389
L2_total_cache_reservation_fails = 2426
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 403080
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2074
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 396966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.337
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=4377079
icnt_total_pkts_simt_to_mem=1250133
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9987
	minimum = 6
	maximum = 53
Network latency average = 10.8405
	minimum = 6
	maximum = 53
Slowest packet = 1690691
Flit latency average = 8.24497
	minimum = 6
	maximum = 45
Slowest flit = 5625101
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0169142
	minimum = 0.00659782 (at node 13)
	maximum = 0.0235227 (at node 21)
Accepted packet rate average = 0.0169142
	minimum = 0.00659782 (at node 13)
	maximum = 0.0235227 (at node 21)
Injected flit rate average = 0.0738616
	minimum = 0.00659782 (at node 13)
	maximum = 0.179575 (at node 21)
Accepted flit rate average= 0.0738616
	minimum = 0.0172117 (at node 19)
	maximum = 0.167814 (at node 1)
Injected packet length average = 4.36683
Accepted packet length average = 4.36683
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 48.1009 (8 samples)
	minimum = 6 (8 samples)
	maximum = 511.875 (8 samples)
Network latency average = 30.4395 (8 samples)
	minimum = 6 (8 samples)
	maximum = 373 (8 samples)
Flit latency average = 18.5086 (8 samples)
	minimum = 6 (8 samples)
	maximum = 370.5 (8 samples)
Fragmentation average = 0.0742181 (8 samples)
	minimum = 0 (8 samples)
	maximum = 273.75 (8 samples)
Injected packet rate average = 0.0379244 (8 samples)
	minimum = 0.0283802 (8 samples)
	maximum = 0.076785 (8 samples)
Accepted packet rate average = 0.0379244 (8 samples)
	minimum = 0.0283802 (8 samples)
	maximum = 0.076785 (8 samples)
Injected flit rate average = 0.131437 (8 samples)
	minimum = 0.0402116 (8 samples)
	maximum = 0.276 (8 samples)
Accepted flit rate average = 0.131437 (8 samples)
	minimum = 0.0526439 (8 samples)
	maximum = 0.233837 (8 samples)
Injected packet size average = 3.46577 (8 samples)
Accepted packet size average = 3.46577 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 39 sec (519 sec)
gpgpu_simulation_rate = 30380 (inst/sec)
gpgpu_simulation_rate = 1749 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 518013.656250 (ms)
Result stored in result.txt
