#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Feb  8 01:03:21 2026
# Process ID         : 857525
# Current directory  : /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/TinyYOLOHW_ex.runs/synth_1
# Command line       : vivado -log TinyYOLOHW.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TinyYOLOHW.tcl
# Log file           : /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/TinyYOLOHW_ex.runs/synth_1/TinyYOLOHW.vds
# Journal file       : /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/TinyYOLOHW_ex.runs/synth_1/vivado.jou
# Running On         : ubuntu-laptop-hp
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-1340P
# CPU Frequency      : 399.760 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16391 MB
# Swap memory        : 70654 MB
# Total Virtual      : 87046 MB
# Available Virtual  : 71521 MB
#-----------------------------------------------------------
source TinyYOLOHW.tcl -notrace
Command: synth_design -top TinyYOLOHW -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 857650
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.121 ; gain = 148.688 ; free physical = 6575 ; free virtual = 66491
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TinyYOLOHW' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW.v:7]
INFO: [Synth 8-6157] synthesizing module 'TinyYOLOHW_control_s_axi' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_control_s_axi.v:255]
INFO: [Synth 8-6155] done synthesizing module 'TinyYOLOHW_control_s_axi' (0#1) [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'TinyYOLOHW_example' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:5]
	Parameter C_AXI_IN_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_OUT_TDATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TinyYOLOHW_example_vadd_axis' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example_vadd_axis.sv:6]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_ADDER_BIT_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_CLOCKS bound to: 2 - type: integer 
	Parameter C_GEN_S_AXIS_DATA bound to: 0 - type: integer 
	Parameter C_LENGTH_IN_BYTES bound to: 16384 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TDATA_WIDTH bound to: 512 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 27 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'TinyYoloComputeUnit' [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:2]
	Parameter C_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_FILTERS bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_3x3' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:1]
INFO: [Synth 8-6157] synthesizing module 'dsp_wrap_int8' [/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv:2]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_C_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: -1 - type: integer 
	Parameter C_C_LATENCY bound to: -1 - type: integer 
	Parameter C_OUT_HIGH bound to: 47 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_22' declared at '/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2616' bound to instance 'U0' of component 'xbip_multadd_v3_0_22' [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (0#1) [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'dsp_wrap_int8' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:1]
INFO: [Synth 8-6157] synthesizing module 'partial_sum_accumulator' [/media/ubuntu/T7/projects/arm-bharat/hdl/partial_sum_accumalator.sv:1]
	Parameter MAX_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'partial_sum_accumulator' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/partial_sum_accumalator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'quantizer' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'quantizer' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:1]
INFO: [Synth 8-226] default block is never used [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:45]
INFO: [Synth 8-6157] synthesizing module 'parameter_loader' [/media/ubuntu/T7/projects/arm-bharat/hdl/parameter_loader.sv:1]
	Parameter NUM_FILTERS bound to: 64 - type: integer 
	Parameter K_SIZE bound to: 9 - type: integer 
	Parameter W_ADDR_W bound to: 9 - type: integer 
	Parameter B_ADDR_W bound to: 9 - type: integer 
	Parameter AXIS_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/ubuntu/T7/projects/arm-bharat/hdl/parameter_loader.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'parameter_loader' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/parameter_loader.sv:1]
INFO: [Synth 8-638] synthesizing module 'bram_weights_1' [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/bram_weights_1/synth/bram_weights_1.vhd:70]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram_weights_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.556202 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_11' declared at '/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/bram_bias_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195209' bound to instance 'U0' of component 'blk_mem_gen_v8_4_11' [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/bram_weights_1/synth/bram_weights_1.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'bram_weights_1' (0#1) [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/bram_weights_1/synth/bram_weights_1.vhd:70]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (11) of module 'bram_weights_1' [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:115]
WARNING: [Synth 8-689] width (4608) of port connection 'dina' does not match port width (72) of module 'bram_weights_1' [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:116]
WARNING: [Synth 8-689] width (4608) of port connection 'douta' does not match port width (72) of module 'bram_weights_1' [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:117]
INFO: [Synth 8-638] synthesizing module 'bram_bias_1' [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/bram_bias_1/synth/bram_bias_1.vhd:70]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram_bias_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.441648 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_11' declared at '/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/bram_bias_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195209' bound to instance 'U0' of component 'blk_mem_gen_v8_4_11' [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/bram_bias_1/synth/bram_bias_1.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'bram_bias_1' (0#1) [/media/ubuntu/T7/projects/arm-bharat/Tiny_YOLO_HW/Tiny_YOLO_HW.gen/sources_1/ip/bram_bias_1/synth/bram_bias_1.vhd:70]
WARNING: [Synth 8-689] width (2048) of port connection 'dina' does not match port width (32) of module 'bram_bias_1' [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:125]
WARNING: [Synth 8-689] width (2048) of port connection 'douta' does not match port width (32) of module 'bram_bias_1' [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:126]
INFO: [Synth 8-6157] synthesizing module 'pixel_serializer' [/media/ubuntu/T7/projects/arm-bharat/hdl/pixel_serializer.sv:2]
	Parameter AXIS_WIDTH bound to: 512 - type: integer 
	Parameter PIXEL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_serializer' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/pixel_serializer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'kernelWindow' [/media/ubuntu/T7/projects/arm-bharat/hdl/kernel_window.sv:1]
	Parameter MAX_LB_WIDTH bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lineBuffer' [/media/ubuntu/T7/projects/arm-bharat/hdl/lib/line_buffer.sv:1]
	Parameter MAX_WIDTH bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lineBuffer' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/lib/line_buffer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'kernelWindow' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/kernel_window.sv:1]
INFO: [Synth 8-6157] synthesizing module 'output_packer' [/media/ubuntu/T7/projects/arm-bharat/hdl/output_packer.sv:2]
	Parameter NUM_FILTERS bound to: 64 - type: integer 
	Parameter AXIS_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'output_packer' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/output_packer.sv:2]
WARNING: [Synth 8-315] illegal expression in output port connection [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:303]
INFO: [Synth 8-6155] done synthesizing module 'TinyYoloComputeUnit' (0#1) [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TinyYOLOHW_example_vadd_axis' (0#1) [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example_vadd_axis.sv:6]
WARNING: [Synth 8-7071] port 's_axis_tstrb' of module 'TinyYOLOHW_example_vadd_axis' is unconnected for instance 'inst_example_vadd__axi_in_to_axi_out' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
WARNING: [Synth 8-7071] port 's_axis_tuser' of module 'TinyYOLOHW_example_vadd_axis' is unconnected for instance 'inst_example_vadd__axi_in_to_axi_out' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
WARNING: [Synth 8-7071] port 's_axis_tid' of module 'TinyYOLOHW_example_vadd_axis' is unconnected for instance 'inst_example_vadd__axi_in_to_axi_out' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
WARNING: [Synth 8-7071] port 's_axis_tdest' of module 'TinyYOLOHW_example_vadd_axis' is unconnected for instance 'inst_example_vadd__axi_in_to_axi_out' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
WARNING: [Synth 8-7071] port 'm_axis_tstrb' of module 'TinyYOLOHW_example_vadd_axis' is unconnected for instance 'inst_example_vadd__axi_in_to_axi_out' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'TinyYOLOHW_example_vadd_axis' is unconnected for instance 'inst_example_vadd__axi_in_to_axi_out' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'TinyYOLOHW_example_vadd_axis' is unconnected for instance 'inst_example_vadd__axi_in_to_axi_out' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'TinyYOLOHW_example_vadd_axis' is unconnected for instance 'inst_example_vadd__axi_in_to_axi_out' [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
WARNING: [Synth 8-7023] instance 'inst_example_vadd__axi_in_to_axi_out' of module 'TinyYOLOHW_example_vadd_axis' has 34 connections declared, but only 26 given [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:137]
INFO: [Synth 8-6155] done synthesizing module 'TinyYOLOHW_example' (0#1) [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'TinyYOLOHW' (0#1) [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW.v:7]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_control_s_axi.v:344]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3085]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element new_sum_reg was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/partial_sum_accumalator.sv:47]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity output_packer does not have driver. [/media/ubuntu/T7/projects/arm-bharat/hdl/output_packer.sv:18]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[0][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[1][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[2][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[3][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[4][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[5][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[6][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[7][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[8][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[9][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[10][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[11][col] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[11][first_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[11][last_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[11][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[12][col] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[12][first_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[12][last_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[12][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[13][col] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[13][first_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[13][last_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[13][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[14][col] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[14][first_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[14][last_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[14][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[15][col] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[15][first_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[15][last_ch] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-6014] Unused sequential element pipe_reg[15][valid] was removed.  [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:199]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity TinyYoloComputeUnit does not have driver. [/media/ubuntu/T7/projects/arm-bharat/hdl/compute_kernel_top.sv:29]
WARNING: [Synth 8-6014] Unused sequential element kernel_rst_2_reg was removed.  [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_example.sv:125]
WARNING: [Synth 8-7129] Port m_axis_tlast in module output_packer is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[35] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[34] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[33] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[32] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[31] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[30] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[29] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[28] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[27] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[26] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[25] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[24] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[23] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[22] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[21] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[20] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[19] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[18] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[17] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[16] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[15] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[14] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[13] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[12] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[11] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[10] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[9] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[35] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[34] in module blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.074 ; gain = 541.641 ; free physical = 6041 ; free virtual = 66032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.074 ; gain = 541.641 ; free physical = 6040 ; free virtual = 66032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.074 ; gain = 541.641 ; free physical = 6040 ; free virtual = 66032
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.074 ; gain = 0.000 ; free physical = 6161 ; free virtual = 66091
INFO: [Netlist 29-17] Analyzing 576 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_ooc.xdc]
Finished Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_ooc.xdc]
Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_user.xdc]
Finished Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/TinyYOLOHW_user.xdc]
Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/TinyYOLOHW_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/TinyYOLOHW_ex.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TinyYOLOHW_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TinyYOLOHW_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TinyYOLOHW_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TinyYOLOHW_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TinyYOLOHW_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TinyYOLOHW_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 9 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3912.844 ; gain = 0.000 ; free physical = 5322 ; free virtual = 65253
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 576 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3928.719 ; gain = 15.840 ; free physical = 5321 ; free virtual = 65253
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 3928.719 ; gain = 1422.285 ; free physical = 5303 ; free virtual = 65266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 3936.723 ; gain = 1430.289 ; free physical = 5302 ; free virtual = 65266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 3936.723 ; gain = 1430.289 ; free physical = 5338 ; free virtual = 65277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'TinyYOLOHW_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'TinyYOLOHW_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TinyYoloComputeUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'TinyYOLOHW_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'TinyYOLOHW_control_s_axi'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             LOAD_PARAMS |                               01 |                               01
                 COMPUTE |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TinyYoloComputeUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 3936.723 ; gain = 1430.289 ; free physical = 5246 ; free virtual = 65192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[63] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[62] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[61] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[60] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[59] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[58] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[57] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[56] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[55] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[54] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[53] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[52] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[51] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[50] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[49] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[48] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[47] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[46] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[45] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[44] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[43] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[42] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[41] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[40] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[39] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[38] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[37] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[36] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[35] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[34] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[33] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[32] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[31] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[30] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[29] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[28] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[27] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[26] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[25] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[24] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[23] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[22] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[21] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[20] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[19] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[18] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[17] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[16] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[15] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[14] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[13] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[12] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[11] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[10] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[9] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[8] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[7] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[6] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[5] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[4] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[3] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[2] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[1] driven by constant 1
WARNING: [Synth 8-3917] design TinyYOLOHW has port axi_out_tkeep[0] driven by constant 1
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[13] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[8] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[7] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design parameter_loader__GB0 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[2] )
INFO: [Synth 8-3886] merging instance 'word_cnt_reg[1]' (FDRE) to 'word_cnt_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'word_cnt_reg[0]' (FDRE) to 'word_cnt_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'word_cnt_reg[2]' (FDRE) to 'word_cnt_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'word_cnt_reg[3]' (FDRE) to 'word_cnt_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'bias_addr_reg[0]' (FDRE) to 'bias_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'bias_addr_reg[1]' (FDRE) to 'bias_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'bias_addr_reg[2]' (FDRE) to 'bias_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'bias_addr_reg[3]' (FDRE) to 'bias_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'bias_addr_reg[4]' (FDRE) to 'bias_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'bias_addr_reg[5]' (FDRE) to 'bias_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'bias_addr_reg[6]' (FDRE) to 'bias_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'bias_addr_reg[7]' (FDRE) to 'bias_addr_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bias_addr_reg[8] )
INFO: [Synth 8-4471] merging register 'gen_engines[49].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[49].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[49].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[49].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[49].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[49].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[49].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[48].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[48].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[48].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[48].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[48].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[48].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[48].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[47].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[47].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[47].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[47].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[47].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[47].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[47].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[46].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[46].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[46].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[46].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[46].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[46].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[46].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[45].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[45].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[45].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[45].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[45].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[45].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[45].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[44].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[44].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[44].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[44].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[44].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[44].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[44].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[43].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[43].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[43].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[43].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[43].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[43].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[43].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[51].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[0]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[1]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[2]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[3]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[4]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[5]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[6]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[7]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_engines[43].i_conv/valid_pipe_reg[8]' (FDR) to 'gen_engines[44].i_conv/valid_pipe_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[0]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[1]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[2]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[3]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[4]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[5]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[6]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[7]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_engines[44].i_conv/valid_pipe_reg[8]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[0]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[1]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[2]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[3]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[4]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[5]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[6]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[7]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_engines[45].i_conv/valid_pipe_reg[8]' (FDR) to 'gen_engines[46].i_conv/valid_pipe_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[0]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[1]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[2]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[3]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[4]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[5]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[6]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[7]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_engines[46].i_conv/valid_pipe_reg[8]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[0]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[1]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[2]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[3]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[4]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[5]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[6]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[7]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_engines[47].i_conv/valid_pipe_reg[8]' (FDR) to 'gen_engines[48].i_conv/valid_pipe_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[0]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[1]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[2]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[3]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[4]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[5]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[6]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[7]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_engines[48].i_conv/valid_pipe_reg[8]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[0]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[1]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[2]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[3]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[4]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[5]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[6]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[7]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_engines[49].i_conv/valid_pipe_reg[8]' (FDR) to 'gen_engines[51].i_conv/valid_pipe_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[0][31]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[1][31]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[2][31]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[3][31]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[3][30]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[4][31]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[5][31]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[5][30]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[6][31]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[6][30]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[0][30]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[1][30]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[2][30]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[3][30]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[4][30]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[5][30]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[5][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[6][30]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[6][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[0][17]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[1][17]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[2][17]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[3][17]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[4][17]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[5][17]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[5][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[6][17]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[6][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[0][18]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[1][18]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[2][18]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'gen_engines[51].i_conv/bias_reg_reg[3][18]' (FDR) to 'gen_engines[51].i_conv/bias_reg_reg[3][29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[51].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[51].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[51].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[51].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[51].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[51].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[51].i_conv/bias_reg_reg[0][14] )
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[47]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[46]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[45]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[44]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[43]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[42]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[41]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[40]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[39]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[38]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[37]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[36]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[35]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[34]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[33]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[32]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[31]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[30]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[29]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[28]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[27]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[26]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[25]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[24]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[23]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[22]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[21]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[20]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[19]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[18]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[17]) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[47]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[46]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[45]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[44]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[43]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[42]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[41]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[40]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[39]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[38]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[37]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[36]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[35]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[34]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[33]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[32]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[31]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[30]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[29]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[28]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[27]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[26]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[25]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[24]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[23]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[22]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[21]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[20]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[19]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[18]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[17]__0) is unused and will be removed from module quantizer__1.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[47]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[46]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[45]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[44]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[43]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[42]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[41]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[40]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[39]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[38]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[37]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[36]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[35]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[34]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[33]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[32]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[31]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[30]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[29]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[28]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[27]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[26]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[25]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[24]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[23]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[22]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[21]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[20]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[19]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[18]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[17]) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[47]__0) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[46]__0) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[45]__0) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[44]__0) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[43]__0) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[42]__0) is unused and will be removed from module quantizer__2.
WARNING: [Synth 8-3332] Sequential element (mult_result_reg[41]__0) is unused and will be removed from module quantizer__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_engines[37].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[37].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[37].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[37].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[37].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[37].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[37].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[36].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[36].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[36].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[36].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[36].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[36].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[36].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[35].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[35].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[35].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[35].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[35].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[35].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[35].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[38].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[38].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[38].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[38].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[38].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[38].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[38].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[38].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-4471] merging register 'gen_engines[33].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[33].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[33].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[33].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[33].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[33].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[33].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[32].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[32].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[32].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[32].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[32].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[32].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[32].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[31].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[31].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[31].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[31].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[31].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[31].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[31].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[34].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[34].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[34].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[34].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[34].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[34].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[34].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[34].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-4471] merging register 'gen_engines[28].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[28].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[28].i_conv/bias_reg_reg[2][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[2][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[28].i_conv/bias_reg_reg[3][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[3][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[28].i_conv/bias_reg_reg[4][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[4][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[28].i_conv/bias_reg_reg[5][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[5][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[28].i_conv/bias_reg_reg[6][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[6][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[27].i_conv/bias_reg_reg[0][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[0][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Synth 8-4471] merging register 'gen_engines[27].i_conv/bias_reg_reg[1][31:0]' into 'gen_engines[29].i_conv/bias_reg_reg[1][31:0]' [/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv:52]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[29].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[29].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[29].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[29].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[29].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[29].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[29].i_conv/bias_reg_reg[0][14] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[24].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[24].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[24].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[24].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[24].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[24].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[24].i_conv/bias_reg_reg[0][14] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[18].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[18].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[18].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[18].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[18].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[18].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[18].i_conv/bias_reg_reg[0][14] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[10].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[10].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[10].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[10].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[10].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[10].i_conv/bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[10].i_conv/bias_reg_reg[0][14] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:30]
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[59].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[58].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[57].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[56].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[60].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[61].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[62].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[59].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[58].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[57].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[56].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[60].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[61].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[62].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[59].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[58].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[57].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[56].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[60].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[61].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[62].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[59].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[58].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[57].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[56].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[60].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[61].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[62].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[59].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[58].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[57].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[56].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[60].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[61].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[62].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[59].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[58].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[57].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[56].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[60].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[61].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[62].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[59].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[58].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[57].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[56].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[60].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[61].i_conv /\bias_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_engines[62].i_conv /\bias_reg_reg[0][14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 3964.656 ; gain = 1458.223 ; free physical = 209 ; free virtual = 59054
---------------------------------------------------------------------------------
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_10 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_10 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_10 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_10 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_10 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_10 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_10 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_10 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_10 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_10 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_10 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_10 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_12 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_12 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_12 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_12 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_12 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_12 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_12 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_12 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_12 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_12 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_14 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_14 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_14 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_14 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 mult_result0_16 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 mult_result0_16 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 mult_result0_18 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 mult_result0_18 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_8 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_8 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_c : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_c : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_c : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_c : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_c : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_c : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_c : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_c : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_c : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_c : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_c : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_c : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_c : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_c : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_e : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_e : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_e : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_e : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_e : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_e : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_e : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_e : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_e : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_e : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_e : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_e : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_11 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_11 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_11 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_11 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_11 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_11 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_11 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_11 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_11 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_11 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_11 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_11 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_13 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_13 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_13 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_13 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_13 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_13 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_13 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_13 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_13 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_13 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_15 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_15 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB10 mult_result0_15 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_15 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 mult_result0_17 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 mult_result0_17 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 mult_result0_19 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 mult_result0_19 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_7 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_7 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_9 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB1 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_9 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_b : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB2 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB3 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_b : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_d : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_d : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_d : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_d : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_d : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_d : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_d : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_d : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_d : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_d : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_d : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB4 mult_result0_d : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_d : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_d : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_f : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_f : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_f : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_f : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_f : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_f : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB8 mult_result0_f : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB0 mult_result0_f : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB7 mult_result0_f : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB5 mult_result0_f : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB9 mult_result0_f : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB6 mult_result0_f : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 total_row_width_1a : 0 0 : 3101 4856 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 total_row_width_1a : 0 1 : 1755 4856 : Used 1 time 0
 Sort Area is TinyYoloComputeUnit__GCB11 total_row_width_1c : 0 0 : 1711 1711 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:01:33 . Memory (MB): peak = 4042.422 ; gain = 1535.988 ; free physical = 229 ; free virtual = 58120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "TinyYOLOHW/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/i_window/LineBuffer1/line_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "TinyYOLOHW/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/i_window/LineBuffer0/line_reg" may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:02:24 . Memory (MB): peak = 4432.445 ; gain = 1926.012 ; free physical = 237 ; free virtual = 57740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\gen_engines[41].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB1) as it is equivalent to (\gen_engines[40].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\gen_engines[42].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB1) as it is equivalent to (\gen_engines[40].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\gen_engines[1].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB8) as it is equivalent to (\gen_engines[50].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\gen_engines[2].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB8) as it is equivalent to (\gen_engines[50].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\gen_engines[54].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB10) as it is equivalent to (\gen_engines[63].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\gen_engines[55].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB10) as it is equivalent to (\gen_engines[63].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[53].i_quant/valid_out_reg ) from module (TinyYOLOHW_GT0) as it is equivalent to (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[52].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-7052] The timing for the instance i_4/gen_engines[42].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/gen_engines[41].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/gen_engines[40].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_11/gen_engines[2].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_11/gen_engines[1].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_11/gen_engines[50].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_13/gen_engines[55].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_13/gen_engines[54].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_13/gen_engines[63].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_14/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[53].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_14/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[52].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_14/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/i_window/LineBuffer1/line_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[51].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[49].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[48].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[47].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[46].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[45].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[44].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[43].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-4765] Removing register instance (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[36].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB2_tempName) as it is equivalent to (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[35].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[38].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB2_tempName) as it is equivalent to (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[35].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[37].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB2_tempName) as it is equivalent to (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[35].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-7052] The timing for the instance i_5/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[38].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[37].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[36].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[35].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-4765] Removing register instance (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[32].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB3_tempName) as it is equivalent to (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[31].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[34].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB3_tempName) as it is equivalent to (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[31].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-4765] Removing register instance (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[33].i_quant/valid_out_reg ) from module (TinyYoloComputeUnit__GCB3_tempName) as it is equivalent to (\inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[31].i_quant/valid_out_reg ) and driving same net [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
INFO: [Synth 8-7052] The timing for the instance i_6/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[34].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_6/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[33].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_6/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[32].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_6/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[31].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[29].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[28].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[27].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[26].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[25].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[24].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[23].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[22].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[21].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[20].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[19].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_8/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[30].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[18].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[17].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[16].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[15].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[14].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[13].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[12].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[11].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_9/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[39].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_10/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[10].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_10/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[9].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_10/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[8].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_10/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[7].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_10/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[6].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_10/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[5].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_10/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[4].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_10/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[3].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance i_12/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[0].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_12/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[62].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_12/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[61].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_12/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[60].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_12/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[56].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_12/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[57].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_12/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[58].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_12/inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[59].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:44 ; elapsed = 00:02:54 . Memory (MB): peak = 4444.371 ; gain = 1937.938 ; free physical = 195 ; free virtual = 54866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[51].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[49].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[48].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[47].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[46].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[45].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[44].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[43].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[42].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[41].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[40].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[38].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[37].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[36].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[35].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[34].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[33].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[32].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[31].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[29].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[28].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[27].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[26].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[25].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[24].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[23].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[22].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[21].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[20].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[19].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[30].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[18].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[17].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[16].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[15].i_acc/partial_sum_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin i_40091:I0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:53 ; elapsed = 00:03:09 . Memory (MB): peak = 4518.934 ; gain = 2012.500 ; free physical = 216 ; free virtual = 54543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:03:09 . Memory (MB): peak = 4518.934 ; gain = 2012.500 ; free physical = 216 ; free virtual = 54543
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 1st driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[52].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 2nd driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[63].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 3rd driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[59].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 4th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[57].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 5th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[60].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 6th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[62].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 7th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[0].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 8th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[61].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 9th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[56].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 10th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[58].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 11th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[50].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 12th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[3].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 13th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[5].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 14th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[7].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 15th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[9].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 16th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[10].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 17th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[8].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 18th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[6].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 19th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[4].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 20th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[39].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 21th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[12].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 22th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[14].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 23th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[16].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 24th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[18].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 25th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[17].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 26th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[15].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 27th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[13].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 28th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[11].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 29th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[30].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 30th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[20].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 31th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[22].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 32th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[24].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 33th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[23].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 34th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[21].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 35th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[19].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 36th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[25].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 37th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[27].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 38th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[29].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 39th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[28].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 40th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[26].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 41th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[31].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 42th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[35].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 43th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[40].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 44th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[43].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 45th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[45].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 46th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[47].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 47th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[49].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 48th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[51].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 49th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[48].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 50th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[46].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/final_valid with 51th driver pin 'inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/gen_engines[44].i_quant/valid_out_reg/Q' [/media/ubuntu/T7/projects/arm-bharat/hdl/quantizer.sv:27]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:19 ; elapsed = 00:03:35 . Memory (MB): peak = 4585.582 ; gain = 2079.148 ; free physical = 271 ; free virtual = 54378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:21 ; elapsed = 00:03:36 . Memory (MB): peak = 4585.582 ; gain = 2079.148 ; free physical = 263 ; free virtual = 54371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:21 ; elapsed = 00:03:37 . Memory (MB): peak = 4585.582 ; gain = 2079.148 ; free physical = 263 ; free virtual = 54371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:22 ; elapsed = 00:03:38 . Memory (MB): peak = 4585.582 ; gain = 2079.148 ; free physical = 264 ; free virtual = 54371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xbip_dsp48e2_wrapper_v3_0_1851 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1848 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1845 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1842 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1839 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1836 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1833 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1830 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1827 | (C'+(A'*B')')'   | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1824 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1821 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1818 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1815 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1812 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1809 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1806 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1803 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1800 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1797 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1794 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1791 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1788 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1785 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1782 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1779 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1776 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1773 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1770 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1767 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1764 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1761 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1758 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1755 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1752 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1749 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1746 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1743 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1740 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1737 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1734 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1731 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1728 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1725 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1722 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1719 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1716 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1713 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1710 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1707 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1704 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1701 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1698 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1695 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1692 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1689 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1686 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1683 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1680 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1677 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1674 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1671 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1668 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1665 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1662 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1659 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1656 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1653 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1650 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1647 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1644 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1641 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1638 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1635 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1632 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1629 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1626 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1623 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1620 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1617 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1614 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1611 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1608 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1605 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1602 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1599 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1596 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1593 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1590 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1587 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1584 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1581 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1578 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1575 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1572 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1569 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1566 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1563 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1560 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1557 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1554 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1551 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1548 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1545 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1542 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1539 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1536 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1533 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1530 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1527 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1524 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1521 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1518 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1515 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1512 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1509 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1506 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1503 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1500 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1497 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1494 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1491 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1488 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1485 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1482 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1479 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1476 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1473 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1470 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1467 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1464 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1461 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1458 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1455 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1452 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1449 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1446 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1443 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1440 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1437 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1434 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1431 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1428 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1425 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1422 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1419 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1416 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1413 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1410 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1407 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1404 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1401 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1398 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1395 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1392 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1389 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1386 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1383 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1380 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1377 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1374 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1371 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1368 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1365 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1362 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1359 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1356 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1353 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1350 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1347 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1344 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1341 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1338 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1335 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1332 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1329 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1326 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1323 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1320 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1317 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1314 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1311 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1308 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1305 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1302 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1299 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1296 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1293 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1290 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1287 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1284 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1281 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1278 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1275 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1272 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1269 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1266 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1263 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1260 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1257 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1254 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1251 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1248 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1245 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1242 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1239 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1236 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1233 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1230 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1227 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1224 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1221 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1218 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1215 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1212 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1209 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1206 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1203 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1200 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1197 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1194 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1191 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1188 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1185 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1182 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1179 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1176 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1173 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1170 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1167 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1164 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1161 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1158 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1155 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1152 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1149 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1146 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1143 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1140 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1137 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1134 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1131 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1128 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1125 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1122 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1119 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1116 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1113 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1110 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1107 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1104 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1101 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1098 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1095 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1092 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1089 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1086 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1083 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1080 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1077 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1074 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1071 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1068 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1065 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1062 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1059 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1056 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1053 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1050 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1047 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1044 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1041 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1038 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1035 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1032 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1029 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1026 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1023 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1020 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1017 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1014 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1011 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1008 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1005 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_1002 | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_999  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_996  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_993  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_990  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_987  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_984  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_981  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_978  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_975  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_972  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_969  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_966  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_963  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_960  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_957  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_954  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_951  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_948  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_945  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_942  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_939  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_936  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_933  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_930  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_927  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_924  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_921  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_918  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_915  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_912  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_909  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_906  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_903  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_900  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_897  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_894  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_891  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_888  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_885  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_882  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_879  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_876  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_873  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_870  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_867  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_864  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_861  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_858  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_855  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_852  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_849  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_846  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_843  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_840  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_837  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_834  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_831  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_828  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_825  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_822  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_819  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_816  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_813  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_810  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_807  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_804  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_801  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_798  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_795  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_792  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_789  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_786  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_783  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_780  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_777  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_774  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_771  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_768  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_765  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_762  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_759  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_756  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_753  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_750  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_747  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_744  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_741  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_738  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_735  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_732  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_729  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_726  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_723  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_720  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_717  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_714  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_711  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_708  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_705  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_702  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_699  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_696  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_693  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_690  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_687  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_684  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_681  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_678  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_675  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_672  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_669  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_666  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_663  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_660  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_657  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_654  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_651  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_648  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_645  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_642  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_639  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_636  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_633  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_630  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_627  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_624  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_621  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_618  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_615  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_612  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_609  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_606  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_603  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_600  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_597  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_594  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_591  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_588  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_585  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_582  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_579  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_576  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_573  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_570  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_567  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_564  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_561  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_558  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_555  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_552  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_549  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_546  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_543  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_540  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_537  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_534  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_531  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_528  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_525  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_522  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_519  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_516  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_513  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_510  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_507  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_504  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_501  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_498  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_495  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_492  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_489  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_486  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_483  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_480  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_477  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_474  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_471  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_468  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_465  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_462  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_459  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_456  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_453  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_450  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_447  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_444  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_441  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_438  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_435  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_432  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_429  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_426  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_423  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_420  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_417  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_414  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_411  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_408  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_405  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_402  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_399  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_396  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_393  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_390  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_387  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_384  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_381  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_378  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_375  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_372  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_369  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_366  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_363  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_360  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_357  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_354  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_351  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_348  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_345  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_342  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_339  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_336  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_333  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_330  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_327  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_324  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_321  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_318  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_315  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_312  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_309  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_306  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_303  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_300  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_297  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_294  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_291  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_288  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_285  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_282  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_279  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_276  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_273  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_270  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_267  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_264  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_261  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_258  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_255  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_252  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_249  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_246  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_243  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_240  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_237  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_234  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_231  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_228  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_225  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_222  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_219  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_216  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_213  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_210  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_207  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_204  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_201  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_198  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_195  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_192  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_189  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_186  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_183  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_180  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_177  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_174  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_171  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_168  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_165  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_162  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_159  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_156  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_153  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_150  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_147  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_144  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_141  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_138  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_135  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_132  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0_129  | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|xbip_dsp48e2_wrapper_v3_0      | (C'+(A'*B')')'   | 30     | 0      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|quantizer                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|quantizer                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|quantizer                      | (PCIN>>17+A'*B)' | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|kernelWindow                   | A'*B'            | 15     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kernelWindow                   | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kernelWindow                   | PCIN>>17+A'*B'   | 30     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  3118|
|2     |DSP_ALU         |   835|
|4     |DSP_A_B_DATA    |   835|
|7     |DSP_C_DATA      |   835|
|8     |DSP_MULTIPLIER  |   835|
|9     |DSP_M_DATA      |   835|
|11    |DSP_OUTPUT      |   835|
|13    |DSP_PREADD      |   835|
|14    |DSP_PREADD_DATA |   835|
|16    |LUT1            |   176|
|17    |LUT2            | 24638|
|18    |LUT3            |  7576|
|19    |LUT4            |  2145|
|20    |LUT5            |   222|
|21    |LUT6            |  4683|
|22    |MUXF7           |     1|
|23    |RAM32M16        |    46|
|24    |RAMB18E2        |    65|
|26    |RAMB36E2        |     8|
|30    |SRL16E          |  2092|
|31    |FDRE            | 30693|
|32    |FDSE            |    21|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:22 ; elapsed = 00:03:38 . Memory (MB): peak = 4585.582 ; gain = 2079.148 ; free physical = 264 ; free virtual = 54372
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 51 critical warnings and 1275 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:44 ; elapsed = 00:03:22 . Memory (MB): peak = 4585.582 ; gain = 1198.504 ; free physical = 8090 ; free virtual = 64866
Synthesis Optimization Complete : Time (s): cpu = 00:04:22 ; elapsed = 00:03:45 . Memory (MB): peak = 4585.582 ; gain = 2079.148 ; free physical = 8112 ; free virtual = 64863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4585.582 ; gain = 0.000 ; free physical = 8152 ; free virtual = 64915
INFO: [Netlist 29-17] Analyzing 4000 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/i_bias_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/i_weight_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/i_weight_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/i_weight_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_example/inst_example_vadd__axi_in_to_axi_out/inst_compute_engine/i_weight_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4585.582 ; gain = 0.000 ; free physical = 8003 ; free virtual = 64905
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 881 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 835 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 46 instances

Synth Design complete | Checksum: 6e8164a5
INFO: [Common 17-83] Releasing license: Synthesis
608 Infos, 332 Warnings, 51 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:47 ; elapsed = 00:04:12 . Memory (MB): peak = 4585.582 ; gain = 3031.930 ; free physical = 7921 ; free virtual = 64848
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9626.659; main = 3004.631; forked = 6767.476
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 18355.918; main = 4565.305; forked = 14395.176
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4585.582 ; gain = 0.000 ; free physical = 7896 ; free virtual = 64841
INFO: [Common 17-1381] The checkpoint '/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/TinyYOLOHW_ex.runs/synth_1/TinyYOLOHW.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TinyYOLOHW_utilization_synth.rpt -pb TinyYOLOHW_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  8 01:07:42 2026...
