--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16626534 paths analyzed, 1067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.877ns.
--------------------------------------------------------------------------------
Slack:                  2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.827ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X3Y39.D2       net (fanout=10)       1.166   mux61
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.827ns (4.258ns logic, 13.569ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  2.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.816ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X3Y39.D2       net (fanout=10)       1.166   mux61
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.816ns (4.243ns logic, 13.573ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.807ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X4Y41.C6       net (fanout=10)       1.161   mux61
    SLICE_X4Y41.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW3
    SLICE_X7Y37.A2       net (fanout=2)        1.209   decoder/N205
    SLICE_X7Y37.A        Tilo                  0.259   decoder/N274
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X5Y36.A2       net (fanout=26)       1.793   Mmux__n00403_rs_cy[2]
    SLICE_X5Y36.A        Tilo                  0.259   Mmux__n00403_rs_lut[3]
                                                       decoder/Sh1778
    SLICE_X7Y33.B1       net (fanout=3)        1.259   Sh1778
    SLICE_X7Y33.B        Tilo                  0.259   N207
                                                       decoder/Sh17710
    SLICE_X8Y35.A1       net (fanout=7)        1.960   Sh17710
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.807ns (3.872ns logic, 13.935ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.802ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D2       net (fanout=14)       1.434   M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.802ns (4.215ns logic, 13.587ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  2.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.792ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X3Y39.D2       net (fanout=10)       1.166   mux61
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.792ns (4.003ns logic, 13.789ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  2.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.791ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D2       net (fanout=14)       1.434   M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.791ns (4.200ns logic, 13.591ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  2.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.781ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X3Y39.D2       net (fanout=10)       1.166   mux61
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.781ns (3.988ns logic, 13.793ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  2.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.772ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X4Y41.C6       net (fanout=10)       1.161   mux61
    SLICE_X4Y41.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW3
    SLICE_X7Y37.A2       net (fanout=2)        1.209   decoder/N205
    SLICE_X7Y37.A        Tilo                  0.259   decoder/N274
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X5Y36.A2       net (fanout=26)       1.793   Mmux__n00403_rs_cy[2]
    SLICE_X5Y36.A        Tilo                  0.259   Mmux__n00403_rs_lut[3]
                                                       decoder/Sh1778
    SLICE_X7Y33.B1       net (fanout=3)        1.259   Sh1778
    SLICE_X7Y33.B        Tilo                  0.259   N207
                                                       decoder/Sh17710
    SLICE_X8Y35.A1       net (fanout=7)        1.960   Sh17710
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.772ns (3.617ns logic, 14.155ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.767ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D2       net (fanout=14)       1.434   M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.767ns (3.960ns logic, 13.807ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  2.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.759ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X3Y39.D2       net (fanout=10)       1.166   mux61
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=9)        0.691   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y38.B5       net (fanout=3)        0.889   n0022[0]
    SLICE_X8Y38.B        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X9Y36.AX       net (fanout=1)        0.942   M_alu_alu[0]
    SLICE_X9Y36.CLK      Tdick                 0.114   M_r1_q[0]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.759ns (6.618ns logic, 11.141ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  2.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.757ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A5       net (fanout=14)       1.542   M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_ctrl_state<3>1_1
    SLICE_X2Y40.B1       net (fanout=6)        1.246   M_ctrl_state<3>1
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.757ns (4.215ns logic, 13.542ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  2.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.757ns (Levels of Logic = 14)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X3Y39.D2       net (fanout=10)       1.166   mux61
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y37.AMUX    Tcina                 0.210   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X8Y38.D4       net (fanout=1)        1.663   alu/Mmux_sum3_split[8]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.757ns (4.270ns logic, 13.487ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  2.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.757ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AMUX     Tshcko                0.535   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X2Y40.D1       net (fanout=17)       1.284   M_state_q_FSM_FFd4_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.757ns (4.320ns logic, 13.437ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  2.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.756ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D2       net (fanout=14)       1.434   M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.756ns (3.945ns logic, 13.811ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.748ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X3Y39.D2       net (fanout=10)       1.166   mux61
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=9)        0.691   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y38.B5       net (fanout=3)        0.889   n0022[0]
    SLICE_X8Y38.B        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X9Y36.AX       net (fanout=1)        0.942   M_alu_alu[0]
    SLICE_X9Y36.CLK      Tdick                 0.114   M_r1_q[0]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.748ns (6.603ns logic, 11.145ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.746ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A5       net (fanout=14)       1.542   M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_ctrl_state<3>1_1
    SLICE_X2Y40.B1       net (fanout=6)        1.246   M_ctrl_state<3>1
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.746ns (4.200ns logic, 13.546ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.746ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AMUX     Tshcko                0.535   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X2Y40.D1       net (fanout=17)       1.284   M_state_q_FSM_FFd4_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.746ns (4.305ns logic, 13.441ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.746ns (Levels of Logic = 14)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X3Y39.D2       net (fanout=10)       1.166   mux61
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y37.AMUX    Tcina                 0.210   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X8Y38.D4       net (fanout=1)        1.663   alu/Mmux_sum3_split[8]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.746ns (4.255ns logic, 13.491ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  2.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.739ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X4Y41.C6       net (fanout=10)       1.161   mux61
    SLICE_X4Y41.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW3
    SLICE_X7Y37.A2       net (fanout=2)        1.209   decoder/N205
    SLICE_X7Y37.A        Tilo                  0.259   decoder/N274
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X5Y36.A2       net (fanout=26)       1.793   Mmux__n00403_rs_cy[2]
    SLICE_X5Y36.A        Tilo                  0.259   Mmux__n00403_rs_lut[3]
                                                       decoder/Sh1778
    SLICE_X7Y33.B1       net (fanout=3)        1.259   Sh1778
    SLICE_X7Y33.B        Tilo                  0.259   N207
                                                       decoder/Sh17710
    SLICE_X8Y35.A1       net (fanout=7)        1.960   Sh17710
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=9)        0.691   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y38.B5       net (fanout=3)        0.889   n0022[0]
    SLICE_X8Y38.B        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X9Y36.AX       net (fanout=1)        0.942   M_alu_alu[0]
    SLICE_X9Y36.CLK      Tdick                 0.114   M_r1_q[0]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.739ns (6.232ns logic, 11.507ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.737ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A2       net (fanout=14)       1.603   M_state_q_FSM_FFd1_1
    SLICE_X4Y38.A        Tilo                  0.254   decoder/N123
                                                       mux61_1
    SLICE_X4Y41.C6       net (fanout=10)       1.161   mux61
    SLICE_X4Y41.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW3
    SLICE_X7Y37.A2       net (fanout=2)        1.209   decoder/N205
    SLICE_X7Y37.A        Tilo                  0.259   decoder/N274
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X5Y36.A2       net (fanout=26)       1.793   Mmux__n00403_rs_cy[2]
    SLICE_X5Y36.A        Tilo                  0.259   Mmux__n00403_rs_lut[3]
                                                       decoder/Sh1778
    SLICE_X7Y33.B1       net (fanout=3)        1.259   Sh1778
    SLICE_X7Y33.B        Tilo                  0.259   N207
                                                       decoder/Sh17710
    SLICE_X8Y35.A1       net (fanout=7)        1.960   Sh17710
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y37.AMUX    Tcina                 0.210   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X8Y38.D4       net (fanout=1)        1.663   alu/Mmux_sum3_split[8]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.737ns (3.884ns logic, 13.853ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  2.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.734ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D2       net (fanout=14)       1.434   M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=9)        0.691   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y38.B5       net (fanout=3)        0.889   n0022[0]
    SLICE_X8Y38.B        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X9Y36.AX       net (fanout=1)        0.942   M_alu_alu[0]
    SLICE_X9Y36.CLK      Tdick                 0.114   M_r1_q[0]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.734ns (6.575ns logic, 11.159ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  2.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.732ns (Levels of Logic = 14)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D2       net (fanout=14)       1.434   M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y37.AMUX    Tcina                 0.210   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X8Y38.D4       net (fanout=1)        1.663   alu/Mmux_sum3_split[8]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.732ns (4.227ns logic, 13.505ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  2.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.732ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A5       net (fanout=14)       1.542   M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_ctrl_state<3>1_1
    SLICE_X3Y39.D5       net (fanout=6)        1.151   M_ctrl_state<3>1
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.732ns (4.239ns logic, 13.493ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  2.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.723ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D2       net (fanout=14)       1.434   M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    DSP48_X0Y10.B0       net (fanout=9)        0.691   M_alu_a[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y38.B5       net (fanout=3)        0.889   n0022[0]
    SLICE_X8Y38.B        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X9Y36.AX       net (fanout=1)        0.942   M_alu_alu[0]
    SLICE_X9Y36.CLK      Tdick                 0.114   M_r1_q[0]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.723ns (6.560ns logic, 11.163ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  2.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AMUX     Tshcko                0.535   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X2Y40.D1       net (fanout=17)       1.284   M_state_q_FSM_FFd4_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.722ns (4.065ns logic, 13.657ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  2.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A5       net (fanout=14)       1.542   M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_ctrl_state<3>1_1
    SLICE_X2Y40.B1       net (fanout=6)        1.246   M_ctrl_state<3>1
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.AX       net (fanout=2)        1.205   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.391   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.722ns (3.960ns logic, 13.762ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  2.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.721ns (Levels of Logic = 13)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A5       net (fanout=14)       1.542   M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_ctrl_state<3>1_1
    SLICE_X3Y39.D5       net (fanout=6)        1.151   M_ctrl_state<3>1
    SLICE_X3Y39.D        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X3Y39.C5       net (fanout=1)        0.406   decoder/N219
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.DMUX    Tcind                 0.289   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X8Y38.D1       net (fanout=1)        1.748   alu/Mmux_sum3_split[7]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.721ns (4.224ns logic, 13.497ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  2.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.721ns (Levels of Logic = 14)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D2       net (fanout=14)       1.434   M_state_q_FSM_FFd1_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y36.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y37.AMUX    Tcina                 0.210   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X8Y38.D4       net (fanout=1)        1.663   alu/Mmux_sum3_split[8]
    SLICE_X8Y38.D        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu35
    SLICE_X8Y38.A3       net (fanout=1)        0.358   alu/Mmux_alu34
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.721ns (4.212ns logic, 13.509ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  2.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.711ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AMUX     Tshcko                0.535   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    SLICE_X2Y40.D1       net (fanout=17)       1.284   M_state_q_FSM_FFd4_1
    SLICE_X2Y40.D        Tilo                  0.235   M_see_q[0]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X2Y40.B3       net (fanout=8)        1.399   N57
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.711ns (4.050ns logic, 13.661ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  2.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.711ns (Levels of Logic = 12)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A5       net (fanout=14)       1.542   M_state_q_FSM_FFd1_1
    SLICE_X6Y40.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_ctrl_state<3>1_1
    SLICE_X2Y40.B1       net (fanout=6)        1.246   M_ctrl_state<3>1
    SLICE_X2Y40.B        Tilo                  0.235   M_see_q[0]
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW0
    SLICE_X3Y39.C6       net (fanout=1)        0.360   decoder/N218
    SLICE_X3Y39.C        Tilo                  0.259   decoder/N219
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X8Y37.BX       net (fanout=2)        1.209   decoder/temp_pos[1]
    SLICE_X8Y37.CMUX     Taxc                  0.376   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X4Y35.B1       net (fanout=3)        1.296   decoder/Maddsub_n0037_4
    SLICE_X4Y35.B        Tilo                  0.254   decoder/N93
                                                       decoder/Sh17715_SW1
    SLICE_X8Y35.C1       net (fanout=15)       1.120   N69
    SLICE_X8Y35.C        Tilo                  0.255   N162
                                                       decoder/Sh17716_SW7
    SLICE_X8Y35.A2       net (fanout=1)        1.823   N163
    SLICE_X8Y35.A        Tilo                  0.254   N162
                                                       Mmux_M_alu_a11
    SLICE_X10Y35.AX      net (fanout=9)        0.937   M_alu_a[0]
    SLICE_X10Y35.BMUX    Taxb                  0.310   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X11Y35.C3      net (fanout=1)        1.620   alu/Mmux_sum3_split[1]
    SLICE_X11Y35.C       Tilo                  0.259   alu/Mmux_alu222
                                                       alu/Mmux_alu33
    SLICE_X8Y38.A5       net (fanout=1)        0.709   alu/Mmux_alu32
    SLICE_X8Y38.A        Tilo                  0.254   M_r2_q[0]
                                                       alu/Mmux_alu313_SW1
    SLICE_X4Y40.D5       net (fanout=3)        0.995   alu/N62
    SLICE_X4Y40.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3-In1
                                                       alu/Mmux_alu313_SW7_F
                                                       alu/Mmux_alu313_SW7
    SLICE_X4Y41.A4       net (fanout=1)        0.517   N112
    SLICE_X4Y41.A        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X5Y41.CX       net (fanout=1)        0.392   M_state_q_FSM_FFd3-In
    SLICE_X5Y41.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     17.711ns (3.945ns logic, 13.766ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.877|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16626534 paths, 0 nets, and 2356 connections

Design statistics:
   Minimum period:  17.877ns{1}   (Maximum frequency:  55.938MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan  4 18:19:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



