#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 13 17:40:42 2018
# Process ID: 15876
# Current directory: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6480 D:\Users\pnguy\Documents\GitHub\EE382N-AdvanceMCU\project_1\project_1.xpr
# Log file: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/vivado.log
# Journal file: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd}
file mkdir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new
close [ open D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new/LFSR.v w ]
add_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new/LFSR.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference LFSR LFSR_0
delete_bd_objs [get_bd_cells LFSR_0]
export_ip_user_files -of_objects  [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new/LFSR.v] -no_script -reset -force -quiet
remove_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/new/LFSR.v
update_compile_order -fileset sources_1
create_peripheral xilinx.com user LFSR 1.0 -dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:LFSR:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:LFSR:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:LFSR:1.0]
set_property  ip_repo_paths  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/../ip_repo/LFSR_1.0 [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:LFSR:1.0 LFSR_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/axi_interconnect_0" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins LFSR_0/S00_AXI]
regenerate_bd_layout
regenerate_bd_layout -routing
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0
report_ip_status -name ip_status 
validate_bd_design
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
update_compile_order -fileset sources_1
current_project project_1
current_project LFSR_v1_0_project
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_project
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
upgrade_ip [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
catch { config_ip_cache -export [get_ips -all BlockRam_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_xbar_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_LFSR_0_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_2] }
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 {BlockRam_processing_system7_0_0_synth_1 BlockRam_xbar_0_synth_1 BlockRam_LFSR_0_1_synth_1}
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:user:LFSR:1.0 [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
set_property synth_checkpoint_mode None [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0
set_property synth_checkpoint_mode Singular [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 BlockRam_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -srcset BlockRam -vlnv xilinx.com:user:LFSR:1.0 [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
reset_run BlockRam_synth_1
launch_runs -jobs 8 BlockRam_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
validate_bd_design
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Write_Rate {50}] [get_bd_cells blk_mem_gen_0]
endgroup
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {3.5 1224 137} [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
save_bd_design
validate_bd_design
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
reset_run BlockRam_synth_1
launch_runs -jobs 8 BlockRam_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset BlockRam -vlnv xilinx.com:user:LFSR:1.0 [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
reset_run BlockRam_synth_1
launch_runs -jobs 8 BlockRam_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_ip_run [get_files -of_objects [get_fileset BlockRam] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
catch { config_ip_cache -export [get_ips -all BlockRam_xbar_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_LFSR_0_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_blk_mem_gen_0_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_2] }
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 {BlockRam_xbar_0_synth_1 BlockRam_LFSR_0_1_synth_1 BlockRam_blk_mem_gen_0_1_synth_1}
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
make_wrapper -files [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -top
import_files -force -norecurse D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/hdl/BlockRam_wrapper.v
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
set_property synth_checkpoint_mode Singular [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 BlockRam_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset BlockRam] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
catch { config_ip_cache -export [get_ips -all BlockRam_xbar_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_blk_mem_gen_0_1] }
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 {BlockRam_xbar_0_synth_1 BlockRam_blk_mem_gen_0_1_synth_1}
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0
validate_bd_design -force
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
set_property synth_checkpoint_mode Singular [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 BlockRam_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name LFSR_v1_0_project -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.tmp/LFSR_v1_0_project d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0
report_ip_status -name ip_status 
upgrade_ip -srcset BlockRam -vlnv xilinx.com:user:LFSR:1.0 [get_ips  BlockRam_LFSR_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockRam_LFSR_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
reset_run BlockRam_synth_1
launch_runs -jobs 8 BlockRam_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run BlockRam_synth_1
report_ip_status -name ip_status 
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
launch_runs -jobs 8 BlockRam_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_ip_run [get_files -of_objects [get_fileset BlockRam] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
generate_target all [get_files  D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
catch { config_ip_cache -export [get_ips -all BlockRam_LFSR_0_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all BlockRam_auto_pc_2] }
export_ip_user_files -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd]
launch_runs -jobs 8 BlockRam_LFSR_0_1_synth_1
export_simulation -of_objects [get_files D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd] -directory D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files -ipstatic_source_dir D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
