Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\PROJECT\max10_serialloader\sample_lampy\dualboot_ip\dual_image_boot.qsys --block-symbol-file --output-directory=C:\PROJECT\max10_serialloader\sample_lampy\dualboot_ip\dual_image_boot --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading dualboot_ip/dual_image_boot.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding dual_boot_0 [altera_dual_boot 15.1]
Progress: Parameterizing module dual_boot_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: dual_image_boot.dual_boot_0: dual_boot_0.avalon must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\PROJECT\max10_serialloader\sample_lampy\dualboot_ip\dual_image_boot.qsys --synthesis=VERILOG --output-directory=C:\PROJECT\max10_serialloader\sample_lampy\dualboot_ip\dual_image_boot\synthesis --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading dualboot_ip/dual_image_boot.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding dual_boot_0 [altera_dual_boot 15.1]
Progress: Parameterizing module dual_boot_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: dual_image_boot.dual_boot_0: dual_boot_0.avalon must be connected to an Avalon-MM master
Info: dual_image_boot: Generating dual_image_boot "dual_image_boot" for QUARTUS_SYNTH
Info: dual_boot_0: generating top-level entity altera_dual_boot
Info: dual_boot_0: "dual_image_boot" instantiated altera_dual_boot "dual_boot_0"
Info: rst_controller: "dual_image_boot" instantiated altera_reset_controller "rst_controller"
Info: dual_image_boot: Done "dual_image_boot" with 3 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
