Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  1 14:21:17 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.325        0.000                      0                  182        0.136        0.000                      0                  182        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.325        0.000                      0                  182        0.136        0.000                      0                  182        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 2.107ns (44.729%)  route 2.604ns (55.271%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.619     5.140    up_counter_inst/CLK
    SLICE_X60Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  up_counter_inst/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.826     6.485    up_counter_inst/clk_cnt_reg[14]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.609 f  up_counter_inst/clk_cnt[0]_i_7/O
                         net (fo=20, routed)          1.579     8.188    up_counter_inst/clk_cnt[0]_i_7_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.312 r  up_counter_inst/clk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     8.501    up_counter_inst/clk_cnt[0]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.051 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.051    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  up_counter_inst/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.528    up_counter_inst/clk_cnt_reg[16]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.851 r  up_counter_inst/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.851    up_counter_inst/clk_cnt_reg[20]_i_1_n_6
    SLICE_X60Y25         FDCE                                         r  up_counter_inst/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.501    14.842    up_counter_inst/CLK
    SLICE_X60Y25         FDCE                                         r  up_counter_inst/clk_cnt_reg[21]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.109    15.176    up_counter_inst/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 down_counter_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 2.020ns (43.562%)  route 2.617ns (56.438%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.621     5.142    down_counter_inst/CLK
    SLICE_X65Y27         FDCE                                         r  down_counter_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  down_counter_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.822     6.420    down_counter_inst/clk_cnt_reg[19]
    SLICE_X65Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  down_counter_inst/count_pulse_i_2__0/O
                         net (fo=24, routed)          1.596     8.140    down_counter_inst/count_pulse_i_2__0_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.264 r  down_counter_inst/clk_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.190     8.454    down_counter_inst/clk_cnt[0]_i_2__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.980 r  down_counter_inst/clk_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.980    down_counter_inst/clk_cnt_reg[0]_i_1__0_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.094 r  down_counter_inst/clk_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.103    down_counter_inst/clk_cnt_reg[4]_i_1__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  down_counter_inst/clk_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.217    down_counter_inst/clk_cnt_reg[8]_i_1__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  down_counter_inst/clk_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    down_counter_inst/clk_cnt_reg[12]_i_1__0_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  down_counter_inst/clk_cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    down_counter_inst/clk_cnt_reg[16]_i_1__0_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  down_counter_inst/clk_cnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.779    down_counter_inst/clk_cnt_reg[20]_i_1__0_n_6
    SLICE_X65Y28         FDCE                                         r  down_counter_inst/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.507    14.848    down_counter_inst/CLK
    SLICE_X65Y28         FDCE                                         r  down_counter_inst/clk_cnt_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.062    15.149    down_counter_inst/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 2.013ns (43.603%)  route 2.604ns (56.397%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.619     5.140    up_counter_inst/CLK
    SLICE_X60Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  up_counter_inst/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.826     6.485    up_counter_inst/clk_cnt_reg[14]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.609 f  up_counter_inst/clk_cnt[0]_i_7/O
                         net (fo=20, routed)          1.579     8.188    up_counter_inst/clk_cnt[0]_i_7_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.312 r  up_counter_inst/clk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     8.501    up_counter_inst/clk_cnt[0]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.051 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.051    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  up_counter_inst/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.528    up_counter_inst/clk_cnt_reg[16]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.757 r  up_counter_inst/clk_cnt_reg[20]_i_1/CO[2]
                         net (fo=1, routed)           0.000     9.757    up_counter_inst/clk_cnt_reg[20]_i_1_n_1
    SLICE_X60Y25         FDCE                                         r  up_counter_inst/clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.501    14.842    up_counter_inst/CLK
    SLICE_X60Y25         FDCE                                         r  up_counter_inst/clk_cnt_reg[22]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.094    15.161    up_counter_inst/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 2.003ns (43.481%)  route 2.604ns (56.519%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.619     5.140    up_counter_inst/CLK
    SLICE_X60Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  up_counter_inst/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.826     6.485    up_counter_inst/clk_cnt_reg[14]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.609 f  up_counter_inst/clk_cnt[0]_i_7/O
                         net (fo=20, routed)          1.579     8.188    up_counter_inst/clk_cnt[0]_i_7_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.312 r  up_counter_inst/clk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     8.501    up_counter_inst/clk_cnt[0]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.051 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.051    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  up_counter_inst/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.528    up_counter_inst/clk_cnt_reg[16]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.747 r  up_counter_inst/clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.747    up_counter_inst/clk_cnt_reg[20]_i_1_n_7
    SLICE_X60Y25         FDCE                                         r  up_counter_inst/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.501    14.842    up_counter_inst/CLK
    SLICE_X60Y25         FDCE                                         r  up_counter_inst/clk_cnt_reg[20]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.109    15.176    up_counter_inst/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 down_counter_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.914ns (42.242%)  route 2.617ns (57.758%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.621     5.142    down_counter_inst/CLK
    SLICE_X65Y27         FDCE                                         r  down_counter_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  down_counter_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.822     6.420    down_counter_inst/clk_cnt_reg[19]
    SLICE_X65Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  down_counter_inst/count_pulse_i_2__0/O
                         net (fo=24, routed)          1.596     8.140    down_counter_inst/count_pulse_i_2__0_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.264 r  down_counter_inst/clk_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.190     8.454    down_counter_inst/clk_cnt[0]_i_2__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.980 r  down_counter_inst/clk_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.980    down_counter_inst/clk_cnt_reg[0]_i_1__0_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.094 r  down_counter_inst/clk_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.103    down_counter_inst/clk_cnt_reg[4]_i_1__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  down_counter_inst/clk_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.217    down_counter_inst/clk_cnt_reg[8]_i_1__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  down_counter_inst/clk_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    down_counter_inst/clk_cnt_reg[12]_i_1__0_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  down_counter_inst/clk_cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    down_counter_inst/clk_cnt_reg[16]_i_1__0_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.673 r  down_counter_inst/clk_cnt_reg[20]_i_1__0/CO[2]
                         net (fo=1, routed)           0.000     9.673    down_counter_inst/clk_cnt_reg[20]_i_1__0_n_1
    SLICE_X65Y28         FDCE                                         r  down_counter_inst/clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.507    14.848    down_counter_inst/CLK
    SLICE_X65Y28         FDCE                                         r  down_counter_inst/clk_cnt_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.046    15.133    down_counter_inst/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.990ns (43.406%)  route 2.595ns (56.594%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.619     5.140    up_counter_inst/CLK
    SLICE_X60Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  up_counter_inst/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.826     6.485    up_counter_inst/clk_cnt_reg[14]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.609 f  up_counter_inst/clk_cnt[0]_i_7/O
                         net (fo=20, routed)          1.579     8.188    up_counter_inst/clk_cnt[0]_i_7_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.312 r  up_counter_inst/clk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     8.501    up_counter_inst/clk_cnt[0]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.051 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.051    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.725 r  up_counter_inst/clk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.725    up_counter_inst/clk_cnt_reg[16]_i_1_n_6
    SLICE_X60Y24         FDCE                                         r  up_counter_inst/clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.501    14.842    up_counter_inst/CLK
    SLICE_X60Y24         FDCE                                         r  up_counter_inst/clk_cnt_reg[17]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.109    15.190    up_counter_inst/clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 up_counter_inst/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.982ns (43.307%)  route 2.595ns (56.693%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.619     5.140    up_counter_inst/CLK
    SLICE_X60Y23         FDCE                                         r  up_counter_inst/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  up_counter_inst/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.826     6.485    up_counter_inst/clk_cnt_reg[14]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.609 f  up_counter_inst/clk_cnt[0]_i_7/O
                         net (fo=20, routed)          1.579     8.188    up_counter_inst/clk_cnt[0]_i_7_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.312 r  up_counter_inst/clk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     8.501    up_counter_inst/clk_cnt[0]_i_2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.051 r  up_counter_inst/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.051    up_counter_inst/clk_cnt_reg[0]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  up_counter_inst/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    up_counter_inst/clk_cnt_reg[4]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  up_counter_inst/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.285    up_counter_inst/clk_cnt_reg[8]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  up_counter_inst/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    up_counter_inst/clk_cnt_reg[12]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.717 r  up_counter_inst/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.717    up_counter_inst/clk_cnt_reg[16]_i_1_n_4
    SLICE_X60Y24         FDCE                                         r  up_counter_inst/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.501    14.842    up_counter_inst/CLK
    SLICE_X60Y24         FDCE                                         r  up_counter_inst/clk_cnt_reg[19]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.109    15.190    up_counter_inst/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 down_counter_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.909ns (42.178%)  route 2.617ns (57.822%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.621     5.142    down_counter_inst/CLK
    SLICE_X65Y27         FDCE                                         r  down_counter_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  down_counter_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.822     6.420    down_counter_inst/clk_cnt_reg[19]
    SLICE_X65Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.544 f  down_counter_inst/count_pulse_i_2__0/O
                         net (fo=24, routed)          1.596     8.140    down_counter_inst/count_pulse_i_2__0_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.264 r  down_counter_inst/clk_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.190     8.454    down_counter_inst/clk_cnt[0]_i_2__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.980 r  down_counter_inst/clk_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.980    down_counter_inst/clk_cnt_reg[0]_i_1__0_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.094 r  down_counter_inst/clk_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.103    down_counter_inst/clk_cnt_reg[4]_i_1__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  down_counter_inst/clk_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.217    down_counter_inst/clk_cnt_reg[8]_i_1__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  down_counter_inst/clk_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.331    down_counter_inst/clk_cnt_reg[12]_i_1__0_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  down_counter_inst/clk_cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.445    down_counter_inst/clk_cnt_reg[16]_i_1__0_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.668 r  down_counter_inst/clk_cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.668    down_counter_inst/clk_cnt_reg[20]_i_1__0_n_7
    SLICE_X65Y28         FDCE                                         r  down_counter_inst/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.507    14.848    down_counter_inst/CLK
    SLICE_X65Y28         FDCE                                         r  down_counter_inst/clk_cnt_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.062    15.149    down_counter_inst/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 down_counter_inst/clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.906ns (42.179%)  route 2.613ns (57.821%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.624     5.145    down_counter_inst/CLK
    SLICE_X65Y28         FDCE                                         r  down_counter_inst/clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  down_counter_inst/clk_cnt_reg[21]/Q
                         net (fo=3, routed)           0.817     6.419    down_counter_inst/clk_cnt_reg[21]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.543 f  down_counter_inst/count_pulse_i_2__0/O
                         net (fo=24, routed)          1.596     8.139    down_counter_inst/count_pulse_i_2__0_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.263 r  down_counter_inst/clk_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.190     8.453    down_counter_inst/clk_cnt[0]_i_2__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.979 r  down_counter_inst/clk_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    down_counter_inst/clk_cnt_reg[0]_i_1__0_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  down_counter_inst/clk_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.102    down_counter_inst/clk_cnt_reg[4]_i_1__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  down_counter_inst/clk_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.216    down_counter_inst/clk_cnt_reg[8]_i_1__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  down_counter_inst/clk_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.330    down_counter_inst/clk_cnt_reg[12]_i_1__0_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.664 r  down_counter_inst/clk_cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.664    down_counter_inst/clk_cnt_reg[16]_i_1__0_n_6
    SLICE_X65Y27         FDCE                                         r  down_counter_inst/clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.505    14.846    down_counter_inst/CLK
    SLICE_X65Y27         FDCE                                         r  down_counter_inst/clk_cnt_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.062    15.147    down_counter_inst/clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 down_counter_inst/clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.885ns (41.909%)  route 2.613ns (58.091%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.624     5.145    down_counter_inst/CLK
    SLICE_X65Y28         FDCE                                         r  down_counter_inst/clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  down_counter_inst/clk_cnt_reg[21]/Q
                         net (fo=3, routed)           0.817     6.419    down_counter_inst/clk_cnt_reg[21]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.543 f  down_counter_inst/count_pulse_i_2__0/O
                         net (fo=24, routed)          1.596     8.139    down_counter_inst/count_pulse_i_2__0_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.263 r  down_counter_inst/clk_cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.190     8.453    down_counter_inst/clk_cnt[0]_i_2__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.979 r  down_counter_inst/clk_cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.979    down_counter_inst/clk_cnt_reg[0]_i_1__0_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.093 r  down_counter_inst/clk_cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.102    down_counter_inst/clk_cnt_reg[4]_i_1__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  down_counter_inst/clk_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.216    down_counter_inst/clk_cnt_reg[8]_i_1__0_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  down_counter_inst/clk_cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.330    down_counter_inst/clk_cnt_reg[12]_i_1__0_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.643 r  down_counter_inst/clk_cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.643    down_counter_inst/clk_cnt_reg[16]_i_1__0_n_4
    SLICE_X65Y27         FDCE                                         r  down_counter_inst/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.505    14.846    down_counter_inst/CLK
    SLICE_X65Y27         FDCE                                         r  down_counter_inst/clk_cnt_reg[19]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.062    15.147    down_counter_inst/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 down_counter_inst/saved_digit4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/digit4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.468    down_counter_inst/CLK
    SLICE_X62Y27         FDCE                                         r  down_counter_inst/saved_digit4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  down_counter_inst/saved_digit4_reg[2]/Q
                         net (fo=1, routed)           0.054     1.663    down_counter_inst/saved_digit4[2]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.708 r  down_counter_inst/digit4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.708    down_counter_inst/digit4[2]_i_1_n_0
    SLICE_X63Y27         FDCE                                         r  down_counter_inst/digit4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.853     1.980    down_counter_inst/CLK
    SLICE_X63Y27         FDCE                                         r  down_counter_inst/digit4_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y27         FDCE (Hold_fdce_C_D)         0.091     1.572    down_counter_inst/digit4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 down_counter_inst/saved_digit1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/digit1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.582     1.465    down_counter_inst/CLK
    SLICE_X63Y25         FDCE                                         r  down_counter_inst/saved_digit1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  down_counter_inst/saved_digit1_reg[1]/Q
                         net (fo=1, routed)           0.058     1.664    down_counter_inst/saved_digit1[1]
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.709 r  down_counter_inst/digit1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.709    down_counter_inst/p_1_in[1]
    SLICE_X62Y25         FDCE                                         r  down_counter_inst/digit1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.850     1.977    down_counter_inst/CLK
    SLICE_X62Y25         FDCE                                         r  down_counter_inst/digit1_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.092     1.570    down_counter_inst/digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 down_counter_inst/saved_digit1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/digit1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.582     1.465    down_counter_inst/CLK
    SLICE_X63Y25         FDCE                                         r  down_counter_inst/saved_digit1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  down_counter_inst/saved_digit1_reg[2]/Q
                         net (fo=1, routed)           0.058     1.665    down_counter_inst/saved_digit1[2]
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.710 r  down_counter_inst/digit1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.710    down_counter_inst/p_1_in[2]
    SLICE_X62Y25         FDCE                                         r  down_counter_inst/digit1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.850     1.977    down_counter_inst/CLK
    SLICE_X62Y25         FDCE                                         r  down_counter_inst/digit1_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.091     1.569    down_counter_inst/digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 down_counter_inst/saved_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/digit2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.584     1.467    down_counter_inst/CLK
    SLICE_X61Y28         FDCE                                         r  down_counter_inst/saved_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  down_counter_inst/saved_digit2_reg[0]/Q
                         net (fo=1, routed)           0.120     1.728    down_counter_inst/saved_digit2[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  down_counter_inst/digit2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    down_counter_inst/digit2[0]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  down_counter_inst/digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.854     1.981    down_counter_inst/CLK
    SLICE_X62Y28         FDCE                                         r  down_counter_inst/digit2_reg[0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.092     1.595    down_counter_inst/digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 down_counter_inst/saved_digit4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/digit4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.584     1.467    down_counter_inst/CLK
    SLICE_X61Y27         FDCE                                         r  down_counter_inst/saved_digit4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  down_counter_inst/saved_digit4_reg[1]/Q
                         net (fo=1, routed)           0.140     1.748    down_counter_inst/saved_digit4[1]
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  down_counter_inst/digit4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    down_counter_inst/digit4[1]_i_1_n_0
    SLICE_X60Y27         FDCE                                         r  down_counter_inst/digit4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.851     1.978    down_counter_inst/CLK
    SLICE_X60Y27         FDCE                                         r  down_counter_inst/digit4_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.120     1.600    down_counter_inst/digit4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 up_counter_inst/current_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/current_digit2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.959%)  route 0.149ns (44.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.582     1.465    up_counter_inst/CLK
    SLICE_X61Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  up_counter_inst/current_digit2_reg[0]/Q
                         net (fo=9, routed)           0.149     1.755    up_counter_inst/Q[0]
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.048     1.803 r  up_counter_inst/current_digit2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.803    up_counter_inst/current_digit2[3]_i_2_n_0
    SLICE_X60Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.849     1.976    up_counter_inst/CLK
    SLICE_X60Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.131     1.609    up_counter_inst/current_digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 up_counter_inst/current_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/current_digit2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.582     1.465    up_counter_inst/CLK
    SLICE_X61Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  up_counter_inst/current_digit2_reg[0]/Q
                         net (fo=9, routed)           0.145     1.751    up_counter_inst/Q[0]
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.796 r  up_counter_inst/current_digit2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    up_counter_inst/current_digit2[1]_i_1_n_0
    SLICE_X60Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.849     1.976    up_counter_inst/CLK
    SLICE_X60Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.120     1.598    up_counter_inst/current_digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 up_counter_inst/current_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_counter_inst/current_digit2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.582     1.465    up_counter_inst/CLK
    SLICE_X61Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  up_counter_inst/current_digit2_reg[0]/Q
                         net (fo=9, routed)           0.149     1.755    up_counter_inst/Q[0]
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.800 r  up_counter_inst/current_digit2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    up_counter_inst/current_digit2[2]_i_1_n_0
    SLICE_X60Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.849     1.976    up_counter_inst/CLK
    SLICE_X60Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.121     1.599    up_counter_inst/current_digit2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 up_counter_inst/current_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/saved_digit2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.934%)  route 0.173ns (55.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.582     1.465    up_counter_inst/CLK
    SLICE_X61Y26         FDCE                                         r  up_counter_inst/current_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  up_counter_inst/current_digit2_reg[0]/Q
                         net (fo=9, routed)           0.173     1.779    down_counter_inst/saved_digit2_reg[3]_0[0]
    SLICE_X61Y28         FDCE                                         r  down_counter_inst/saved_digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.852     1.979    down_counter_inst/CLK
    SLICE_X61Y28         FDCE                                         r  down_counter_inst/saved_digit2_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.070     1.551    down_counter_inst/saved_digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 up_counter_inst/current_digit3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_counter_inst/saved_digit3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.643%)  route 0.198ns (58.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.584     1.467    up_counter_inst/CLK
    SLICE_X59Y27         FDCE                                         r  up_counter_inst/current_digit3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  up_counter_inst/current_digit3_reg[2]/Q
                         net (fo=7, routed)           0.198     1.806    down_counter_inst/saved_digit3_reg[3]_0[2]
    SLICE_X63Y25         FDCE                                         r  down_counter_inst/saved_digit3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.850     1.977    down_counter_inst/CLK
    SLICE_X63Y25         FDCE                                         r  down_counter_inst/saved_digit3_reg[2]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.071     1.570    down_counter_inst/saved_digit3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   down_counter_inst/clk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   down_counter_inst/clk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   down_counter_inst/clk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   down_counter_inst/clk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   down_counter_inst/clk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   down_counter_inst/clk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   down_counter_inst/clk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   down_counter_inst/clk_cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   down_counter_inst/clk_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   up_counter_inst/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   up_counter_inst/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   up_counter_inst/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   up_counter_inst/fnd_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   up_counter_inst/fnd_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   up_counter_inst/fnd_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   up_counter_inst/fnd_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   up_counter_inst/fnd_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   up_counter_inst/fnd_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   up_counter_inst/fnd_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   down_counter_inst/clk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   down_counter_inst/clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   down_counter_inst/clk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   down_counter_inst/clk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   down_counter_inst/clk_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   down_counter_inst/clk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   down_counter_inst/clk_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   down_counter_inst/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   down_counter_inst/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   down_counter_inst/clk_cnt_reg[19]/C



