<profile>

<section name = "Vivado HLS Report for 'C_drain_IO_L1_out'" level="0">
<item name = "Date">Sun Mar 22 14:27:46 2020
</item>
<item name = "Version">2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.519 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">39, 44, 0.195 us, 0.220 us, 39, 44, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_C_drain_IO_L1_out_in_2_fu_120">C_drain_IO_L1_out_in_2, 1, 6, 5.000 ns, 30.000 ns, 1, 6, none</column>
<column name="grp_C_drain_IO_L1_out_in_fu_130">C_drain_IO_L1_out_in, 6, 6, 30.000 ns, 30.000 ns, 6, 6, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">36, 36, 18, -, -, 2, no</column>
<column name=" + Loop 1.1">16, 16, 8, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 26, 254, -</column>
<column name="Memory">0, -, 256, 4, 0</column>
<column name="Multiplexer">-, -, -, 246, -</column>
<column name="Register">-, -, 21, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_C_drain_IO_L1_out_in_fu_130">C_drain_IO_L1_out_in, 0, 0, 12, 98, 0</column>
<column name="grp_C_drain_IO_L1_out_in_2_fu_120">C_drain_IO_L1_out_in_2, 0, 0, 14, 156, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_C_ping_0_V_U">C_drain_IO_L1_outpcA, 0, 128, 2, 0, 2, 64, 1, 128</column>
<column name="local_C_pong_0_V_U">C_drain_IO_L1_outpcA, 0, 128, 2, 0, 2, 64, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c0_fu_152_p2">+, 0, 0, 3, 2, 1</column>
<column name="c1_fu_164_p2">+, 0, 0, 3, 2, 1</column>
<column name="icmp_ln705_fu_146_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln706_fu_158_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="xor_ln719_fu_170_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="arb_1_reg_97">9, 2, 1, 2</column>
<column name="c0_prev_reg_86">9, 2, 2, 4</column>
<column name="c1_prev_reg_109">9, 2, 2, 4</column>
<column name="fifo_C_drain_in_V_V_read">9, 2, 1, 2</column>
<column name="fifo_C_drain_local_in_V_read">9, 2, 1, 2</column>
<column name="fifo_C_drain_out_V_V_write">9, 2, 1, 2</column>
<column name="grp_C_drain_IO_L1_out_in_2_fu_120_en">15, 3, 1, 3</column>
<column name="grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_q0">15, 3, 64, 192</column>
<column name="grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0">15, 3, 64, 192</column>
<column name="local_C_ping_0_V_address0">15, 3, 1, 3</column>
<column name="local_C_ping_0_V_ce0">15, 3, 1, 3</column>
<column name="local_C_ping_0_V_ce1">9, 2, 1, 2</column>
<column name="local_C_ping_0_V_we1">9, 2, 1, 2</column>
<column name="local_C_pong_0_V_address0">15, 3, 1, 3</column>
<column name="local_C_pong_0_V_ce0">15, 3, 1, 3</column>
<column name="local_C_pong_0_V_ce1">9, 2, 1, 2</column>
<column name="local_C_pong_0_V_we1">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="arb_1_reg_97">1, 0, 1, 0</column>
<column name="c0_prev_reg_86">2, 0, 2, 0</column>
<column name="c0_reg_191">2, 0, 2, 0</column>
<column name="c1_prev_reg_109">2, 0, 2, 0</column>
<column name="c1_reg_204">2, 0, 2, 0</column>
<column name="grp_C_drain_IO_L1_out_in_2_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_C_drain_IO_L1_out_in_fu_130_ap_start_reg">1, 0, 1, 0</column>
<column name="inter_trans_en_0_fu_74">1, 0, 1, 0</column>
<column name="inter_trans_en_0_loa_4_reg_196">1, 0, 1, 0</column>
<column name="inter_trans_en_0_loa_reg_209">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, C_drain_IO_L1_out, return value</column>
<column name="fifo_C_drain_in_V_V_dout">in, 64, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_in_V_V_empty_n">in, 1, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_in_V_V_read">out, 1, ap_fifo, fifo_C_drain_in_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_din">out, 64, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_full_n">in, 1, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_out_V_V_write">out, 1, ap_fifo, fifo_C_drain_out_V_V, pointer</column>
<column name="fifo_C_drain_local_in_V_dout">in, 32, ap_fifo, fifo_C_drain_local_in_V, pointer</column>
<column name="fifo_C_drain_local_in_V_empty_n">in, 1, ap_fifo, fifo_C_drain_local_in_V, pointer</column>
<column name="fifo_C_drain_local_in_V_read">out, 1, ap_fifo, fifo_C_drain_local_in_V, pointer</column>
</table>
</item>
</section>
</profile>
