#ifndef IS25LP080D_H
#define IS25LP080D_H
#ifdef __cplusplus
extern "C"
{
#endif


#define IS25LP080D_FLASH_SIZE \
    0x100000 /**< 2 * 8 MBits => 1 * 1MBytes => 1MBytes */
#define IS25LP080D_BLOCK_SIZE 0x10000 /**< 2 * 1024 blocks of 64KBytes */
#define IS25LP080D_SECTOR_SIZE 0x1000 /**< 2 * 16384 sectors of 4kBytes */
#define IS25LP080D_PAGE_SIZE 0x100    /**< 2 * 262144 pages of 256 bytes */

#define IS25LP080D_DUMMY_CYCLES_READ_QUAD 8     /**< & */
#define IS25LP080D_DUMMY_CYCLES_READ 8          /**< & */
#define IS25LP080D_DUMMY_CYCLES_READ_DTR 6      /**< & */
#define IS25LP080D_DUMMY_CYCLES_READ_QUAD_DTR 6 /**< & */


#define IS25LP080D_DIE_ERASE_MAX_TIME 460000 /**< & */
#define IS25LP080D_BLOCK_ERASE_MAX_TIME 1000 /**< & */
#define IS25LP080D_SECTOR_ERASE_MAX_TIME 400 /**< & */

    /**
     * @brief  IS25LP08D Commands
     */

    /** @addtogroup flash
    @{
    */

//register stuff is CRAZY

/** Low Power Modes */
#define ENTER_DEEP_POWER_DOWN 0XB9 /**< & */
#define EXIT_DEEP_POWER_DOWN 0XB9  /**< & */

/** Reset Operations */
#define RESET_ENABLE_CMD 0x66
#define RESET_MEMORY_CMD 0x99 /**< & */

    /** Identification Operations */
#define READ_ID_CMD 0xAB
#define READ_ID_CMD2 0x9F                      /**< & */
#define MULTIPLE_IO_READ_ID_CMD 0xAF           /**< & */
#define READ_SERIAL_FLASH_DISCO_PARAM_CMD 0x5A /**< & */
#define READ_MANUFACT_AND_ID 0x90              /**< & */
#define READ_UNIQUE_ID 0x4B                    /**< & */

#define NO_OP 0x00 /**< Cancels Reset Enable */

#define SECTOR_UNLOCK 0x26 /**< & */
#define SECTOR_LOCK 0x24   /**< & */

    /** Security Information Row */
#define INFO_ROW_ERASE_CMD 0x64   /**< & */
#define INFO_ROW_PROGRAM_CMD 0x62 /**< & */
#define INFO_ROW_READ_CMD 0x68    /**< & */

/** Page Operations */
#define PAGE_PROG_CMD 0x02

#define QUAD_IN_PAGE_PROG_CMD 0x32     /**< & */
#define EXT_QUAD_IN_PAGE_PROG_CMD 0x38 /**< & */

    /** Read Operations */
#define READ_CMD 0x03

#define FAST_READ_CMD 0x0B     /**< & */
#define FAST_READ_DTR_CMD 0x0D /**< & */

#define DUAL_OUT_FAST_READ_CMD 0x3B /**< & */

#define DUAL_INOUT_FAST_READ_CMD 0xBB     /**< & */
#define DUAL_INOUT_FAST_READ_DTR_CMD 0xBD /**< & */

#define QUAD_OUT_FAST_READ_CMD 0x6B /**< & */

#define QUAD_INOUT_FAST_READ_CMD 0xEB     /**< & */
#define QUAD_INOUT_FAST_READ_DTR_CMD 0xED /**< & */

    /** Write Operations */
#define WRITE_ENABLE_CMD 0x06
#define WRITE_DISABLE_CMD 0x04 /**< & */

    /** Register Operations */
#define READ_STATUS_REG_CMD 0x05
#define WRITE_STATUS_REG_CMD 0x01 /**< & */

#define READ_FUNCTION_REGISTER 0X48  /**< & */
#define WRITE_FUNCTION_REGISTER 0x42 /**< & */

#define READ_READ_PARAM_REG_CMD 0x61  /**< & */
#define READ_EXT_READ_PARAM_CMD 0x81  /**< & */
#define CLEAR_EXT_READ_PARAM_CMD 0x82 /**< &  */

#define WRITE_READ_PARAM_REG_CMD 0xC0     /**< volatile */
#define WRITE_NV_READ_PARAM_REG_CMD 0x65  /**< non-volatile */
#define EXT_WRITE_READ_PARAM_REG_CMD 0x63 /**< volatile */

#define WRITE_EXT_READ_PARAM_REG_CMD 0x83    /**< volatile */
#define WRITE_EXT_NV_READ_PARAM_REG_CMD 0x85 /**< non-volatile */

    /** Program Operations */
#define PAGE_PROG_CMD 0x02

#define QUAD_IN_FAST_PROG_CMD 0x32     /**< & */
#define EXT_QUAD_IN_FAST_PROG_CMD 0x38 /**< & */

    /** Erase Operations */
#define SECTOR_ERASE_CMD 0xd7
#define SECTOR_ERASE_QPI_CMD 0x20 /**< & */

#define BLOCK_ERASE_CMD 0xD8     /**< & */
#define BLOCK_ERASE_32K_CMD 0x52 /**< & */

#define CHIP_ERASE_CMD 0xC7     /**< & */
#define EXT_CHIP_ERASE_CMD 0x60 /**< & */

#define PROG_ERASE_RESUME_CMD 0x7A     /**< & */
#define EXT_PROG_ERASE_RESUME_CMD 0x30 /**< & */

#define PROG_ERASE_SUSPEND_CMD 0x75     /**< & */
#define EXT_PROG_ERASE_SUSPEND_CMD 0xB0 /**< & */

    /** Quad Operations */
#define ENTER_QUAD_CMD 0x35
#define EXIT_QUAD_CMD 0xF5 /**< & */

    /**
                      * @brief  IS25LP08D Registers
                      */
    /** Status Register */
#define IS25LP080D_SR_WIP ((uint8_t)0x01)  /*!< Write in progress */
#define IS25LP080D_SR_WREN ((uint8_t)0x02) /*!< Write enable latch */
//#define IS25LP080D_SR_BLOCKPR                  ((uint8_t)0x5C)    /*!< Block protected against program and erase operations */
//#define IS25LP080D_SR_PRBOTTOM                 ((uint8_t)0x20)    /*!< Protected memory area defined by BLOCKPR starts from top or bottom */
#define IS25LP080D_SR_SRWREN \
    ((uint8_t)0x80) /*!< Status register write enable/disable */
#define IS25LP080D_SR_QE ((uint8_t)0x40) /**< & */

    /* Non volatile Configuration Register */
#define IS25LP080D_NVCR_NBADDR \
    ((uint16_t)0x0001) /*!< 3-bytes or 4-bytes addressing */
#define IS25LP080D_NVCR_SEGMENT \
    ((uint16_t)0x0002) /*!< Upper or lower 128Mb segment selected by default */
#define IS25LP080D_NVCR_DUAL ((uint16_t)0x0004) /*!< Dual I/O protocol */
#define IS25LP080D_NVCR_QUAB ((uint16_t)0x0008) /*!< Quad I/O protocol */
#define IS25LP080D_NVCR_RH ((uint16_t)0x0010)   /*!< Reset/hold */
#define IS25LP080D_NVCR_DTRP \
    ((uint16_t)0x0020) /*!< Double transfer rate protocol */
#define IS25LP080D_NVCR_ODS ((uint16_t)0x01C0) /*!< Output driver strength */
#define IS25LP080D_NVCR_XIP \
    ((uint16_t)0x0E00) /*!< XIP mode at power-on reset */
#define IS25LP080D_NVCR_NB_DUMMY \
    ((uint16_t)0xF000) /*!< Number of dummy clock cycles */

    /* Volatile Configuration Register */
#define IS25LP080D_VCR_WRAP ((uint8_t)0x03) /*!< Wrap */
#define IS25LP080D_VCR_XIP ((uint8_t)0x08)  /*!< XIP */
#define IS25LP080D_VCR_NB_DUMMY \
    ((uint8_t)0xF0) /*!< Number of dummy clock cycles */

    /* Extended Address Register */
#define IS25LP080D_EAR_HIGHEST_SE \
    ((uint8_t)0x03) /*!< Select the Highest 128Mb segment */
#define IS25LP080D_EAR_THIRD_SEG \
    ((uint8_t)0x02) /*!< Select the Third 128Mb segment */
#define IS25LP080D_EAR_SECOND_SEG \
    ((uint8_t)0x01) /*!< Select the Second 128Mb segment */
#define IS25LP080D_EAR_LOWEST_SEG \
    ((uint8_t)0x00) /*!< Select the Lowest 128Mb segment (default) */

    /* Enhanced Volatile Configuration Register */
#define IS25LP080D_EVCR_ODS ((uint8_t)0x07) /*!< Output driver strength */
#define IS25LP080D_EVCR_RH ((uint8_t)0x10)  /*!< Reset/hold */
#define IS25LP080D_EVCR_DTRP \
    ((uint8_t)0x20) /*!< Double transfer rate protocol */
#define IS25LP080D_EVCR_DUAL ((uint8_t)0x40) /*!< Dual I/O protocol */
#define IS25LP080D_EVCR_QUAD ((uint8_t)0x80) /*!< Quad I/O protocol */

    /* Flag Status Register */
#define IS25LP080D_FSR_NBADDR \
    ((uint8_t)0x01) /*!< 3-bytes or 4-bytes addressing */
#define IS25LP080D_FSR_PRERR ((uint8_t)0x02) /*!< Protection error */
#define IS25LP080D_FSR_PGSUS ((uint8_t)0x04) /*!< Program operation suspended */
#define IS25LP080D_FSR_PGERR ((uint8_t)0x10) /*!< Program error */
#define IS25LP080D_FSR_ERERR ((uint8_t)0x20) /*!< Erase error */
#define IS25LP080D_FSR_ERSUS ((uint8_t)0x40) /*!< Erase operation suspended */
#define IS25LP080D_FSR_READY \
    ((uint8_t)0x80) /*!< Ready or command in progress */


#ifdef __cplusplus
}
#endif
#endif
/** @} */
