Analysis & Synthesis report for tle_stock_market_analyzer
Fri Feb 14 03:28:56 2025
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |tle_stock_market_analyzer|current_state
 12. State Machine - |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|current_state
 13. State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|current_state
 14. State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|current_state
 15. State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|current_state
 16. State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|current_state
 17. State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|current_state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (No Restructuring Performed)
 23. Source assignments for e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated
 24. Source assignments for e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated
 25. Source assignments for e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated
 26. Source assignments for config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated
 27. Source assignments for config_ram_out:ram_out_inst|altsyncram:altsyncram_component|altsyncram_54v3:auto_generated
 28. Parameter Settings for User Entity Instance: Top-level Entity: |tle_stock_market_analyzer
 29. Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst
 30. Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst
 31. Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add
 32. Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul
 33. Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha
 34. Parameter Settings for User Entity Instance: e_write_and_read_ram:e_wr_inst
 35. Parameter Settings for User Entity Instance: e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: config_ram_in:ram_inst|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: config_ram_out:ram_out_inst|altsyncram:altsyncram_component
 40. Parameter Settings for Inferred Entity Instance: e_7seg_display:e_7seg_inst|lpm_divide:Mod1
 41. Parameter Settings for Inferred Entity Instance: e_7seg_display:e_7seg_inst|lpm_divide:Div1
 42. Parameter Settings for Inferred Entity Instance: e_7seg_display:e_7seg_inst|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: e_7seg_display:e_7seg_inst|lpm_divide:Div0
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha"
 46. Port Connectivity Checks: "e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Feb 14 03:28:56 2025          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; tle_stock_market_analyzer                      ;
; Top-level Entity Name           ; tle_stock_market_analyzer                      ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1291                                           ;
; Total pins                      ; 56                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 163,840                                        ;
; Total DSP Blocks                ; 3                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                           ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                                          ; Setting                   ; Default Value             ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                                          ; 5CSEMA5F31C6              ;                           ;
; Top-level entity name                                                           ; tle_stock_market_analyzer ; tle_stock_market_analyzer ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V                 ;
; Maximum processors allowed for parallel compilation                             ; 4                         ;                           ;
; Restructure Multiplexers                                                        ; Off                       ; Auto                      ;
; VHDL Show LMF Mapping Messages                                                  ; Off                       ;                           ;
; Optimization Technique                                                          ; Speed                     ; Balanced                  ;
; Use smart compilation                                                           ; Off                       ; Off                       ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                        ; On                        ;
; Enable compact report table                                                     ; Off                       ; Off                       ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                       ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                       ;
; Preserve fewer node names                                                       ; On                        ; On                        ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                    ; Enable                    ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                                        ; Auto                      ; Auto                      ;
; Safe State Machine                                                              ; Off                       ; Off                       ;
; Extract Verilog State Machines                                                  ; On                        ; On                        ;
; Extract VHDL State Machines                                                     ; On                        ; On                        ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                        ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                        ;
; Parallel Synthesis                                                              ; On                        ; On                        ;
; DSP Block Balancing                                                             ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                                              ; On                        ; On                        ;
; Power-Up Don't Care                                                             ; On                        ; On                        ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                       ;
; Remove Duplicate Registers                                                      ; On                        ; On                        ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                                             ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                       ;
; Carry Chain Length                                                              ; 70                        ; 70                        ;
; Auto Carry Chains                                                               ; On                        ; On                        ;
; Auto Open-Drain Pins                                                            ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                       ;
; Auto ROM Replacement                                                            ; On                        ; On                        ;
; Auto RAM Replacement                                                            ; On                        ; On                        ;
; Auto DSP Block Replacement                                                      ; On                        ; On                        ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                        ;
; Strict RAM Replacement                                                          ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                               ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                       ;
; Auto Resource Sharing                                                           ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                                         ; On                        ; On                        ;
; Report Parameter Settings                                                       ; On                        ; On                        ;
; Report Source Assignments                                                       ; On                        ; On                        ;
; Report Connectivity Checks                                                      ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                       ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                         ;
; Power Optimization During Synthesis                                             ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                               ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                       ;
; Clock MUX Protection                                                            ; On                        ; On                        ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                       ;
; Block Design Naming                                                             ; Auto                      ; Auto                      ;
; SDC constraint protection                                                       ; Off                       ; Off                       ;
; Synthesis Effort                                                                ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                        ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                       ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                        ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                        ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                       ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+----------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                         ; Library       ;
+----------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+
; ieee_proposed/fixed_pkg_c.vhdl         ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/fixed_pkg_c.vhdl         ; ieee_proposed ;
; ieee_proposed/fixed_float_types_c.vhdl ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/fixed_float_types_c.vhdl ; ieee_proposed ;
; tle_stock_market_analyzer.vhd          ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/tle_stock_market_analyzer.vhd          ;               ;
; e_write_and_read_ram.vhd               ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_write_and_read_ram.vhd               ;               ;
; e_fp_op.vhd                            ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_op.vhd                            ;               ;
; e_fp_mul_minusalpha.vhd                ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_mul_minusalpha.vhd                ;               ;
; e_fp_mul.vhd                           ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_mul.vhd                           ;               ;
; e_fp_add.vhd                           ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_add.vhd                           ;               ;
; e_exponential_smoothing.vhd            ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_exponential_smoothing.vhd            ;               ;
; config_rom_AAPL.vhd                    ; yes             ; User Wizard-Generated File             ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_AAPL.vhd                    ;               ;
; config_ram_in.vhd                      ; yes             ; User Wizard-Generated File             ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_in.vhd                      ;               ;
; config_rom_NVDA.vhd                    ; yes             ; User Wizard-Generated File             ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_NVDA.vhd                    ;               ;
; config_rom_BTCUSD.vhd                  ; yes             ; User Wizard-Generated File             ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_BTCUSD.vhd                  ;               ;
; e_7seg_display.vhd                     ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_7seg_display.vhd                     ;               ;
; config_ram_out.vhd                     ; yes             ; User Wizard-Generated File             ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_out.vhd                     ;               ;
; pkg_7seg_encode.vhd                    ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_7seg_encode.vhd                    ;               ;
; pkg_digit_extract.vhd                  ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd                  ;               ;
; ieee_proposed/float_pkg_c.vhdl         ; yes             ; User VHDL File                         ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/float_pkg_c.vhdl         ; ieee_proposed ;
; altsyncram.tdf                         ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;               ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;               ;
; lpm_mux.inc                            ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;               ;
; lpm_decode.inc                         ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;               ;
; aglobal221.inc                         ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/aglobal221.inc                                                   ;               ;
; a_rdenreg.inc                          ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;               ;
; altrom.inc                             ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/altrom.inc                                                       ;               ;
; altram.inc                             ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/altram.inc                                                       ;               ;
; altdpram.inc                           ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/altdpram.inc                                                     ;               ;
; db/altsyncram_rh24.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf                 ;               ;
; aapl_daily_stock.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/aapl_daily_stock.mif                   ;               ;
; db/altsyncram_6i24.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf                 ;               ;
; NVDA_daily_stock.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/NVDA_daily_stock.mif                   ;               ;
; db/altsyncram_2p24.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf                 ;               ;
; BTCUSD_daily_stock.mif                 ; yes             ; Auto-Found Memory Initialization File  ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/BTCUSD_daily_stock.mif                 ;               ;
; db/altsyncram_a4v3.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf                 ;               ;
; db/altsyncram_54v3.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_54v3.tdf                 ;               ;
; lpm_divide.tdf                         ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                                   ;               ;
; abs_divider.inc                        ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/abs_divider.inc                                                  ;               ;
; sign_div_unsign.inc                    ; yes             ; Megafunction                           ; d:/programs/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                              ;               ;
; db/lpm_divide_u4m.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/lpm_divide_u4m.tdf                  ;               ;
; db/sign_div_unsign_1nh.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/sign_div_unsign_1nh.tdf             ;               ;
; db/alt_u_div_82f.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/alt_u_div_82f.tdf                   ;               ;
; db/lpm_divide_ebm.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/lpm_divide_ebm.tdf                  ;               ;
; db/sign_div_unsign_klh.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/sign_div_unsign_klh.tdf             ;               ;
; db/alt_u_div_eve.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/alt_u_div_eve.tdf                   ;               ;
; db/lpm_divide_hbm.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/lpm_divide_hbm.tdf                  ;               ;
; db/sign_div_unsign_nlh.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/sign_div_unsign_nlh.tdf             ;               ;
; db/alt_u_div_kve.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/alt_u_div_kve.tdf                   ;               ;
+----------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1347      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2148      ;
;     -- 7 input functions                    ; 23        ;
;     -- 6 input functions                    ; 430       ;
;     -- 5 input functions                    ; 296       ;
;     -- 4 input functions                    ; 514       ;
;     -- <=3 input functions                  ; 885       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1291      ;
;                                             ;           ;
; I/O pins                                    ; 56        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 163840    ;
;                                             ;           ;
; Total DSP Blocks                            ; 3         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1451      ;
; Total fan-out                               ; 15035     ;
; Average fan-out                             ; 4.05      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Entity Name               ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |tle_stock_market_analyzer                         ; 2148 (247)          ; 1291 (107)                ; 163840            ; 3          ; 56   ; 0            ; |tle_stock_market_analyzer                                                                                                                              ; tle_stock_market_analyzer ; work         ;
;    |config_ram_in:ram_inst|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|config_ram_in:ram_inst                                                                                                       ; config_ram_in             ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|config_ram_in:ram_inst|altsyncram:altsyncram_component                                                                       ; altsyncram                ; work         ;
;          |altsyncram_a4v3:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated                                        ; altsyncram_a4v3           ; work         ;
;    |config_ram_out:ram_out_inst|                   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|config_ram_out:ram_out_inst                                                                                                  ; config_ram_out            ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|config_ram_out:ram_out_inst|altsyncram:altsyncram_component                                                                  ; altsyncram                ; work         ;
;          |altsyncram_54v3:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|config_ram_out:ram_out_inst|altsyncram:altsyncram_component|altsyncram_54v3:auto_generated                                   ; altsyncram_54v3           ; work         ;
;    |e_7seg_display:e_7seg_inst|                    ; 1148 (813)          ; 154 (154)                 ; 0                 ; 1          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst                                                                                                   ; e_7seg_display            ; work         ;
;       |lpm_divide:Div0|                            ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Div0                                                                                   ; lpm_divide                ; work         ;
;          |lpm_divide_hbm:auto_generated|           ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                     ; lpm_divide_hbm            ; work         ;
;             |sign_div_unsign_nlh:divider|          ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                         ; sign_div_unsign_nlh       ; work         ;
;                |alt_u_div_kve:divider|             ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider   ; alt_u_div_kve             ; work         ;
;       |lpm_divide:Div1|                            ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Div1                                                                                   ; lpm_divide                ; work         ;
;          |lpm_divide_ebm:auto_generated|           ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Div1|lpm_divide_ebm:auto_generated                                                     ; lpm_divide_ebm            ; work         ;
;             |sign_div_unsign_klh:divider|          ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                         ; sign_div_unsign_klh       ; work         ;
;                |alt_u_div_eve:divider|             ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider   ; alt_u_div_eve             ; work         ;
;       |lpm_divide:Mod0|                            ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Mod0                                                                                   ; lpm_divide                ; work         ;
;          |lpm_divide_u4m:auto_generated|           ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated                                                     ; lpm_divide_u4m            ; work         ;
;             |sign_div_unsign_1nh:divider|          ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider                         ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_82f:divider|             ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider   ; alt_u_div_82f             ; work         ;
;       |lpm_divide:Mod1|                            ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Mod1                                                                                   ; lpm_divide                ; work         ;
;          |lpm_divide_u4m:auto_generated|           ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Mod1|lpm_divide_u4m:auto_generated                                                     ; lpm_divide_u4m            ; work         ;
;             |sign_div_unsign_1nh:divider|          ; 112 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Mod1|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider                         ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_82f:divider|             ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|lpm_divide:Mod1|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider   ; alt_u_div_82f             ; work         ;
;    |e_exponential_smoothing:e_es_inst|             ; 648 (113)           ; 918 (151)                 ; 0                 ; 2          ; 0    ; 0            ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst                                                                                            ; e_exponential_smoothing   ; work         ;
;       |e_fp_op:e_fp_op_inst|                       ; 535 (167)           ; 767 (166)                 ; 0                 ; 2          ; 0    ; 0            ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst                                                                       ; e_fp_op                   ; work         ;
;          |e_fp_add:u_e_fp_add|                     ; 214 (214)           ; 221 (221)                 ; 0                 ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add                                                   ; e_fp_add                  ; work         ;
;          |e_fp_mul:u_fp_mul|                       ; 78 (78)             ; 190 (190)                 ; 0                 ; 1          ; 0    ; 0            ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul                                                     ; e_fp_mul                  ; work         ;
;          |e_fp_mul_minusalpha:u_fp_mul_minusalpha| ; 76 (76)             ; 190 (190)                 ; 0                 ; 1          ; 0    ; 0            ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha                               ; e_fp_mul_minusalpha       ; work         ;
;    |e_write_and_read_ram:e_wr_inst|                ; 105 (105)           ; 112 (112)                 ; 98304             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst                                                                                               ; e_write_and_read_ram      ; work         ;
;       |config_rom_AAPL:rom_AAPL_inst|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst                                                                 ; config_rom_AAPL           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component                                 ; altsyncram                ; work         ;
;             |altsyncram_rh24:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated  ; altsyncram_rh24           ; work         ;
;       |config_rom_BTCUSD:rom_BTC_inst|             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst                                                                ; config_rom_BTCUSD         ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;             |altsyncram_2p24:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated ; altsyncram_2p24           ; work         ;
;       |config_rom_NVDA:rom_NVDA_inst|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst                                                                 ; config_rom_NVDA           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component                                 ; altsyncram                ; work         ;
;             |altsyncram_6i24:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated  ; altsyncram_6i24           ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------+
; config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port ; 1024         ; 64           ; --           ; --           ; 65536 ; None                   ;
; config_ram_out:ram_out_inst|altsyncram:altsyncram_component|altsyncram_54v3:auto_generated|ALTSYNCRAM                                   ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None                   ;
; e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|ALTSYNCRAM  ; AUTO ; ROM         ; 1024         ; 64           ; --           ; --           ; 65536 ; AAPL_daily_stock.mif   ;
; e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1024         ; 64           ; --           ; --           ; 65536 ; BTCUSD_daily_stock.mif ;
; e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|ALTSYNCRAM  ; AUTO ; ROM         ; 1024         ; 64           ; --           ; --           ; 65536 ; NVDA_daily_stock.mif   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Independent 27x27               ; 2           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                          ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------+-----------------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst  ; config_rom_AAPL.vhd   ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst ; config_rom_BTCUSD.vhd ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst  ; config_rom_NVDA.vhd   ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |tle_stock_market_analyzer|config_ram_in:ram_inst                                        ; config_ram_in.vhd     ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |tle_stock_market_analyzer|config_ram_out:ram_out_inst                                   ; config_ram_out.vhd    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tle_stock_market_analyzer|current_state                                                                                                                                                         ;
+-------------------------------------+----------------------------------+------------------------------+-------------------------------------+---------------------------+-------------------+--------------------+
; Name                                ; current_state.DISPLAY_INT_RESULT ; current_state.DISPLAY_RESULT ; current_state.EXPONENTIAL_SMOOTHING ; current_state.RAM_PROCESS ; current_state.SEL ; current_state.IDLE ;
+-------------------------------------+----------------------------------+------------------------------+-------------------------------------+---------------------------+-------------------+--------------------+
; current_state.IDLE                  ; 0                                ; 0                            ; 0                                   ; 0                         ; 0                 ; 0                  ;
; current_state.SEL                   ; 0                                ; 0                            ; 0                                   ; 0                         ; 1                 ; 1                  ;
; current_state.RAM_PROCESS           ; 0                                ; 0                            ; 0                                   ; 1                         ; 0                 ; 1                  ;
; current_state.EXPONENTIAL_SMOOTHING ; 0                                ; 0                            ; 1                                   ; 0                         ; 0                 ; 1                  ;
; current_state.DISPLAY_RESULT        ; 0                                ; 1                            ; 0                                   ; 0                         ; 0                 ; 1                  ;
; current_state.DISPLAY_INT_RESULT    ; 1                                ; 0                            ; 0                                   ; 0                         ; 0                 ; 1                  ;
+-------------------------------------+----------------------------------+------------------------------+-------------------------------------+---------------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|current_state                         ;
+------------------------+------------------------+--------------------+---------------------+--------------------+
; Name                   ; current_state.READ_END ; current_state.READ ; current_state.WRITE ; current_state.IDLE ;
+------------------------+------------------------+--------------------+---------------------+--------------------+
; current_state.IDLE     ; 0                      ; 0                  ; 0                   ; 0                  ;
; current_state.WRITE    ; 0                      ; 0                  ; 1                   ; 1                  ;
; current_state.READ     ; 0                      ; 1                  ; 0                   ; 1                  ;
; current_state.READ_END ; 1                      ; 0                  ; 0                   ; 1                  ;
+------------------------+------------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|current_state                                                         ;
+---------------------------+--------------------------+---------------------------+--------------------+-----------------------+--------------------+
; Name                      ; current_state.WAIT_FP_OP ; current_state.START_FP_OP ; current_state.LOAD ; current_state.ST_WAIT ; current_state.IDLE ;
+---------------------------+--------------------------+---------------------------+--------------------+-----------------------+--------------------+
; current_state.IDLE        ; 0                        ; 0                         ; 0                  ; 0                     ; 0                  ;
; current_state.ST_WAIT     ; 0                        ; 0                         ; 0                  ; 1                     ; 1                  ;
; current_state.LOAD        ; 0                        ; 0                         ; 1                  ; 0                     ; 1                  ;
; current_state.START_FP_OP ; 0                        ; 1                         ; 0                  ; 0                     ; 1                  ;
; current_state.WAIT_FP_OP  ; 1                        ; 0                         ; 0                  ; 0                     ; 1                  ;
+---------------------------+--------------------------+---------------------------+--------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|current_state                                                                                           ;
+----------------------------+----------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+--------------------+
; Name                       ; current_state.COMPUTE_DONE ; current_state.WAIT_ADD ; current_state.START_ADD ; current_state.WAIT_MULS ; current_state.START_MULS ; current_state.LOAD ; current_state.IDLE ;
+----------------------------+----------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+--------------------+
; current_state.IDLE         ; 0                          ; 0                      ; 0                       ; 0                       ; 0                        ; 0                  ; 0                  ;
; current_state.LOAD         ; 0                          ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ; 1                  ;
; current_state.START_MULS   ; 0                          ; 0                      ; 0                       ; 0                       ; 1                        ; 0                  ; 1                  ;
; current_state.WAIT_MULS    ; 0                          ; 0                      ; 0                       ; 1                       ; 0                        ; 0                  ; 1                  ;
; current_state.START_ADD    ; 0                          ; 0                      ; 1                       ; 0                       ; 0                        ; 0                  ; 1                  ;
; current_state.WAIT_ADD     ; 0                          ; 1                      ; 0                       ; 0                       ; 0                        ; 0                  ; 1                  ;
; current_state.COMPUTE_DONE ; 1                          ; 0                      ; 0                       ; 0                       ; 0                        ; 0                  ; 1                  ;
+----------------------------+----------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|current_state ;
+----------------------------+----------------------------+-----------------------+-----------------------------------------------------------------------+
; Name                       ; current_state.COMPUTE_DONE ; current_state.COMPUTE ; current_state.IDLE                                                    ;
+----------------------------+----------------------------+-----------------------+-----------------------------------------------------------------------+
; current_state.IDLE         ; 0                          ; 0                     ; 0                                                                     ;
; current_state.COMPUTE      ; 0                          ; 1                     ; 1                                                                     ;
; current_state.COMPUTE_DONE ; 1                          ; 0                     ; 1                                                                     ;
+----------------------------+----------------------------+-----------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|current_state ;
+----------------------------+----------------------------+-----------------------+-------------------------------------------------+
; Name                       ; current_state.COMPUTE_DONE ; current_state.COMPUTE ; current_state.IDLE                              ;
+----------------------------+----------------------------+-----------------------+-------------------------------------------------+
; current_state.IDLE         ; 0                          ; 0                     ; 0                                               ;
; current_state.COMPUTE      ; 0                          ; 1                     ; 1                                               ;
; current_state.COMPUTE_DONE ; 1                          ; 0                     ; 1                                               ;
+----------------------------+----------------------------+-----------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|current_state ;
+----------------------------+----------------------------+-----------------------+---------------------------------------------------+
; Name                       ; current_state.COMPUTE_DONE ; current_state.COMPUTE ; current_state.IDLE                                ;
+----------------------------+----------------------------+-----------------------+---------------------------------------------------+
; current_state.IDLE         ; 0                          ; 0                     ; 0                                                 ;
; current_state.COMPUTE      ; 0                          ; 1                     ; 1                                                 ;
; current_state.COMPUTE_DONE ; 1                          ; 0                     ; 1                                                 ;
+----------------------------+----------------------------+-----------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; e_write_and_read_ram:e_wr_inst|ram_data_in[32..63]                                                                                            ; Lost fanout                                                                                                            ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[1,4,5,8,9,12,13,16,17,20,21,23,24,30] ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|exp_b[0,1,7]                                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_a[23]                                     ; Stuck at VCC due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[23]                                     ; Stuck at VCC due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[1,4,5,8,9,12,13,16,17,20,21]            ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[1,4,5,8,9,12,13,16,17,20,21,23,30]                          ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|exp_b[0,7]                                                           ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_a[23]                                                           ; Stuck at VCC due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[23]                                                           ; Stuck at VCC due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[1,4,5,8,9,12,13,16,17,20,21]                                  ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|frac_a[23]                                                         ; Stuck at VCC due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|frac_b[23]                                                         ; Stuck at VCC due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|final_sign                                                         ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|result[31]                                                         ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|start_mulminus_reg                                                                     ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|start_mul_reg                                       ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|to_idle_mul                                                                            ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|to_idle_add                                         ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|to_idle_mulminus                                                                       ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|to_idle_add                                         ;
; e_exponential_smoothing:e_es_inst|smoothed_val[22]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[22]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[21]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[21]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[19]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[19]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[18]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[18]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[20]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[20]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[16]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[16]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[15]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[15]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[17]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[17]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[13]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[13]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[12]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[12]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[14]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[14]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[10]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[10]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[9]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[9]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[11]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[11]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[7]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[7]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[6]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[6]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[8]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[8]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[4]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[4]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[3]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[3]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[5]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[5]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[1]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[1]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[0]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[0]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[2]                                                                                             ; Merged with e_exponential_smoothing:e_es_inst|prev_val[2]                                                              ;
; e_exponential_smoothing:e_es_inst|smoothed_val[30]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[30]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[29]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[29]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[28]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[28]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[27]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[27]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[26]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[26]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[25]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[25]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[24]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[24]                                                             ;
; e_exponential_smoothing:e_es_inst|smoothed_val[23]                                                                                            ; Merged with e_exponential_smoothing:e_es_inst|prev_val[23]                                                             ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|exp_diff[8,9,11..30]                                               ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|exp_diff[10]                    ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|exp_b[3..6]                                    ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|exp_b[2]    ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[0,2,3,6,7,10,11,14,15,18,19,22]         ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|exp_b[2]    ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[2,3,6,7,10,11,14,15,18,19,22,25..29]  ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[0] ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|exp_b[2..6]                                                          ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|exp_b[1]                          ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[0,2,3,6,7,10,11,14,15,18,19,22]                               ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|exp_b[1]                          ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[2,3,6,7,10,11,14,15,18,19,22,24..29]                        ; Merged with e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[0]                       ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|internal_result[31]                                                                    ; Stuck at GND due to stuck port data_in                                                                                 ;
; e_exponential_smoothing:e_es_inst|smoothed_val[31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; Total Number of Removed Registers = 218                                                                                                       ;                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                    ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|final_sign                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|result[31],                    ;
;                                                                                                             ; due to stuck port data_in ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|internal_result[31],                               ;
;                                                                                                             ;                           ; e_exponential_smoothing:e_es_inst|smoothed_val[31]                                                        ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[30] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|exp_b[7]   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[24] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|exp_b[1]   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[23] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|exp_b[0]   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[21] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[21] ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[20] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[20] ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[17] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[17] ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[16] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[16] ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[13] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[13] ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[12] ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[12] ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[9]  ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[9]  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[8]  ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[8]  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[5]  ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[5]  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[4]  ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[4]  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|in_b_reg[1]  ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|frac_b[1]  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[30]                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|exp_b[7]                         ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[23]                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|exp_b[0]                         ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[21]                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[21]                       ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[20]                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[20]                       ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[17]                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[17]                       ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[16]                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[16]                       ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[13]                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[13]                       ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[12]                       ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[12]                       ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[9]                        ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[9]                        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[8]                        ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[8]                        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[5]                        ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[5]                        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[4]                        ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[4]                        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|in_b_reg[1]                        ; Stuck at GND              ; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|frac_b[1]                        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1291  ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 167   ;
; Number of registers using Asynchronous Clear ; 354   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 843   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; e_7seg_display:e_7seg_inst|seg_array_reg[0]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[1]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[2]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[3]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[4]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[5]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[6]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[7]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[8]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[9]                                            ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[10]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[11]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[12]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[13]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[14]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[15]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[16]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[17]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[18]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[19]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[20]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[21]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[22]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[23]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[24]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[25]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[26]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[27]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[28]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[29]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[30]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[31]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[32]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[33]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[34]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[35]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[36]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[37]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[38]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[39]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[40]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|seg_array_reg[41]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[0][0]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[0][1]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[0][2]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[0][3]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[0][4]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[0][5]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[0][6]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[1][0]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[1][1]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[1][2]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[1][3]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[1][4]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[1][5]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[1][6]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[2][0]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[2][1]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[2][2]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[2][3]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[2][4]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[2][5]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[2][6]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[3][0]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[3][1]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[3][2]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[3][3]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[3][4]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[3][5]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[3][6]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[4][0]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[4][1]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[4][2]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[4][3]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[4][4]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[4][5]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[4][6]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[5][0]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[5][1]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[5][2]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[5][3]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[5][4]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[5][5]                                           ; 1       ;
; e_7seg_display:e_7seg_inst|digits_reg2[5][6]                                           ; 1       ;
; e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|exp_diff[0] ; 52      ;
; Total number of inverted registers = 85                                                ;         ;
+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|compute_counter[0]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|compute_counter[2] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|read_counter[6]                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|write_counter[1]                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|read_counter[9]                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tle_stock_market_analyzer|write_counter_wr[3]                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tle_stock_market_analyzer|write_counter_es[2]                                                                                               ;
; 3:1                ; 62 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|in_add_a[8]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha|result_exp[3]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul|result_exp[3]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|cycle_counter[0]                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|ram_data_in[21]                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_a[17]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_b[18]                     ;
; 4:1                ; 62 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|dsp_dataa[10]                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|prev_val[13]                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |tle_stock_market_analyzer|ram_out_data[1]                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_a[12]                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_b[12]                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_a[10]                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_b[8]                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_a[7]                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_b[5]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |tle_stock_market_analyzer|display_ram_data[23]                                                                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |tle_stock_market_analyzer|e_write_and_read_ram:e_wr_inst|ram_address[0]                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|mode_reg1[1]                                                                           ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|sfix_16_16[8]                                                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |tle_stock_market_analyzer|ram_out_addr[0]                                                                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_a[3]                      ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|aligned_frac_b[0]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|seg_array_reg[8]                                                                       ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|digits_reg2[2][3]                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|digits_reg2[5][1]                                                                      ;
; 9:1                ; 39 bits   ; 234 LEs       ; 234 LEs              ; 0 LEs                  ; Yes        ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|seg_array_reg[4]                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|tmp                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|Classfp                                                                                ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|ShiftRight0                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|ShiftRight0                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|ShiftRight0                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|ShiftRight0                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|ShiftRight0                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|ShiftRight0                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|ShiftRight0                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|ShiftRight0                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add|ShiftRight1                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|Classfp                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|Classfp                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|Classfp                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|frac                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|frac                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|frac                                                                                   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|frac                                                                                   ;
; 9:1                ; 9 bits    ; 54 LEs        ; 45 LEs               ; 9 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|frac                                                                                   ;
; 10:1               ; 14 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |tle_stock_market_analyzer|e_7seg_display:e_7seg_inst|tmp                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for config_ram_out:ram_out_inst|altsyncram:altsyncram_component|altsyncram_54v3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |tle_stock_market_analyzer ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_IN_LEN    ; 64    ; Signed Integer                                                   ;
; ADDRESS_LEN    ; 10    ; Signed Integer                                                   ;
; NUM_DATA       ; 1024  ; Signed Integer                                                   ;
; DATA_OUT_LEN   ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; data_in_len      ; 64    ; Signed Integer                                      ;
; address_len      ; 10    ; Signed Integer                                      ;
; num_data         ; 1024  ; Signed Integer                                      ;
; data_process_len ; 32    ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst ;
+----------------+----------------------------------+-------------------------------------------------+
; Parameter Name ; Value                            ; Type                                            ;
+----------------+----------------------------------+-------------------------------------------------+
; ieee754_fp_len ; 32                               ; Signed Integer                                  ;
; alpha_bits     ; 00111111010011001100110011001101 ; Unsigned Binary                                 ;
; minus_alpha    ; 00111110010011001100110011001101 ; Unsigned Binary                                 ;
+----------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; g_exp_bits     ; 8     ; Signed Integer                                                                                 ;
; g_frac_bits    ; 23    ; Signed Integer                                                                                 ;
; cycles         ; 5     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; g_exp_bits     ; 8     ; Signed Integer                                                                               ;
; g_frac_bits    ; 23    ; Signed Integer                                                                               ;
; cycles         ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; g_exp_bits     ; 8     ; Signed Integer                                                                                                     ;
; g_frac_bits    ; 23    ; Signed Integer                                                                                                     ;
; cycles         ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_write_and_read_ram:e_wr_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; num_data       ; 1024  ; Signed Integer                                     ;
; data_in_len    ; 64    ; Signed Integer                                     ;
; data_out_len   ; 32    ; Signed Integer                                     ;
; address_len    ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; AAPL_daily_stock.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_rh24      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; NVDA_daily_stock.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6i24      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                         ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                                      ;
; WIDTH_A                            ; 64                     ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; WIDTH_B                            ; 1                      ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 1                      ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 0                      ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                      ;
; INIT_FILE                          ; BTCUSD_daily_stock.mif ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                               ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2p24        ; Untyped                                                                      ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_ram_in:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 64                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_a4v3      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_ram_out:ram_out_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_54v3      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: e_7seg_display:e_7seg_inst|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 10             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_u4m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: e_7seg_display:e_7seg_inst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: e_7seg_display:e_7seg_inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 10             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_u4m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: e_7seg_display:e_7seg_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 7              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                             ;
; Entity Instance                           ; e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; config_ram_in:ram_inst|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 64                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; config_ram_out:ram_out_inst|altsyncram:altsyncram_component                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha" ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                  ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+
; in_b[29..25] ; Input ; Info     ; Stuck at VCC                                                                             ;
; in_b[19..18] ; Input ; Info     ; Stuck at VCC                                                                             ;
; in_b[15..14] ; Input ; Info     ; Stuck at VCC                                                                             ;
; in_b[11..10] ; Input ; Info     ; Stuck at VCC                                                                             ;
; in_b[7..6]   ; Input ; Info     ; Stuck at VCC                                                                             ;
; in_b[3..2]   ; Input ; Info     ; Stuck at VCC                                                                             ;
; in_b[31..30] ; Input ; Info     ; Stuck at GND                                                                             ;
; in_b[24..23] ; Input ; Info     ; Stuck at GND                                                                             ;
; in_b[21..20] ; Input ; Info     ; Stuck at GND                                                                             ;
; in_b[17..16] ; Input ; Info     ; Stuck at GND                                                                             ;
; in_b[13..12] ; Input ; Info     ; Stuck at GND                                                                             ;
; in_b[9..8]   ; Input ; Info     ; Stuck at GND                                                                             ;
; in_b[5..4]   ; Input ; Info     ; Stuck at GND                                                                             ;
; in_b[22]     ; Input ; Info     ; Stuck at VCC                                                                             ;
; in_b[1]      ; Input ; Info     ; Stuck at GND                                                                             ;
; in_b[0]      ; Input ; Info     ; Stuck at VCC                                                                             ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul" ;
+--------------+-------+----------+--------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------+
; in_b[29..24] ; Input ; Info     ; Stuck at VCC                                                       ;
; in_b[19..18] ; Input ; Info     ; Stuck at VCC                                                       ;
; in_b[15..14] ; Input ; Info     ; Stuck at VCC                                                       ;
; in_b[11..10] ; Input ; Info     ; Stuck at VCC                                                       ;
; in_b[7..6]   ; Input ; Info     ; Stuck at VCC                                                       ;
; in_b[3..2]   ; Input ; Info     ; Stuck at VCC                                                       ;
; in_b[31..30] ; Input ; Info     ; Stuck at GND                                                       ;
; in_b[21..20] ; Input ; Info     ; Stuck at GND                                                       ;
; in_b[17..16] ; Input ; Info     ; Stuck at GND                                                       ;
; in_b[13..12] ; Input ; Info     ; Stuck at GND                                                       ;
; in_b[9..8]   ; Input ; Info     ; Stuck at GND                                                       ;
; in_b[5..4]   ; Input ; Info     ; Stuck at GND                                                       ;
; in_b[23]     ; Input ; Info     ; Stuck at GND                                                       ;
; in_b[22]     ; Input ; Info     ; Stuck at VCC                                                       ;
; in_b[1]      ; Input ; Info     ; Stuck at GND                                                       ;
; in_b[0]      ; Input ; Info     ; Stuck at VCC                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1291                        ;
;     CLR               ; 23                          ;
;     ENA               ; 361                         ;
;     ENA CLR           ; 331                         ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 119                         ;
;     SCLR              ; 116                         ;
;     SLD               ; 48                          ;
;     plain             ; 261                         ;
; arriav_lcell_comb     ; 2190                        ;
;     arith             ; 589                         ;
;         0 data inputs ; 49                          ;
;         1 data inputs ; 123                         ;
;         2 data inputs ; 128                         ;
;         3 data inputs ; 70                          ;
;         4 data inputs ; 219                         ;
;     extend            ; 23                          ;
;         7 data inputs ; 23                          ;
;     normal            ; 1544                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 248                         ;
;         3 data inputs ; 232                         ;
;         4 data inputs ; 295                         ;
;         5 data inputs ; 296                         ;
;         6 data inputs ; 430                         ;
;     shared            ; 34                          ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 16                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 56                          ;
; stratixv_ram_block    ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 16.70                       ;
; Average LUT depth     ; 6.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Feb 14 03:28:16 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tle_stock_market_analyzer -c tle_stock_market_analyzer
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 0 entities, in source file ieee_proposed/fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg (ieee_proposed) File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/fixed_pkg_c.vhdl Line: 25
    Info (12022): Found design unit 2: fixed_pkg-body File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/fixed_pkg_c.vhdl Line: 1466
Info (12021): Found 1 design units, including 0 entities, in source file ieee_proposed/fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types (ieee_proposed) File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/fixed_float_types_c.vhdl Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file config_fp_to_fixed.vhd
    Info (12022): Found design unit 1: config_fp_to_fixed-rtl File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed.vhd Line: 20
    Info (12023): Found entity 1: config_fp_to_fixed File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file config_fp_to_fixed/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (config_fp_to_fixed) File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file config_fp_to_fixed/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file config_fp_to_fixed/config_fp_to_fixed_0002.vhd
    Info (12022): Found design unit 1: config_fp_to_fixed_0002-normal File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/config_fp_to_fixed_0002.vhd Line: 45
    Info (12023): Found entity 1: config_fp_to_fixed_0002 File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_fp_to_fixed/config_fp_to_fixed_0002.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file tle_stock_market_analyzer.vhd
    Info (12022): Found design unit 1: tle_stock_market_analyzer-behavioral File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/tle_stock_market_analyzer.vhd Line: 29
    Info (12023): Found entity 1: tle_stock_market_analyzer File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/tle_stock_market_analyzer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file e_write_and_read_ram.vhd
    Info (12022): Found design unit 1: e_write_and_read_ram-behavioral File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_write_and_read_ram.vhd Line: 30
    Info (12023): Found entity 1: e_write_and_read_ram File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_write_and_read_ram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file e_fp_op.vhd
    Info (12022): Found design unit 1: e_fp_op-Structural File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_op.vhd Line: 23
    Info (12023): Found entity 1: e_fp_op File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_op.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file e_fp_mul_minusalpha.vhd
    Info (12022): Found design unit 1: e_fp_mul_minusalpha-Behavioral File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_mul_minusalpha.vhd Line: 23
    Info (12023): Found entity 1: e_fp_mul_minusalpha File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_mul_minusalpha.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file e_fp_mul.vhd
    Info (12022): Found design unit 1: e_fp_mul-Behavioral File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_mul.vhd Line: 23
    Info (12023): Found entity 1: e_fp_mul File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_mul.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file e_fp_add.vhd
    Info (12022): Found design unit 1: e_fp_add-Behavioral File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_add.vhd Line: 23
    Info (12023): Found entity 1: e_fp_add File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_add.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file e_exponential_smoothing.vhd
    Info (12022): Found design unit 1: e_exponential_smoothing-behavioral File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_exponential_smoothing.vhd Line: 28
    Info (12023): Found entity 1: e_exponential_smoothing File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_exponential_smoothing.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file config_rom_aapl.vhd
    Info (12022): Found design unit 1: config_rom_aapl-SYN File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_AAPL.vhd Line: 53
    Info (12023): Found entity 1: config_rom_AAPL File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_AAPL.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file config_ram_in.vhd
    Info (12022): Found design unit 1: config_ram_in-SYN File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_in.vhd Line: 56
    Info (12023): Found entity 1: config_ram_in File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_in.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file config_rom_nvda.vhd
    Info (12022): Found design unit 1: config_rom_nvda-SYN File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_NVDA.vhd Line: 53
    Info (12023): Found entity 1: config_rom_NVDA File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_NVDA.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file config_rom_btcusd.vhd
    Info (12022): Found design unit 1: config_rom_btcusd-SYN File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_BTCUSD.vhd Line: 53
    Info (12023): Found entity 1: config_rom_BTCUSD File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_BTCUSD.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file e_7seg_display.vhd
    Info (12022): Found design unit 1: e_7seg_display-RTL File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_7seg_display.vhd Line: 26
    Info (12023): Found entity 1: e_7seg_display File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_7seg_display.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file config_ram_out.vhd
    Info (12022): Found design unit 1: config_ram_out-SYN File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_out.vhd Line: 56
    Info (12023): Found entity 1: config_ram_out File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_out.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file output_files/tb__stock_market_analyzer.vhd
    Info (12022): Found design unit 1: testbench-behavioral File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/output_files/tb__stock_market_analyzer.vhd Line: 8
    Info (12023): Found entity 1: testbench File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/output_files/tb__stock_market_analyzer.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file pkg_7seg_encode.vhd
    Info (12022): Found design unit 1: pkg_7seg_encode File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_7seg_encode.vhd Line: 4
    Info (12022): Found design unit 2: pkg_7seg_encode-body File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_7seg_encode.vhd Line: 51
Info (12021): Found 2 design units, including 0 entities, in source file pkg_digit_extract.vhd
    Info (12022): Found design unit 1: pkg_digit_extract File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 11
    Info (12022): Found design unit 2: pkg_digit_extract-body File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 21
Info (12021): Found 2 design units, including 0 entities, in source file ieee_proposed/float_pkg_c.vhdl
    Info (12022): Found design unit 1: float_pkg (ieee_proposed) File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/float_pkg_c.vhdl Line: 28
    Info (12022): Found design unit 2: float_pkg-body File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/float_pkg_c.vhdl Line: 1006
Info (12127): Elaborating entity "tle_stock_market_analyzer" for the top level hierarchy
Info (12128): Elaborating entity "e_exponential_smoothing" for hierarchy "e_exponential_smoothing:e_es_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/tle_stock_market_analyzer.vhd Line: 177
Info (12128): Elaborating entity "e_fp_op" for hierarchy "e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_exponential_smoothing.vhd Line: 75
Info (12128): Elaborating entity "e_fp_add" for hierarchy "e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_add:u_e_fp_add" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_op.vhd Line: 129
Info (12128): Elaborating entity "e_fp_mul" for hierarchy "e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul:u_fp_mul" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_op.vhd Line: 147
Info (12128): Elaborating entity "e_fp_mul_minusalpha" for hierarchy "e_exponential_smoothing:e_es_inst|e_fp_op:e_fp_op_inst|e_fp_mul_minusalpha:u_fp_mul_minusalpha" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_fp_op.vhd Line: 165
Info (12128): Elaborating entity "e_write_and_read_ram" for hierarchy "e_write_and_read_ram:e_wr_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/tle_stock_market_analyzer.vhd Line: 199
Info (12128): Elaborating entity "config_rom_AAPL" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_write_and_read_ram.vhd Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_AAPL.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_AAPL.vhd Line: 60
Info (12133): Instantiated megafunction "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_AAPL.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "AAPL_daily_stock.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rh24.tdf
    Info (12023): Found entity 1: altsyncram_rh24 File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rh24" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated" File: d:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "config_rom_NVDA" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_write_and_read_ram.vhd Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_NVDA.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_NVDA.vhd Line: 60
Info (12133): Instantiated megafunction "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_NVDA.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "NVDA_daily_stock.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6i24.tdf
    Info (12023): Found entity 1: altsyncram_6i24 File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6i24" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated" File: d:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 1 out of 1000 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/NVDA_daily_stock.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/NVDA_daily_stock.mif Line: 1
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (1000) in the Memory Initialization File "D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/NVDA_daily_stock.mif" -- setting initial value for remaining addresses to 0 File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_NVDA.vhd Line: 60
Info (12128): Elaborating entity "config_rom_BTCUSD" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/e_write_and_read_ram.vhd Line: 95
Info (12128): Elaborating entity "altsyncram" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_BTCUSD.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_BTCUSD.vhd Line: 60
Info (12133): Instantiated megafunction "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_BTCUSD.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "BTCUSD_daily_stock.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2p24.tdf
    Info (12023): Found entity 1: altsyncram_2p24 File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2p24" for hierarchy "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated" File: d:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 3 out of 1000 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/BTCUSD_daily_stock.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/BTCUSD_daily_stock.mif Line: 1
    Warning (113027): Addresses ranging from 998 to 999 are not initialized File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/BTCUSD_daily_stock.mif Line: 1
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (1000) in the Memory Initialization File "D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/BTCUSD_daily_stock.mif" -- setting initial value for remaining addresses to 0 File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_rom_BTCUSD.vhd Line: 60
Info (12128): Elaborating entity "config_ram_in" for hierarchy "config_ram_in:ram_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/tle_stock_market_analyzer.vhd Line: 229
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_ram_in:ram_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_in.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "config_ram_in:ram_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_in.vhd Line: 63
Info (12133): Instantiated megafunction "config_ram_in:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_in.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4v3.tdf
    Info (12023): Found entity 1: altsyncram_a4v3 File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a4v3" for hierarchy "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated" File: d:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "config_ram_out" for hierarchy "config_ram_out:ram_out_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/tle_stock_market_analyzer.vhd Line: 238
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_ram_out:ram_out_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_out.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "config_ram_out:ram_out_inst|altsyncram:altsyncram_component" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_out.vhd Line: 63
Info (12133): Instantiated megafunction "config_ram_out:ram_out_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/config_ram_out.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_54v3.tdf
    Info (12023): Found entity 1: altsyncram_54v3 File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_54v3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_54v3" for hierarchy "config_ram_out:ram_out_inst|altsyncram:altsyncram_component|altsyncram_54v3:auto_generated" File: d:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "e_7seg_display" for hierarchy "e_7seg_display:e_7seg_inst" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/tle_stock_market_analyzer.vhd Line: 249
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/fixed_pkg_c.vhdl Line: 1470
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/fixed_pkg_c.vhdl Line: 1471
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/fixed_pkg_c.vhdl Line: 1472
Warning (10445): VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1021): subtype or type has null range File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/float_pkg_c.vhdl Line: 1021
Warning (10445): VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1022): subtype or type has null range File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/ieee_proposed/float_pkg_c.vhdl Line: 1022
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[32]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 774
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[33]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 797
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[34]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 820
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[35]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 843
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[36]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 866
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[37]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 889
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[38]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 912
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[39]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 935
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[40]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 958
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[41]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 981
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[42]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1004
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[43]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1027
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[44]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1050
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[45]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1073
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[46]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1096
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[47]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1119
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[48]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1142
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[49]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1165
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[50]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1188
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[51]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1211
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[52]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1234
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[53]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1257
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[54]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1280
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[55]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1303
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[56]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1326
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[57]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1349
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[58]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1372
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[59]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1395
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[60]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1418
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[61]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1441
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[62]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1464
        Warning (14320): Synthesized away node "config_ram_in:ram_inst|altsyncram:altsyncram_component|altsyncram_a4v3:auto_generated|q_a[63]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_a4v3.tdf Line: 1487
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[32]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 771
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[33]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 794
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[34]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 817
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[35]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 840
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[36]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 863
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[37]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 886
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[38]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 909
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[39]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 932
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[40]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 955
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[41]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 978
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[42]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1001
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[43]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1024
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[44]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1047
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[45]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1070
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[46]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1093
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[47]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1116
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[48]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1139
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[49]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1162
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[50]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1185
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[51]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1208
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[52]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1231
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[53]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1254
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[54]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1277
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[55]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1300
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[56]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1323
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[57]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1346
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[58]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1369
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[59]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1392
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[60]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1415
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[61]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1438
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[62]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1461
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_BTCUSD:rom_BTC_inst|altsyncram:altsyncram_component|altsyncram_2p24:auto_generated|q_a[63]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_2p24.tdf Line: 1484
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[32]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 771
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[33]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 794
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[34]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 817
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[35]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 840
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[36]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 863
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[37]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 886
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[38]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 909
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[39]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 932
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[40]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 955
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[41]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 978
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[42]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1001
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[43]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1024
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[44]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1047
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[45]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1070
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[46]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1093
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[47]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1116
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[48]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1139
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[49]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1162
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[50]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1185
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[51]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1208
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[52]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1231
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[53]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1254
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[54]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1277
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[55]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1300
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[56]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1323
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[57]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1346
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[58]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1369
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[59]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1392
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[60]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1415
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[61]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1438
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[62]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1461
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_NVDA:rom_NVDA_inst|altsyncram:altsyncram_component|altsyncram_6i24:auto_generated|q_a[63]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_6i24.tdf Line: 1484
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[32]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 771
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[33]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 794
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[34]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 817
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[35]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 840
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[36]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 863
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[37]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 886
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[38]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 909
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[39]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 932
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[40]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 955
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[41]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 978
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[42]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1001
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[43]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1024
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[44]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1047
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[45]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1070
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[46]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1093
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[47]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1116
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[48]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1139
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[49]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1162
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[50]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1185
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[51]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1208
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[52]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1231
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[53]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1254
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[54]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1277
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[55]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1300
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[56]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1323
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[57]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1346
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[58]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1369
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[59]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1392
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[60]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1415
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[61]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1438
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[62]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1461
        Warning (14320): Synthesized away node "e_write_and_read_ram:e_wr_inst|config_rom_AAPL:rom_AAPL_inst|altsyncram:altsyncram_component|altsyncram_rh24:auto_generated|q_a[63]" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/altsyncram_rh24.tdf Line: 1484
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "e_7seg_display:e_7seg_inst|Mod1" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 174
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "e_7seg_display:e_7seg_inst|Div1" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 171
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "e_7seg_display:e_7seg_inst|Mod0" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 171
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "e_7seg_display:e_7seg_inst|Div0" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 168
Info (12130): Elaborated megafunction instantiation "e_7seg_display:e_7seg_inst|lpm_divide:Mod1" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 174
Info (12133): Instantiated megafunction "e_7seg_display:e_7seg_inst|lpm_divide:Mod1" with the following parameter: File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 174
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf
    Info (12023): Found entity 1: lpm_divide_u4m File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/lpm_divide_u4m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/sign_div_unsign_1nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf
    Info (12023): Found entity 1: alt_u_div_82f File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/alt_u_div_82f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "e_7seg_display:e_7seg_inst|lpm_divide:Div1" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 171
Info (12133): Instantiated megafunction "e_7seg_display:e_7seg_inst|lpm_divide:Div1" with the following parameter: File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 171
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/lpm_divide_ebm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "e_7seg_display:e_7seg_inst|lpm_divide:Div0" File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 168
Info (12133): Instantiated megafunction "e_7seg_display:e_7seg_inst|lpm_divide:Div0" with the following parameter: File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/pkg_digit_extract.vhd Line: 168
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: D:/Dersler/DIT/Computer Science/WS24/FPGA/Done/Project Stock Market Analyzers/db/alt_u_div_kve.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 13 assignments for entity "config_fp_to_fixed" -- entity does not exist in design
Warning (20013): Ignored 65 assignments for entity "config_fp_to_fixed_0002" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2834 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 2615 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 146 warnings
    Info: Peak virtual memory: 4938 megabytes
    Info: Processing ended: Fri Feb 14 03:28:56 2025
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:39


