
---------- Begin Simulation Statistics ----------
final_tick                               2041683856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225786                       # Simulator instruction rate (inst/s)
host_mem_usage                                 909312                       # Number of bytes of host memory used
host_op_rate                                   272844                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9190.14                       # Real time elapsed on the host
host_tick_rate                              131575682                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2075000005                       # Number of instructions simulated
sim_ops                                    2507471709                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.209199                       # Number of seconds simulated
sim_ticks                                1209198706250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   106                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19710061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39419814                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    98.109719                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     156679796                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    159698547                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect       253354                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      6749878                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    259892087                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      6419277                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      7943698                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      1524421                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     339959548                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      35328127                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       555334                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       331384218                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      335865909                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      5946977                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        264445869                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     89472445                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         1298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    192520954                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1005289482                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1212570712                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   2153222717                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.563142                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.784471                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1868007846     86.75%     86.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     72846690      3.38%     90.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     38988198      1.81%     91.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     42255073      1.96%     93.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13603783      0.63%     94.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     11125083      0.52%     95.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9302893      0.43%     95.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      7620706      0.35%     95.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     89472445      4.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   2153222717                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls     27486482                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1119345474                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           288721135                       # Number of loads committed
system.switch_cpus_1.commit.membars              1192                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    801383252     66.09%     66.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      4358114      0.36%     66.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       245826      0.02%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          912      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          456      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc          456      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        10465      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    288721135     23.81%     90.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    117850096      9.72%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1212570712                       # Class of committed instruction
system.switch_cpus_1.commit.refs            406571231                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts           96009                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1207281232                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.418404                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.418404                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1651330482                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred       834183                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    150661805                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1457238796                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      282126834                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       193441189                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      6027039                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts      2386020                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     48841957                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         339959548                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       164765079                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1831066004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3233048                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles         9615                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1274419426                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        26094                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       134331                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      13698692                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.140572                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    343682113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    198427200                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.526967                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   2181767503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.698112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.919280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1860817132     85.29%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       30629380      1.40%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       29269615      1.34%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       79656295      3.65%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       18084028      0.83%     92.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       29710354      1.36%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       36835205      1.69%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       21042135      0.96%     96.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       75723359      3.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   2181767503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles             236636028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      7884192                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      295919940                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             5874671                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.574835                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          493876929                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        125754939                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     880173400                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    337661615                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1139268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    130711371                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1404698153                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    368121990                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     10533303                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1390182813                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      9556309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     85462505                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      6027039                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     98524106                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1394691                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     12899217                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        31806                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        97472                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads     38368603                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48940480                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     12861275                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        97472                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3097093                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4787099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1375178144                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1338144784                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.551236                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       758047667                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.553317                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1341006695                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1671178807                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     986024533                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.413496                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.413496                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        27089      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    896393487     64.00%     64.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      4447492      0.32%     64.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       264193      0.02%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         2645      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult         1377      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc         3485      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        17751      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc           87      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    372158634     26.57%     90.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    127399876      9.10%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1400716116                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          16413819                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011718                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6655652     40.55%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult           21      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      6754780     41.15%     81.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3003366     18.30%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1416980090                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   5000769165                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1338036588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1590320389                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1398821233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1400716116                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         2249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    191542250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1390646                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          951                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     89808993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   2181767503                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.642010                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.497285                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1706815678     78.23%     78.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    127590803      5.85%     84.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    115074461      5.27%     89.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     81996339      3.76%     93.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     52907555      2.42%     95.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     37545275      1.72%     97.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     32961273      1.51%     98.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     15145811      0.69%     99.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     11730308      0.54%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   2181767503                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.579190                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses       122756                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads       235035                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses       108196                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes       137445                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     17202088                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     21399510                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    337661615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    130711371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1005984197                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes         6136                       # number of misc regfile writes
system.switch_cpus_1.numCycles             2418403531                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pred_regfile_reads            87                       # number of predicate regfile reads
system.switch_cpus_1.rename.BlockCycles    1029043909                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1182546628                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     80215466                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      301617022                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    495657415                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1563174                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2093709280                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1436772673                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1413970140                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       217970065                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     25366867                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      6027039                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    595769857                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      231423507                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1727916942                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles     31339609                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       564446                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       261053011                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         2464                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_pred_rename_lookups          155                       # Number of vector predicate rename lookups
system.switch_cpus_1.rename.vec_rename_lookups        98813                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         3468811440                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2838807840                       # The number of ROB writes
system.switch_cpus_1.timesIdled               6552507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads          89779                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes         20206                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests       141819                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35948                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32130811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4773407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64263138                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4809355                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           19060909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1160224                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18549320                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              158                       # Transaction distribution
system.membus.trans_dist::ReadExReq            647297                       # Transaction distribution
system.membus.trans_dist::ReadExResp           647297                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19060909                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1906                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     59128020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               59128020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1335579520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1335579520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19710270                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19710270    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19710270                       # Request fanout histogram
system.membus.reqLayer0.occupancy         48255214001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       104694532000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2041683856500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30877438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4466478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      8653818                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        41113703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             816                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1247414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1247414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8654602                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22222836                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6701                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         6701                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     25962153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     70432485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              96394638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1107683264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1713696256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2821379520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22104099                       # Total snoops (count)
system.tol2bus.snoopTraffic                  74309952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54235599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091953                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.291244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49284425     90.87%     90.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4915226      9.06%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35948      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54235599                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        44091664453                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       35214135975                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       12988111059                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      6833373                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      5582397                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12415770                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      6833373                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      5582397                       # number of overall hits
system.l2.overall_hits::total                12415770                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst      1820360                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     17887853                       # number of demand (read+write) misses
system.l2.demand_misses::total               19708213                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst      1820360                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     17887853                       # number of overall misses
system.l2.overall_misses::total              19708213                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst 157074035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 1514346399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1671420434500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst 157074035000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 1514346399500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1671420434500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      8653733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     23470250                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32123983                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      8653733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     23470250                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32123983                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.210355                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.762150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.613505                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.210355                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.762150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.613505                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 86287.347008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 84657.806585                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84808.319988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 86287.347008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 84657.806585                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84808.319988                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1160224                       # number of writebacks
system.l2.writebacks::total                   1160224                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst      1820360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     17887853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19708213                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst      1820360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     17887853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19708213                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst 138870420529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1335467869500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1474338290029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst 138870420529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1335467869500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1474338290029                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.210355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.762150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.613505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.210355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.762150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.613505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76287.339059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74657.806585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74808.319254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76287.339059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74657.806585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74808.319254                       # average overall mshr miss latency
system.l2.replacements                       22103230                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3306254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3306254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3306254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3306254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8652799                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8652799                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8652799                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8652799                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2374256                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2374256                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data          665                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  665                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          151                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                151                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data      1176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          816                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              816                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.185049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.185049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data  7788.079470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7788.079470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          151                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           151                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      2990500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2990500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.185049                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.185049                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19804.635762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19804.635762                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       600110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                600110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       647304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              647304                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  52979646000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52979646000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1247414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1247414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.518917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81846.622298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81846.622298                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       647304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         647304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  46506606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46506606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.518917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71846.622298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71846.622298                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      6833373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6833373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst      1820360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1820360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst 157074035000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 157074035000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      8653733                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8653733                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.210355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.210355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86287.347008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86287.347008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst      1820360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1820360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst 138870420529                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 138870420529                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.210355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.210355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76287.339059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76287.339059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      4982287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4982287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     17240549                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        17240549                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 1461366753500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1461366753500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     22222836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22222836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.775803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.775803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84763.353737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84763.353737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     17240549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     17240549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 1288961263500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1288961263500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.775803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.775803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74763.353737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74763.353737                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data         4795                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4795                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data         1906                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1906                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data         6701                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          6701                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.284435                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.284435                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data         1906                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1906                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data     36230500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     36230500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.284435                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.284435                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19008.656873                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19008.656873                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.961486                       # Cycle average of tags in use
system.l2.tags.total_refs                    61895287                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22112121                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.799156                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     296.616229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.195604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     2.108778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   299.511998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3497.528876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.004570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.053368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062499                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1050256553                       # Number of tag accesses
system.l2.tags.data_accesses               1050256553                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst    116503040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1144822144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1261325184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst    116503040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     116503040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     74254336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        74254336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst      1820360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     17887846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19708206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1160224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1160224                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst     96347308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    946760973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1043108281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     96347308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96347308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       61407886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             61407886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       61407886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     96347308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    946760973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1104516167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1109444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples   1820355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  17708865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001637201250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        68054                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        68054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38587506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1042670                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19708206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1160224                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19708206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1160224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 178986                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50780                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1319484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1317509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1371147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1081649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1114931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1159367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1095137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1101582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1126975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1077184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1010879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1599118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1327945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1082225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1499403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1244685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            109551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             45559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             50500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           110759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            66456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            79526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            57827                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 295942233000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                97646100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            662115108000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15153.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33903.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13727835                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  583067                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19708206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1160224                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11464128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4560421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2502129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  985556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  59684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  68468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  68435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  68454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  68714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  68184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6327730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.743167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.858252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.088995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3033024     47.93%     47.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1549743     24.49%     72.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       664738     10.51%     82.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       378539      5.98%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       208314      3.29%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       120750      1.91%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        88968      1.41%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        60768      0.96%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       222886      3.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6327730                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        68054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     286.956211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    198.154783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    304.249938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         59384     87.26%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         6658      9.78%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         1354      1.99%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          449      0.66%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          124      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           44      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           16      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         68054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        68054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.285912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.750403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57841     84.99%     84.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1271      1.87%     86.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7758     11.40%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              992      1.46%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              168      0.25%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         68054                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1249870080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11455104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71002880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1261325184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74254336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1033.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        58.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1043.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1209210855000                       # Total gap between requests
system.mem_ctrls.avgGap                      57944.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst    116502720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1133367360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     71002880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 96347043.209549412131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 937287936.334988117218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 58718951.346049703658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst      1820360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     17887846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1160224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst  63761620000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 598353488000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29553096418000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35026.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33450.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25471888.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24444039900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12992300145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         71174475960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3070941660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95452977360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     530544792090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17557741440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       755237268555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.576643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  41130414500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40377740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1127690551750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20736009420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11021435205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         68264154840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2720230740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95452977360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     530400373470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17679357120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       746274538155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.164519                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41472788500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40377740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1127348177750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    990738693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     74450470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    155593728                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1220782891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    990738693                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     74450470                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    155593728                       # number of overall hits
system.cpu.icache.overall_hits::total      1220782891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      9264349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       549695                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      9171277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       18985321                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      9264349                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       549695                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      9171277                       # number of overall misses
system.cpu.icache.overall_misses::total      18985321                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  15467522000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst 267485461240                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 282952983240                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  15467522000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst 267485461240                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 282952983240                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000165                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    164765005                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1239768212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000165                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    164765005                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1239768212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007329                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.055663                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015314                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007329                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.055663                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015314                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 28138.371279                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 29165.563448                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14903.776620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 28138.371279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 29165.563448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14903.776620                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       183339                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              5986                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.627965                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     18467350                       # number of writebacks
system.cpu.icache.writebacks::total          18467350                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       516675                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       516675                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       516675                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       516675                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       549695                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      8654602                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      9204297                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       549695                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      8654602                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      9204297                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  14917827000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst 243096921279                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 258014748279                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  14917827000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst 243096921279                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 258014748279                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007329                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.052527                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007424                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007329                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.052527                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007424                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 27138.371279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 28088.746459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28031.988568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 27138.371279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 28088.746459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28031.988568                       # average overall mshr miss latency
system.cpu.icache.replacements               18467350                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    990738693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     74450470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    155593728                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1220782891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      9264349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       549695                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      9171277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      18985321                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  15467522000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst 267485461240                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 282952983240                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    164765005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1239768212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.055663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 28138.371279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 29165.563448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14903.776620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       516675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       516675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       549695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      8654602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      9204297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  14917827000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst 243096921279                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 258014748279                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.052527                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 27138.371279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 28088.746459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28031.988568                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.970143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1239251537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          18468646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             67.100292                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   163.677533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    51.559527                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   296.733083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.319683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.100702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.579557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4977541494                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4977541494                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391908897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28597620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    360893616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        781400133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    392145297                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28611100                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    361099846                       # number of overall hits
system.cpu.dcache.overall_hits::total       781856243                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     20703485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1688005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     68009235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       90400725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     20703607                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1688010                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     68012570                       # number of overall misses
system.cpu.dcache.overall_misses::total      90404187                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 109091977500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 4631523579973                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4740615557473                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 109091977500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 4631523579973                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4740615557473                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    412612382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30285625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    428902851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    871800858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    412848904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30299110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    429112416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    872260430                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.055736                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.158566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.055712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.158496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103644                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64627.757323                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 68101.392112                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52440.017018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64627.565891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 68098.052757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52438.008844                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    176547835                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2014750                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1941050                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           22726                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    90.954811                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.653965                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7524682                       # number of writebacks
system.cpu.dcache.writebacks::total           7524682                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     44531511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     44531512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     44531511                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     44531512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1688004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     23477724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     25165728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1688009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     23477744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     25165753                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 107403897500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 1609799029752                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1717202927252                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 107404466500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 1609799961752                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1717204428252                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.055736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.054739                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.055712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.054712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028851                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63627.750586                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68567.082131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68235.773956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63627.899200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68567.063418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68235.765814                       # average overall mshr miss latency
system.cpu.dcache.replacements               45868061                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    267181447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20022348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    248609987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       535813782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     19243676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1600265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     62388874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      83232815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 104779470500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4340341306500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4445120777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286425123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21622613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    310998861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    619046597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.074009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.200608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.134453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65476.324546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 69569.155976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53405.868551                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     40166017                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     40166018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1600264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     22222857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     23823121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 103179130500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 1548395558000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1651574688500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.074009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.071456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64476.317970                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 69675.809820                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69326.545775                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    124727448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8575272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112283629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      245586349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1459558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        87740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      5620361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7167659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4312507000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 291182273473                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 295494780473                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    126187006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8663012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    117903990                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    252754008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.047669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49150.980169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 51808.464523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41226.121454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      4365494                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4365494                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        87740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1254867                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1342607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4224767000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  61403471752                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  65628238752                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48150.980169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 48932.254774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48881.198111                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       236400                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       206230                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        456110                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data         3335                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3462                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       236522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        13485                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       209565                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       459572                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.000371                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.015914                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007533                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       569000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       932000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1501000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.000371                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000095                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data       113800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data        46600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        60040                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4104                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data          356                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data         1859                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6319                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           64                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data      3385500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3385500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data          356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data         1923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.033281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010956                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 52898.437500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 48364.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           42                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data           22                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data       442500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       442500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.011440                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003443                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data 20113.636364                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20113.636364                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4110                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data          356                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data         1192                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5658                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4110                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data         1192                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5658                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996869                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           827739911                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          45868573                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.045905                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   151.726129                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    57.050667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   303.220073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.296340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.111427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.592227                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3534958481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3534958481                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2041683856500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 604892789000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1436791067500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
