INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1520] unmatched `begin_keywords directive in compilation unit [/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/ALU.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/But_opcode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module But_opcode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/Counter_3bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_3bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/anode_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/cathode_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cathode_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.srcs/sources_1/imports/new/ALU_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
