{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 11:30:47 2019 " "Info: Processing started: Wed Oct 16 11:30:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Instr_Reg:IRWrite\|Instr15_0\[3\] register Banco_reg:Reg_Control\|Reg4\[0\] 108.5 MHz 9.217 ns Internal " "Info: Clock \"clk\" has Internal fmax of 108.5 MHz between source register \"Instr_Reg:IRWrite\|Instr15_0\[3\]\" and destination register \"Banco_reg:Reg_Control\|Reg4\[0\]\" (period= 9.217 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.060 ns + Longest register register " "Info: + Longest register to register delay is 9.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IRWrite\|Instr15_0\[3\] 1 REG LCFF_X32_Y21_N21 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y21_N21; Fanout = 20; REG Node = 'Instr_Reg:IRWrite\|Instr15_0\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.228 ns) 0.981 ns ALUSrcB:inst6\|Mux28~0 2 COMB LCCOMB_X33_Y20_N20 6 " "Info: 2: + IC(0.753 ns) + CELL(0.228 ns) = 0.981 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 6; COMB Node = 'ALUSrcB:inst6\|Mux28~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.981 ns" { Instr_Reg:IRWrite|Instr15_0[3] ALUSrcB:inst6|Mux28~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.366 ns) 1.739 ns Ula32:ALUControl\|carry_temp\[4\]~12 3 COMB LCCOMB_X34_Y20_N12 1 " "Info: 3: + IC(0.392 ns) + CELL(0.366 ns) = 1.739 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.758 ns" { ALUSrcB:inst6|Mux28~0 Ula32:ALUControl|carry_temp[4]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.225 ns) 2.174 ns Ula32:ALUControl\|carry_temp\[4\]~4 4 COMB LCCOMB_X34_Y20_N6 2 " "Info: 4: + IC(0.210 ns) + CELL(0.225 ns) = 2.174 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.435 ns" { Ula32:ALUControl|carry_temp[4]~12 Ula32:ALUControl|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.225 ns) 2.623 ns Ula32:ALUControl\|carry_temp\[5\]~6 5 COMB LCCOMB_X34_Y20_N22 3 " "Info: 5: + IC(0.224 ns) + CELL(0.225 ns) = 2.623 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.449 ns" { Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.053 ns) 3.256 ns Ula32:ALUControl\|carry_temp\[7\]~57 6 COMB LCCOMB_X35_Y21_N20 3 " "Info: 6: + IC(0.580 ns) + CELL(0.053 ns) = 3.256 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~57'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 3.519 ns Ula32:ALUControl\|carry_temp\[9\]~53 7 COMB LCCOMB_X35_Y21_N16 3 " "Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 3.519 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~53'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALUControl|carry_temp[7]~57 Ula32:ALUControl|carry_temp[9]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 3.806 ns Ula32:ALUControl\|carry_temp\[11\]~49 8 COMB LCCOMB_X35_Y21_N28 3 " "Info: 8: + IC(0.234 ns) + CELL(0.053 ns) = 3.806 ns; Loc. = LCCOMB_X35_Y21_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~49'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ALUControl|carry_temp[9]~53 Ula32:ALUControl|carry_temp[11]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 4.233 ns Ula32:ALUControl\|carry_temp\[13\]~45 9 COMB LCCOMB_X35_Y21_N8 3 " "Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~45'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:ALUControl|carry_temp[11]~49 Ula32:ALUControl|carry_temp[13]~45 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 4.591 ns Ula32:ALUControl\|carry_temp\[15\]~41 10 COMB LCCOMB_X35_Y21_N4 3 " "Info: 10: + IC(0.305 ns) + CELL(0.053 ns) = 4.591 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~41'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:ALUControl|carry_temp[13]~45 Ula32:ALUControl|carry_temp[15]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 4.854 ns Ula32:ALUControl\|carry_temp\[17\]~37 11 COMB LCCOMB_X35_Y21_N0 3 " "Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 4.854 ns; Loc. = LCCOMB_X35_Y21_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~37'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALUControl|carry_temp[15]~41 Ula32:ALUControl|carry_temp[17]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 5.208 ns Ula32:ALUControl\|carry_temp\[19\]~33 12 COMB LCCOMB_X36_Y21_N4 3 " "Info: 12: + IC(0.301 ns) + CELL(0.053 ns) = 5.208 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~33'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:ALUControl|carry_temp[17]~37 Ula32:ALUControl|carry_temp[19]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 5.466 ns Ula32:ALUControl\|carry_temp\[21\]~29 13 COMB LCCOMB_X36_Y21_N0 3 " "Info: 13: + IC(0.205 ns) + CELL(0.053 ns) = 5.466 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~29'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:ALUControl|carry_temp[19]~33 Ula32:ALUControl|carry_temp[21]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 5.738 ns Ula32:ALUControl\|carry_temp\[23\]~25 14 COMB LCCOMB_X36_Y21_N12 4 " "Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 5.738 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[21]~29 Ula32:ALUControl|carry_temp[23]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.053 ns) 6.172 ns Ula32:ALUControl\|carry_temp\[25\]~21 15 COMB LCCOMB_X36_Y21_N8 5 " "Info: 15: + IC(0.381 ns) + CELL(0.053 ns) = 6.172 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.434 ns" { Ula32:ALUControl|carry_temp[23]~25 Ula32:ALUControl|carry_temp[25]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 6.536 ns Ula32:ALUControl\|carry_temp\[27\]~17 16 COMB LCCOMB_X36_Y21_N20 5 " "Info: 16: + IC(0.311 ns) + CELL(0.053 ns) = 6.536 ns; Loc. = LCCOMB_X36_Y21_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:ALUControl|carry_temp[25]~21 Ula32:ALUControl|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 6.794 ns Ula32:ALUControl\|carry_temp\[29\]~13 17 COMB LCCOMB_X36_Y21_N16 4 " "Info: 17: + IC(0.205 ns) + CELL(0.053 ns) = 6.794 ns; Loc. = LCCOMB_X36_Y21_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|carry_temp[29]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.053 ns) 7.443 ns Ula32:ALUControl\|Menor~0 18 COMB LCCOMB_X35_Y19_N10 1 " "Info: 18: + IC(0.596 ns) + CELL(0.053 ns) = 7.443 ns; Loc. = LCCOMB_X35_Y19_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl\|Menor~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.649 ns" { Ula32:ALUControl|carry_temp[29]~13 Ula32:ALUControl|Menor~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 7.697 ns DataSrc:inst3\|Mux31~1 19 COMB LCCOMB_X35_Y19_N14 1 " "Info: 19: + IC(0.201 ns) + CELL(0.053 ns) = 7.697 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 1; COMB Node = 'DataSrc:inst3\|Mux31~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.254 ns" { Ula32:ALUControl|Menor~0 DataSrc:inst3|Mux31~1 } "NODE_NAME" } } { "DataSrc.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 7.952 ns DataSrc:inst3\|Mux31~2 20 COMB LCCOMB_X35_Y19_N6 32 " "Info: 20: + IC(0.202 ns) + CELL(0.053 ns) = 7.952 ns; Loc. = LCCOMB_X35_Y19_N6; Fanout = 32; COMB Node = 'DataSrc:inst3\|Mux31~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 } "NODE_NAME" } } { "DataSrc.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.309 ns) 9.060 ns Banco_reg:Reg_Control\|Reg4\[0\] 21 REG LCFF_X30_Y19_N1 2 " "Info: 21: + IC(0.799 ns) + CELL(0.309 ns) = 9.060 ns; Loc. = LCFF_X30_Y19_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg4\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.108 ns" { DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg4[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.148 ns ( 23.71 % ) " "Info: Total cell delay = 2.148 ns ( 23.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.912 ns ( 76.29 % ) " "Info: Total interconnect delay = 6.912 ns ( 76.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.060 ns" { Instr_Reg:IRWrite|Instr15_0[3] ALUSrcB:inst6|Mux28~0 Ula32:ALUControl|carry_temp[4]~12 Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~57 Ula32:ALUControl|carry_temp[9]~53 Ula32:ALUControl|carry_temp[11]~49 Ula32:ALUControl|carry_temp[13]~45 Ula32:ALUControl|carry_temp[15]~41 Ula32:ALUControl|carry_temp[17]~37 Ula32:ALUControl|carry_temp[19]~33 Ula32:ALUControl|carry_temp[21]~29 Ula32:ALUControl|carry_temp[23]~25 Ula32:ALUControl|carry_temp[25]~21 Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|carry_temp[29]~13 Ula32:ALUControl|Menor~0 DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.060 ns" { Instr_Reg:IRWrite|Instr15_0[3] {} ALUSrcB:inst6|Mux28~0 {} Ula32:ALUControl|carry_temp[4]~12 {} Ula32:ALUControl|carry_temp[4]~4 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~57 {} Ula32:ALUControl|carry_temp[9]~53 {} Ula32:ALUControl|carry_temp[11]~49 {} Ula32:ALUControl|carry_temp[13]~45 {} Ula32:ALUControl|carry_temp[15]~41 {} Ula32:ALUControl|carry_temp[17]~37 {} Ula32:ALUControl|carry_temp[19]~33 {} Ula32:ALUControl|carry_temp[21]~29 {} Ula32:ALUControl|carry_temp[23]~25 {} Ula32:ALUControl|carry_temp[25]~21 {} Ula32:ALUControl|carry_temp[27]~17 {} Ula32:ALUControl|carry_temp[29]~13 {} Ula32:ALUControl|Menor~0 {} DataSrc:inst3|Mux31~1 {} DataSrc:inst3|Mux31~2 {} Banco_reg:Reg_Control|Reg4[0] {} } { 0.000ns 0.753ns 0.392ns 0.210ns 0.224ns 0.580ns 0.210ns 0.234ns 0.374ns 0.305ns 0.210ns 0.301ns 0.205ns 0.219ns 0.381ns 0.311ns 0.205ns 0.596ns 0.201ns 0.202ns 0.799ns } { 0.000ns 0.228ns 0.366ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns - Smallest " "Info: - Smallest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1422 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.618 ns) 2.640 ns Banco_reg:Reg_Control\|Reg4\[0\] 3 REG LCFF_X30_Y19_N1 2 " "Info: 3: + IC(0.835 ns) + CELL(0.618 ns) = 2.640 ns; Loc. = LCFF_X30_Y19_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg4\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.453 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg4[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.38 % ) " "Info: Total cell delay = 1.462 ns ( 55.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns ( 44.62 % ) " "Info: Total interconnect delay = 1.178 ns ( 44.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg4[0] {} } { 0.000ns 0.000ns 0.343ns 0.835ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.613 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1422 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.618 ns) 2.613 ns Instr_Reg:IRWrite\|Instr15_0\[3\] 3 REG LCFF_X32_Y21_N21 20 " "Info: 3: + IC(0.808 ns) + CELL(0.618 ns) = 2.613 ns; Loc. = LCFF_X32_Y21_N21; Fanout = 20; REG Node = 'Instr_Reg:IRWrite\|Instr15_0\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.426 ns" { clk~clkctrl Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.95 % ) " "Info: Total cell delay = 1.462 ns ( 55.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 44.05 % ) " "Info: Total interconnect delay = 1.151 ns ( 44.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.613 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.613 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[3] {} } { 0.000ns 0.000ns 0.343ns 0.808ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg4[0] {} } { 0.000ns 0.000ns 0.343ns 0.835ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.613 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.613 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[3] {} } { 0.000ns 0.000ns 0.343ns 0.808ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.060 ns" { Instr_Reg:IRWrite|Instr15_0[3] ALUSrcB:inst6|Mux28~0 Ula32:ALUControl|carry_temp[4]~12 Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~57 Ula32:ALUControl|carry_temp[9]~53 Ula32:ALUControl|carry_temp[11]~49 Ula32:ALUControl|carry_temp[13]~45 Ula32:ALUControl|carry_temp[15]~41 Ula32:ALUControl|carry_temp[17]~37 Ula32:ALUControl|carry_temp[19]~33 Ula32:ALUControl|carry_temp[21]~29 Ula32:ALUControl|carry_temp[23]~25 Ula32:ALUControl|carry_temp[25]~21 Ula32:ALUControl|carry_temp[27]~17 Ula32:ALUControl|carry_temp[29]~13 Ula32:ALUControl|Menor~0 DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.060 ns" { Instr_Reg:IRWrite|Instr15_0[3] {} ALUSrcB:inst6|Mux28~0 {} Ula32:ALUControl|carry_temp[4]~12 {} Ula32:ALUControl|carry_temp[4]~4 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~57 {} Ula32:ALUControl|carry_temp[9]~53 {} Ula32:ALUControl|carry_temp[11]~49 {} Ula32:ALUControl|carry_temp[13]~45 {} Ula32:ALUControl|carry_temp[15]~41 {} Ula32:ALUControl|carry_temp[17]~37 {} Ula32:ALUControl|carry_temp[19]~33 {} Ula32:ALUControl|carry_temp[21]~29 {} Ula32:ALUControl|carry_temp[23]~25 {} Ula32:ALUControl|carry_temp[25]~21 {} Ula32:ALUControl|carry_temp[27]~17 {} Ula32:ALUControl|carry_temp[29]~13 {} Ula32:ALUControl|Menor~0 {} DataSrc:inst3|Mux31~1 {} DataSrc:inst3|Mux31~2 {} Banco_reg:Reg_Control|Reg4[0] {} } { 0.000ns 0.753ns 0.392ns 0.210ns 0.224ns 0.580ns 0.210ns 0.234ns 0.374ns 0.305ns 0.210ns 0.301ns 0.205ns 0.219ns 0.381ns 0.311ns 0.205ns 0.596ns 0.201ns 0.202ns 0.799ns } { 0.000ns 0.228ns 0.366ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.640 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg4[0] {} } { 0.000ns 0.000ns 0.343ns 0.835ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.613 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.613 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[3] {} } { 0.000ns 0.000ns 0.343ns 0.808ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[27\] Instr_Reg:IRWrite\|Instr15_0\[3\] 15.096 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[27\]\" through register \"Instr_Reg:IRWrite\|Instr15_0\[3\]\" is 15.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.613 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1422 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.618 ns) 2.613 ns Instr_Reg:IRWrite\|Instr15_0\[3\] 3 REG LCFF_X32_Y21_N21 20 " "Info: 3: + IC(0.808 ns) + CELL(0.618 ns) = 2.613 ns; Loc. = LCFF_X32_Y21_N21; Fanout = 20; REG Node = 'Instr_Reg:IRWrite\|Instr15_0\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.426 ns" { clk~clkctrl Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.95 % ) " "Info: Total cell delay = 1.462 ns ( 55.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 44.05 % ) " "Info: Total interconnect delay = 1.151 ns ( 44.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.613 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.613 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[3] {} } { 0.000ns 0.000ns 0.343ns 0.808ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.389 ns + Longest register pin " "Info: + Longest register to pin delay is 12.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IRWrite\|Instr15_0\[3\] 1 REG LCFF_X32_Y21_N21 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y21_N21; Fanout = 20; REG Node = 'Instr_Reg:IRWrite\|Instr15_0\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.228 ns) 0.981 ns ALUSrcB:inst6\|Mux28~0 2 COMB LCCOMB_X33_Y20_N20 6 " "Info: 2: + IC(0.753 ns) + CELL(0.228 ns) = 0.981 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 6; COMB Node = 'ALUSrcB:inst6\|Mux28~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.981 ns" { Instr_Reg:IRWrite|Instr15_0[3] ALUSrcB:inst6|Mux28~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.366 ns) 1.739 ns Ula32:ALUControl\|carry_temp\[4\]~12 3 COMB LCCOMB_X34_Y20_N12 1 " "Info: 3: + IC(0.392 ns) + CELL(0.366 ns) = 1.739 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.758 ns" { ALUSrcB:inst6|Mux28~0 Ula32:ALUControl|carry_temp[4]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.225 ns) 2.174 ns Ula32:ALUControl\|carry_temp\[4\]~4 4 COMB LCCOMB_X34_Y20_N6 2 " "Info: 4: + IC(0.210 ns) + CELL(0.225 ns) = 2.174 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.435 ns" { Ula32:ALUControl|carry_temp[4]~12 Ula32:ALUControl|carry_temp[4]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.225 ns) 2.623 ns Ula32:ALUControl\|carry_temp\[5\]~6 5 COMB LCCOMB_X34_Y20_N22 3 " "Info: 5: + IC(0.224 ns) + CELL(0.225 ns) = 2.623 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.449 ns" { Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.053 ns) 3.256 ns Ula32:ALUControl\|carry_temp\[7\]~57 6 COMB LCCOMB_X35_Y21_N20 3 " "Info: 6: + IC(0.580 ns) + CELL(0.053 ns) = 3.256 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~57'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 3.519 ns Ula32:ALUControl\|carry_temp\[9\]~53 7 COMB LCCOMB_X35_Y21_N16 3 " "Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 3.519 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~53'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALUControl|carry_temp[7]~57 Ula32:ALUControl|carry_temp[9]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 3.806 ns Ula32:ALUControl\|carry_temp\[11\]~49 8 COMB LCCOMB_X35_Y21_N28 3 " "Info: 8: + IC(0.234 ns) + CELL(0.053 ns) = 3.806 ns; Loc. = LCCOMB_X35_Y21_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~49'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ALUControl|carry_temp[9]~53 Ula32:ALUControl|carry_temp[11]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 4.233 ns Ula32:ALUControl\|carry_temp\[13\]~45 9 COMB LCCOMB_X35_Y21_N8 3 " "Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~45'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:ALUControl|carry_temp[11]~49 Ula32:ALUControl|carry_temp[13]~45 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 4.591 ns Ula32:ALUControl\|carry_temp\[15\]~41 10 COMB LCCOMB_X35_Y21_N4 3 " "Info: 10: + IC(0.305 ns) + CELL(0.053 ns) = 4.591 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~41'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:ALUControl|carry_temp[13]~45 Ula32:ALUControl|carry_temp[15]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 4.854 ns Ula32:ALUControl\|carry_temp\[17\]~37 11 COMB LCCOMB_X35_Y21_N0 3 " "Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 4.854 ns; Loc. = LCCOMB_X35_Y21_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~37'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALUControl|carry_temp[15]~41 Ula32:ALUControl|carry_temp[17]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 5.208 ns Ula32:ALUControl\|carry_temp\[19\]~33 12 COMB LCCOMB_X36_Y21_N4 3 " "Info: 12: + IC(0.301 ns) + CELL(0.053 ns) = 5.208 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~33'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:ALUControl|carry_temp[17]~37 Ula32:ALUControl|carry_temp[19]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 5.466 ns Ula32:ALUControl\|carry_temp\[21\]~29 13 COMB LCCOMB_X36_Y21_N0 3 " "Info: 13: + IC(0.205 ns) + CELL(0.053 ns) = 5.466 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~29'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:ALUControl|carry_temp[19]~33 Ula32:ALUControl|carry_temp[21]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 5.738 ns Ula32:ALUControl\|carry_temp\[23\]~25 14 COMB LCCOMB_X36_Y21_N12 4 " "Info: 14: + IC(0.219 ns) + CELL(0.053 ns) = 5.738 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[21]~29 Ula32:ALUControl|carry_temp[23]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.053 ns) 6.172 ns Ula32:ALUControl\|carry_temp\[25\]~21 15 COMB LCCOMB_X36_Y21_N8 5 " "Info: 15: + IC(0.381 ns) + CELL(0.053 ns) = 6.172 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.434 ns" { Ula32:ALUControl|carry_temp[23]~25 Ula32:ALUControl|carry_temp[25]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.053 ns) 6.958 ns Ula32:ALUControl\|Mux4~1DUPLICATE 16 COMB LCCOMB_X44_Y21_N20 2 " "Info: 16: + IC(0.733 ns) + CELL(0.053 ns) = 6.958 ns; Loc. = LCCOMB_X44_Y21_N20; Fanout = 2; COMB Node = 'Ula32:ALUControl\|Mux4~1DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.786 ns" { Ula32:ALUControl|carry_temp[25]~21 Ula32:ALUControl|Mux4~1DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.267 ns) + CELL(2.164 ns) 12.389 ns S\[27\] 17 PIN PIN_G26 0 " "Info: 17: + IC(3.267 ns) + CELL(2.164 ns) = 12.389 ns; Loc. = PIN_G26; Fanout = 0; PIN Node = 'S\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.431 ns" { Ula32:ALUControl|Mux4~1DUPLICATE S[27] } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -360 3584 3600 -184 "S\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.791 ns ( 30.60 % ) " "Info: Total cell delay = 3.791 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.598 ns ( 69.40 % ) " "Info: Total interconnect delay = 8.598 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.389 ns" { Instr_Reg:IRWrite|Instr15_0[3] ALUSrcB:inst6|Mux28~0 Ula32:ALUControl|carry_temp[4]~12 Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~57 Ula32:ALUControl|carry_temp[9]~53 Ula32:ALUControl|carry_temp[11]~49 Ula32:ALUControl|carry_temp[13]~45 Ula32:ALUControl|carry_temp[15]~41 Ula32:ALUControl|carry_temp[17]~37 Ula32:ALUControl|carry_temp[19]~33 Ula32:ALUControl|carry_temp[21]~29 Ula32:ALUControl|carry_temp[23]~25 Ula32:ALUControl|carry_temp[25]~21 Ula32:ALUControl|Mux4~1DUPLICATE S[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.389 ns" { Instr_Reg:IRWrite|Instr15_0[3] {} ALUSrcB:inst6|Mux28~0 {} Ula32:ALUControl|carry_temp[4]~12 {} Ula32:ALUControl|carry_temp[4]~4 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~57 {} Ula32:ALUControl|carry_temp[9]~53 {} Ula32:ALUControl|carry_temp[11]~49 {} Ula32:ALUControl|carry_temp[13]~45 {} Ula32:ALUControl|carry_temp[15]~41 {} Ula32:ALUControl|carry_temp[17]~37 {} Ula32:ALUControl|carry_temp[19]~33 {} Ula32:ALUControl|carry_temp[21]~29 {} Ula32:ALUControl|carry_temp[23]~25 {} Ula32:ALUControl|carry_temp[25]~21 {} Ula32:ALUControl|Mux4~1DUPLICATE {} S[27] {} } { 0.000ns 0.753ns 0.392ns 0.210ns 0.224ns 0.580ns 0.210ns 0.234ns 0.374ns 0.305ns 0.210ns 0.301ns 0.205ns 0.219ns 0.381ns 0.733ns 3.267ns } { 0.000ns 0.228ns 0.366ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.164ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.613 ns" { clk clk~clkctrl Instr_Reg:IRWrite|Instr15_0[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.613 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:IRWrite|Instr15_0[3] {} } { 0.000ns 0.000ns 0.343ns 0.808ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.389 ns" { Instr_Reg:IRWrite|Instr15_0[3] ALUSrcB:inst6|Mux28~0 Ula32:ALUControl|carry_temp[4]~12 Ula32:ALUControl|carry_temp[4]~4 Ula32:ALUControl|carry_temp[5]~6 Ula32:ALUControl|carry_temp[7]~57 Ula32:ALUControl|carry_temp[9]~53 Ula32:ALUControl|carry_temp[11]~49 Ula32:ALUControl|carry_temp[13]~45 Ula32:ALUControl|carry_temp[15]~41 Ula32:ALUControl|carry_temp[17]~37 Ula32:ALUControl|carry_temp[19]~33 Ula32:ALUControl|carry_temp[21]~29 Ula32:ALUControl|carry_temp[23]~25 Ula32:ALUControl|carry_temp[25]~21 Ula32:ALUControl|Mux4~1DUPLICATE S[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.389 ns" { Instr_Reg:IRWrite|Instr15_0[3] {} ALUSrcB:inst6|Mux28~0 {} Ula32:ALUControl|carry_temp[4]~12 {} Ula32:ALUControl|carry_temp[4]~4 {} Ula32:ALUControl|carry_temp[5]~6 {} Ula32:ALUControl|carry_temp[7]~57 {} Ula32:ALUControl|carry_temp[9]~53 {} Ula32:ALUControl|carry_temp[11]~49 {} Ula32:ALUControl|carry_temp[13]~45 {} Ula32:ALUControl|carry_temp[15]~41 {} Ula32:ALUControl|carry_temp[17]~37 {} Ula32:ALUControl|carry_temp[19]~33 {} Ula32:ALUControl|carry_temp[21]~29 {} Ula32:ALUControl|carry_temp[23]~25 {} Ula32:ALUControl|carry_temp[25]~21 {} Ula32:ALUControl|Mux4~1DUPLICATE {} S[27] {} } { 0.000ns 0.753ns 0.392ns 0.210ns 0.224ns 0.580ns 0.210ns 0.234ns 0.374ns 0.305ns 0.210ns 0.301ns 0.205ns 0.219ns 0.381ns 0.733ns 3.267ns } { 0.000ns 0.228ns 0.366ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.164ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4394 " "Info: Peak virtual memory: 4394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 11:30:48 2019 " "Info: Processing ended: Wed Oct 16 11:30:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
