WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500328 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000512 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250574 cumulative IPC: 4 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250574 cumulative IPC: 4 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 7578273 heartbeat IPC: 3.879 cumulative IPC: 3.766 (Simulation time: 00 hr 01 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_0.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 10250133 heartbeat IPC: 3.743 cumulative IPC: 3.75 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 12926107 heartbeat IPC: 3.737 cumulative IPC: 3.745 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 15590445 heartbeat IPC: 3.753 cumulative IPC: 3.747 (Simulation time: 00 hr 02 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_0.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 18262168 heartbeat IPC: 3.743 cumulative IPC: 3.746 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 20938076 heartbeat IPC: 3.737 cumulative IPC: 3.745 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 23602323 heartbeat IPC: 3.753 cumulative IPC: 3.746 (Simulation time: 00 hr 03 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_0.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 26274261 heartbeat IPC: 3.743 cumulative IPC: 3.746 (Simulation time: 00 hr 03 min 58 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 28950268 heartbeat IPC: 3.737 cumulative IPC: 3.745 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 31614461 heartbeat IPC: 3.753 cumulative IPC: 3.745 (Simulation time: 00 hr 04 min 47 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_0.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 26681474 cumulative IPC: 3.748 (Simulation time: 00 hr 04 min 59 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 26681474 cumulative IPC: 3.748 (Simulation time: 00 hr 04 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_0.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.748 instructions: 100000003 cycles: 26681474
CPU 0 Branch Prediction Accuracy: 96.89% MPKI: 1.127 Average ROB Occupancy at Mispredict: 76.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.302
BRANCH_CONDITIONAL: 0.825
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   34873850 HIT:   32913208 MISS:    1960642
L1D LOAD         ACCESS:   19887175 HIT:   19780261 MISS:     106914
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   14986674 HIT:   13132947 MISS:    1853727
L1D TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 1.553 cycles
L1I TOTAL        ACCESS:       6993 HIT:       6940 MISS:         53
L1I LOAD         ACCESS:       6993 HIT:       6940 MISS:         53
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 25.25 cycles
L2C TOTAL        ACCESS:     690022 HIT:     419819 MISS:     270203
L2C LOAD         ACCESS:      90861 HIT:      77670 MISS:      13191
L2C RFO          ACCESS:     297988 HIT:      51470 MISS:     246518
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     301172 HIT:     290679 MISS:      10493
L2C TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 19.24 cycles
LLC TOTAL        ACCESS:     507218 HIT:     507202 MISS:         16
LLC LOAD         ACCESS:      13191 HIT:      13183 MISS:          8
LLC RFO          ACCESS:     246518 HIT:     246510 MISS:          8
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     247508 HIT:     247508 MISS:          0
LLC TRANSLATION  ACCESS:          1 HIT:          1 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 223.2 cycles
cpu0_DTLB TOTAL        ACCESS:   24726149 HIT:   24715778 MISS:      10371
cpu0_DTLB LOAD         ACCESS:   24726149 HIT:   24715778 MISS:      10371
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.069 cycles
cpu0_ITLB TOTAL        ACCESS:       6084 HIT:       5714 MISS:        370
cpu0_ITLB LOAD         ACCESS:       6084 HIT:       5714 MISS:        370
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.162 cycles
cpu0_STLB TOTAL        ACCESS:       5768 HIT:       5767 MISS:          1
cpu0_STLB LOAD         ACCESS:       5768 HIT:       5767 MISS:          1
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 241 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          2
  ROW_BUFFER_MISS:         14
 AVG DBUS CONGESTED CYCLE: 4
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
