Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 16 15:04:44 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file convolve_timing_summary_routed.rpt -rpx convolve_timing_summary_routed.rpx
| Design       : convolve
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.049        0.000                      0                 1959        0.050        0.000                      0                 1959        3.020        0.000                       0                  1050  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.049        0.000                      0                 1959        0.050        0.000                      0                 1959        3.020        0.000                       0                  1050  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 5.588ns (76.237%)  route 1.742ns (23.763%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[2])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[2]
                         net (fo=2, routed)           1.131     8.998    convolve_conv_s_axi_U/int_in_r/address0[1]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 5.588ns (76.270%)  route 1.739ns (23.730%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[3])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[3]
                         net (fo=2, routed)           1.127     8.995    convolve_conv_s_axi_U/int_in_r/address0[2]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 5.588ns (76.302%)  route 1.736ns (23.698%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[11])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[11]
                         net (fo=2, routed)           1.124     8.992    convolve_conv_s_axi_U/int_in_r/address0[10]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 5.588ns (77.260%)  route 1.645ns (22.740%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[8]
                         net (fo=2, routed)           1.033     8.901    convolve_conv_s_axi_U/int_in_r/address0[7]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 5.588ns (77.591%)  route 1.614ns (22.409%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[6])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[6]
                         net (fo=2, routed)           1.003     8.870    convolve_conv_s_axi_U/int_in_r/address0[5]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 5.588ns (77.667%)  route 1.607ns (22.333%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[7]
                         net (fo=2, routed)           0.996     8.863    convolve_conv_s_axi_U/int_in_r/address0[6]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 5.588ns (77.678%)  route 1.606ns (22.322%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[5])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[5]
                         net (fo=2, routed)           0.995     8.862    convolve_conv_s_axi_U/int_in_r/address0[4]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 5.588ns (77.766%)  route 1.598ns (22.234%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[4])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[4]
                         net (fo=2, routed)           0.986     8.854    convolve_conv_s_axi_U/int_in_r/address0[3]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 5.588ns (77.822%)  route 1.592ns (22.178%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[9])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[9]
                         net (fo=2, routed)           0.981     8.848    convolve_conv_s_axi_U/int_in_r/address0[8]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 r1_reg_122_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 5.588ns (77.822%)  route 1.592ns (22.178%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.668     1.668    ap_clk
    SLICE_X10Y50         FDSE                                         r  r1_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.518     2.186 r  r1_reg_122_reg[0]/Q
                         net (fo=13, routed)          0.611     2.797    convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/Q[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.867 r  convolve_ama_addmfYi_U4/convolve_ama_addmfYi_DSP48_0_U/p/P[1]
                         net (fo=2, routed)           0.981     8.848    convolve_conv_s_axi_U/int_in_r/address0[0]
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1054, unset)         1.533     9.533    convolve_conv_s_axi_U/int_in_r/ap_clk
    RAMB36_X0Y11         RAMB36E1                                     r  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     9.648    
                         clock uncertainty           -0.035     9.613    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     9.047    convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 krnl_load_reg_598_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_fmul_32ncud_U1/din1_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.485%)  route 0.222ns (57.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.564     0.564    ap_clk
    SLICE_X16Y45         FDRE                                         r  krnl_load_reg_598_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  krnl_load_reg_598_reg[18]/Q
                         net (fo=1, routed)           0.222     0.950    convolve_fmul_32ncud_U1/krnl_load_reg_598_reg[31][18]
    SLICE_X23Y45         FDRE                                         r  convolve_fmul_32ncud_U1/din1_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.830     0.830    convolve_fmul_32ncud_U1/ap_clk
    SLICE_X23Y45         FDRE                                         r  convolve_fmul_32ncud_U1/din1_buf1_reg[18]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.075     0.900    convolve_fmul_32ncud_U1/din1_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.485%)  route 0.170ns (40.515%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.562     0.562    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X21Y47         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.170     0.873    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[11]
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045     0.918 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0__0/O
                         net (fo=1, routed)           0.000     0.918    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/lopt_5
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.981 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.981    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[12]
    SLICE_X22Y48         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.830     0.830    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X22Y48         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.105     0.930    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.251ns (59.696%)  route 0.169ns (40.304%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.556     0.556    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X21Y50         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.169     0.866    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[5]
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.911 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     0.911    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/opt_has_pipe.first_q_reg[1][6]
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.976 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.976    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[18]
    SLICE_X22Y50         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.825     0.825    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X22Y50         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     0.925    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 tmp_5_reg_603_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_fadd_32nbkb_U0/din1_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.565     0.565    ap_clk
    SLICE_X31Y49         FDRE                                         r  tmp_5_reg_603_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  tmp_5_reg_603_reg[23]/Q
                         net (fo=1, routed)           0.253     0.959    convolve_fadd_32nbkb_U0/tmp_5_reg_603_reg[31][23]
    SLICE_X31Y50         FDRE                                         r  convolve_fadd_32nbkb_U0/din1_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.828     0.828    convolve_fadd_32nbkb_U0/ap_clk
    SLICE_X31Y50         FDRE                                         r  convolve_fadd_32nbkb_U0/din1_buf1_reg[23]/C
                         clock pessimism              0.000     0.828    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.071     0.899    convolve_fadd_32nbkb_U0/din1_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 tmp_5_reg_603_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_fadd_32nbkb_U0/din1_buf1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.217%)  route 0.238ns (62.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.564     0.564    ap_clk
    SLICE_X35Y46         FDRE                                         r  tmp_5_reg_603_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  tmp_5_reg_603_reg[15]/Q
                         net (fo=1, routed)           0.238     0.943    convolve_fadd_32nbkb_U0/tmp_5_reg_603_reg[31][15]
    SLICE_X34Y50         FDRE                                         r  convolve_fadd_32nbkb_U0/din1_buf1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.829     0.829    convolve_fadd_32nbkb_U0/ap_clk
    SLICE_X34Y50         FDRE                                         r  convolve_fadd_32nbkb_U0/din1_buf1_reg[15]/C
                         clock pessimism              0.000     0.829    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.052     0.881    convolve_fadd_32nbkb_U0/din1_buf1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.910%)  route 0.263ns (65.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.558     0.558    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X18Y54         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=2, routed)           0.263     0.962    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_0[14]
    SLICE_X21Y48         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.833     0.833    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/aclk
    SLICE_X21Y48         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.000     0.833    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.066     0.899    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.251ns (57.026%)  route 0.189ns (42.974%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.561     0.561    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X21Y46         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=2, routed)           0.189     0.891    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/mant_rnd20
    SLICE_X22Y48         LUT3 (Prop_lut3_I2_O)        0.045     0.936 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     0.936    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/opt_has_pipe.first_q_reg[12][10]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.001 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.001    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/round_mant[10]
    SLICE_X22Y48         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.830     0.830    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X22Y48         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.105     0.930    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 convolve_fadd_32nbkb_U0/din1_buf1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.417%)  route 0.242ns (56.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.565     0.565    convolve_fadd_32nbkb_U0/ap_clk
    SLICE_X29Y49         FDRE                                         r  convolve_fadd_32nbkb_U0/din1_buf1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  convolve_fadd_32nbkb_U0/din1_buf1_reg[27]/Q
                         net (fo=7, routed)           0.242     0.948    convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/s_axis_b_tdata[4]
    SLICE_X31Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.993 r  convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__9/O
                         net (fo=1, routed)           0.000     0.993    convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X31Y51         FDRE                                         r  convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.828     0.828    convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X31Y51         FDRE                                         r  convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.828    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.092     0.920    convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 krnl_load_reg_598_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_fmul_32ncud_U1/din1_buf1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.662%)  route 0.254ns (64.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.564     0.564    ap_clk
    SLICE_X14Y44         FDRE                                         r  krnl_load_reg_598_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  krnl_load_reg_598_reg[2]/Q
                         net (fo=1, routed)           0.254     0.959    convolve_fmul_32ncud_U1/krnl_load_reg_598_reg[31][2]
    SLICE_X24Y44         FDRE                                         r  convolve_fmul_32ncud_U1/din1_buf1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.830     0.830    convolve_fmul_32ncud_U1/ap_clk
    SLICE_X24Y44         FDRE                                         r  convolve_fmul_32ncud_U1/din1_buf1_reg[2]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X24Y44         FDRE (Hold_fdre_C_D)         0.059     0.884    convolve_fmul_32ncud_U1/din1_buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.505%)  route 0.280ns (66.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.559     0.559    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X18Y51         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=3, routed)           0.280     0.980    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_0[2]
    SLICE_X19Y48         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1054, unset)         0.833     0.833    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/aclk
    SLICE_X19Y48         FDRE                                         r  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.000     0.833    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.071     0.904    convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y11  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y11  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y10  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y10  convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y9   convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y9   convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y11  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y11  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y10  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y10  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y54  ap_CS_fsm_reg[10]_srl3___ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52  ap_CS_fsm_reg[15]_srl2___ap_CS_fsm_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52  ap_CS_fsm_reg[15]_srl2___ap_CS_fsm_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y54  ap_CS_fsm_reg[22]_srl5___ap_CS_fsm_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y54  ap_CS_fsm_reg[10]_srl3___ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y54  ap_CS_fsm_reg[22]_srl5___ap_CS_fsm_reg_r_3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y54  ap_CS_fsm_reg[11]_ap_CS_fsm_reg_r_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y55  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y54  ap_CS_fsm_reg[10]_srl3___ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y54  ap_CS_fsm_reg[10]_srl3___ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52  ap_CS_fsm_reg[15]_srl2___ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y54  ap_CS_fsm_reg[22]_srl5___ap_CS_fsm_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y54  ap_CS_fsm_reg[22]_srl5___ap_CS_fsm_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52  ap_CS_fsm_reg[15]_srl2___ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y52  convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y50  convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y50  convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/C



