// Seed: 1192655609
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wire id_2,
    output tri0 id_3,
    input  tri1 id_4
);
  initial cover (id_0);
  wire id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output supply1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    inout tri id_11,
    output uwire id_12,
    output supply0 id_13,
    output tri id_14,
    input tri id_15,
    output tri0 id_16
    , id_36,
    output tri id_17,
    input wire id_18,
    input wand id_19,
    input tri0 id_20,
    input wor id_21,
    input supply1 id_22,
    input supply0 id_23,
    output supply0 id_24
    , id_37, id_38,
    input uwire id_25,
    input tri id_26,
    input wand id_27,
    input wire id_28,
    output uwire id_29,
    input tri1 id_30,
    input tri id_31,
    input wand id_32,
    input tri0 id_33,
    output supply1 id_34
);
  assign id_3 = 1;
  always begin
    $display(id_36, id_21);
  end
  supply0 id_39 = id_11;
  wire id_40;
  wire id_41;
  wire id_42;
  wire id_43;
  module_0(
      id_36, id_2, id_33, id_37, id_37
  );
endmodule
