// Seed: 3371725530
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output reg id_2
);
  always_ff @(posedge 1 or posedge 1 ** "") begin
    id_2 <= id_1;
  end
  always @(posedge 1) begin
    SystemTFIdentifier(1'h0);
  end
  initial id_2 = 1;
endmodule
