- [入门](https://github.com/freechipsproject/chisel-bootcamp)
  - [chisel 项目模板](https://github.com/freechipsproject/chisel-template)
  - https://stackoverflow.com/questions/53414115/how-to-import-getverilog-function-from-the-bootcamp-examples
- [实战](https://github.com/ucb-bar/chisel-tutorial)
1. [Chisel Document](https://chisel.eecs.berkeley.edu/documentation.html)
> include a Chinese document
2. [Chisel API](https://chisel.eecs.berkeley.edu/api/latest/index.html)

- https://learnxinyminutes.com/docs/scala/ : scala 语法 check sheet

## 资源
https://github.com/d0iasm/rvemu : 模拟器，可以同时在浏览器和终端中运行(浏览器中运行！！！！
https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/ : 汇编教程

## 问题
- [x] scala 中 := 和 = 是什么区别?
  - https://stackoverflow.com/questions/51644857/when-we-should-use-not-in-chisel3-same-case-is-when-and-if
    - 前者是将两个线连接起来，后者赋值操作
- [x] object, case class 和 class 的区别是什么?
  - https://stackoverflow.com/questions/43171730/when-to-use-classes-vs-objects-vs-case-classes-vs-traits
    - class : 就是 class
    - object : 是 singleton
    - case class : 轻量级的 class
    - Trait : interface
- [什么是 mixin](https://stackoverflow.com/questions/533631/what-is-a-mixin-and-why-is-it-useful)
  - 感觉是 inherient trait
- [x] 什么是 Bundle 啊?
- Module 是什么?
  - https://www.chisel-lang.org/chisel3/docs/explanations/modules.html
    - 类似 verilog 中 module
- [x] [what does flipped do in chisel3](https://stackoverflow.com/questions/48343073/what-does-flipped-do-in-chisel3)
- [x]  `<>`
  - https://stackoverflow.com/questions/61329117/chisel-bundle-connection-and-type-safety
    - 双向的，:= 是单向的
- [ ] 什么东西是 TileLink
- [ ] 从 BOOM 源码学习 Chisel 语言的设计技巧: https://zhuanlan.zhihu.com/p/350301092
- [ ] 似乎 scala 的 match 不是很会使用，这个代码为什么会报错
```scala
def states = Map("idle" -> 0, "coding" -> 1, "writing" -> 2, "grad" -> 3)

val nextState = states("idle")
match nextState = {
case states("idle") => states("idle")
}
```

## bootcamp
### 2.2
- [x] 常量赋值
- [x] 对于 bool 变量如何进行裸机操作
  - [ ] 是没有 if 操作吗?
  - 使用 when .elsewhen 和 .otherwise 维持生活
  - 感觉 sum := a + b 之类的操作，实际上，sum 就是一个 wire 的
  - val sum = Wire(UInt(5.W)) : 只是初始化，而不声明
  - MUX 比 When 更加好用的哦

### 2.3
- 注意 == 和 === ，前者是 scala 的基本类型的比较，后者才是

Any unlabelled transition (i.e. when there are no inputs) returns a grad student to the Idle state instead of staying in the current state.

- val 和 var 的区别
- [ ] Enum 的用途是什么
```scala
val idle :: coding :: writing :: grad :: Nil = Enum(4)
```

### 2.4
- One important note is that Chisel distinguishes between types (like UInt) and hardware nodes
- RegInit(0.U(12.W))
- val delay: SInt = Reg(SInt(12.W))

- 寄存器似乎不可以反复赋值，或者说

### 2.5
- 寄存器的赋值的顺序根本不重要，这符合预期

- [ ] 后面的两个，让我感觉活在梦里
- MyManyDynamicElementVecFir
- DspBlock

### 2.6

这个东西完全看不懂啊
```scala
case class QueueModule[T <: Data](ioType: T, entries: Int) extends MultiIOModule {
  val in = IO(Flipped(Decoupled(ioType)))
  val out = IO(Decoupled(ioType))
  out <> Queue(in, entries)
}
```
- [ ] 从后面都是讲解与之配套的测试工具的

### 3.1
- type matching has some limitations. Because Scala runs on the JVM, and the JVM does not maintain polymorphic types, you cannot match on them at runtime (because they are all erased).
  - [ ] 对于 JVM polymorphic 类型消除缺乏深刻的理解
- 酷绚，对于函数和 Class 都可以增减 implict 函数
- Implicit Conversions : 好家伙啊

### 3.2
