{"&cites=13688446621821311842&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Slim fly: A cost effective low-diameter network topology","url":"https://ieeexplore.ieee.org/abstract/document/7013016/","authors":["M Besta","M Besta T Hoefler"],"year":2014,"numCitations":185,"pdf":"https://arxiv.org/pdf/1912.08968","citationUrl":"http://scholar.google.com/scholar?cites=1733062315183939692&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:bKAnVv4SDRgJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1733062315183939692&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596897538977},{"title":"Load value approximation","url":"https://ieeexplore.ieee.org/abstract/document/7011383/","authors":["J San Miguel","J San Miguel M Badr","J San Miguel M Badr NE Jerger"],"year":2014,"numCitations":144,"pdf":"http://class.ece.iastate.edu/tyagi/cpre581/papers/Micro14LoadValue.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10685284438271096428&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:bHYoY5XBSZQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10685284438271096428&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Cycle-accurate network on chip simulation with noxim","url":"https://dl.acm.org/doi/abs/10.1145/2953878","authors":["V Catania","V Catania A Mineo","V Catania A Mineo S Monteleone","V Catania A Mineo S Monteleone M Palesi…"],"year":2016,"numCitations":137,"citationUrl":"http://scholar.google.com/scholar?cites=7498418796855330868&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:NIis2yq8D2gJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7498418796855330868&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Memory-centric system interconnect design with hybrid memory cubes","url":"https://ieeexplore.ieee.org/abstract/document/6618812/","authors":["G Kim","G Kim J Kim","G Kim J Kim JH Ahn","G Kim J Kim JH Ahn J Kim"],"year":2013,"numCitations":121,"pdf":"http://bt.nitk.ac.in/c/16a/co471/notes/Memory-centric%20System%20Interconnect%20Design%20with%20Hybrid%20Memory%20Cubes.pdf","citationUrl":"http://scholar.google.com/scholar?cites=52308756390049155&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:g3VFa4nWuQAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=52308756390049155&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling","url":"https://ieeexplore.ieee.org/abstract/document/6557148/","authors":["JH Ahn","JH Ahn S Li","JH Ahn S Li O Seongil…"],"year":2013,"numCitations":120,"pdf":"http://www.ece.neu.edu/groups/nucar/NUCARTALKS/mcsim.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16357009474705280447&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:v82BP3TF_-IJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16357009474705280447&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"RENO: A high-efficient reconfigurable neuromorphic computing accelerator design","url":"https://dl.acm.org/doi/abs/10.1145/2744769.2744900","authors":["X Liu","X Liu M Mao","X Liu M Mao B Liu","X Liu M Mao B Liu H Li","X Liu M Mao B Liu H Li Y Chen","X Liu M Mao B Liu H Li Y Chen B Li…"],"year":2015,"numCitations":99,"pdf":"https://nicsefc.ee.tsinghua.edu.cn/media/publications/2015/DAC15_21.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7981587240030502983&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:RwDPeU5LxG4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7981587240030502983&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"SynFull: Synthetic traffic models capturing cache coherent behaviour","url":"https://dl.acm.org/doi/abs/10.1145/2678373.2665691","authors":["M Badr","M Badr NE Jerger"],"year":2014,"numCitations":88,"pdf":"http://www.eecg.toronto.edu/~enright/ISCA2014-SynFull.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4609597911389578463&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:3yTCseCU-D8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4609597911389578463&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Managing shared last-level cache in a heterogeneous multicore processor","url":"https://ieeexplore.ieee.org/abstract/document/6618819/","authors":["V Mekkat","V Mekkat A Holey","V Mekkat A Holey PC Yew…"],"year":2013,"numCitations":85,"pdf":"https://courses.e-ce.uth.gr/CE432/voh0hmata/bibliographic%20project/papers1/pact2013%20-%20Mekkat%20et%20al%20-%20Managing%20shared%20last-level%20cache%20in%20a%20heterogeneous%20multicore%20processor.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10327462994834748843&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:q_UdZuCEUo8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10327462994834748843&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Enabling interposer-based disintegration of multi-core processors","url":"https://ieeexplore.ieee.org/abstract/document/7856626/","authors":["A Kannan","A Kannan NE Jerger","A Kannan NE Jerger GH Loh"],"year":2015,"numCitations":76,"pdf":"http://www.eecg.toronto.edu/~enright/Kannan_MICRO48.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2540001633530420378&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:mhx-NwfmPyMJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2540001633530420378&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Noc architectures for silicon interposer systems: Why pay for more wires when you can get them (from your interposer) for free?","url":"https://ieeexplore.ieee.org/abstract/document/7011409/","authors":["NE Jerger","NE Jerger A Kannan","NE Jerger A Kannan Z Li…"],"year":2014,"numCitations":57,"pdf":"http://www.eecg.toronto.edu/~enright/micro14-interposer.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17163662479553082424&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:ODR2khaUMe4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17163662479553082424&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}