#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Nov  6 15:09:43 2025
# Process ID         : 25502
# Current directory  : /home/ddubon/research/project-mode
# Command line       : vivado -mode tcl -source project.tcl
# Log file           : /home/ddubon/research/project-mode/vivado.log
# Journal file       : /home/ddubon/research/project-mode/vivado.jou
# Running On         : sharla
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen Threadripper PRO 5965WX 24-Cores
# CPU Frequency      : 1432.000 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 48
# Host memory        : 134935 MB
# Swap memory        : 8589 MB
# Total Virtual      : 143525 MB
# Available Virtual  : 139575 MB
#-----------------------------------------------------------
source project.tcl
# set proj_name "Inverter"
# set proj_dir  "./$proj_name"
# set part "xc7a100tcsg324-1"
# set top "top"
# set src_dir "./src"
# set xdc "./pin_setting.xdc"
# set ila_xdc "./small-debug.xdc"
# if {[file exists $proj_dir]} {
#     file delete -force $proj_dir
# }
# create_project $proj_name $proj_dir -part $part -force
# add_files [glob -nocomplain -directory $src_dir *.sv]
# if {[file exists $xdc]} {
#     add_files -fileset constrs_1 $xdc
#     read_xdc $xdc
# } else {
#     puts "WARNING: No XDC found at $xdc"
# }
WARNING: [filemgmt 56-128] File '/home/ddubon/research/project-mode/pin_setting.xdc' is already in the project and will not be added again
# set_property top $top [get_filesets sources_1]
# update_compile_order -fileset sources_1
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Nov  6 15:09:48 2025] Launched synth_1...
Run output will be captured here: /home/ddubon/research/project-mode/Inverter/Inverter.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Nov  6 15:09:48 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov  6 15:09:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2226.598 ; gain = 441.680 ; free physical = 119244 ; free virtual = 131084
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ddubon/research/project-mode/src/top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'inverter' [/home/ddubon/research/project-mode/src/inverter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'inverter' (0#1) [/home/ddubon/research/project-mode/src/inverter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ddubon/research/project-mode/src/top.sv:6]
WARNING: [Synth 8-7129] Port clk100mhz in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2299.535 ; gain = 514.617 ; free physical = 119243 ; free virtual = 131085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.348 ; gain = 532.430 ; free physical = 119243 ; free virtual = 131085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.348 ; gain = 532.430 ; free physical = 119243 ; free virtual = 131085
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.348 ; gain = 0.000 ; free physical = 119243 ; free virtual = 131085
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
Finished Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ddubon/research/project-mode/pin_setting.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.273 ; gain = 0.000 ; free physical = 119243 ; free virtual = 131084
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.309 ; gain = 0.000 ; free physical = 119243 ; free virtual = 131084
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.309 ; gain = 581.391 ; free physical = 119250 ; free virtual = 131091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.277 ; gain = 589.359 ; free physical = 119250 ; free virtual = 131091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.277 ; gain = 589.359 ; free physical = 119250 ; free virtual = 131091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2374.277 ; gain = 589.359 ; free physical = 119249 ; free virtual = 131092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk100mhz in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2374.277 ; gain = 589.359 ; free physical = 119251 ; free virtual = 131097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2479.277 ; gain = 694.359 ; free physical = 119167 ; free virtual = 131016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2479.277 ; gain = 694.359 ; free physical = 119167 ; free virtual = 131016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2488.293 ; gain = 703.375 ; free physical = 119159 ; free virtual = 131008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.105 ; gain = 879.188 ; free physical = 119012 ; free virtual = 130858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.105 ; gain = 879.188 ; free physical = 119012 ; free virtual = 130858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.105 ; gain = 879.188 ; free physical = 119012 ; free virtual = 130858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.105 ; gain = 879.188 ; free physical = 119012 ; free virtual = 130858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.105 ; gain = 879.188 ; free physical = 119012 ; free virtual = 130858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.105 ; gain = 879.188 ; free physical = 119012 ; free virtual = 130858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |IBUF |     1|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.105 ; gain = 879.188 ; free physical = 119012 ; free virtual = 130858
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.105 ; gain = 830.227 ; free physical = 119012 ; free virtual = 130858
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.113 ; gain = 879.188 ; free physical = 119012 ; free virtual = 130858
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.113 ; gain = 0.000 ; free physical = 119012 ; free virtual = 130858
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.113 ; gain = 0.000 ; free physical = 119177 ; free virtual = 131023
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 427d7a53
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.141 ; gain = 1025.340 ; free physical = 119178 ; free virtual = 131024
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1844.916; main = 1844.916; forked = 274.466
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3338.320; main = 2664.109; forked = 964.039
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.117 ; gain = 0.000 ; free physical = 119177 ; free virtual = 131023
INFO: [Common 17-1381] The checkpoint '/home/ddubon/research/project-mode/Inverter/Inverter.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:10:12 2025...
[Thu Nov  6 15:10:14 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1642.703 ; gain = 0.000 ; free physical = 120748 ; free virtual = 132588
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1785.820 ; gain = 0.000 ; free physical = 120629 ; free virtual = 132470
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
Finished Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.305 ; gain = 0.000 ; free physical = 120514 ; free virtual = 132358
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# if {[file exists $ila_xdc]} {
#     source $ila_xdc
#     puts "INFO: Sourced ILA constraints from $ila_xdc"
# } else {
#     puts "WARNING: No ILA constraints found at $ila_xdc"
# }
## create_debug_core u_ila_0 ila
## set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
## set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
## set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
## set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
## set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
## set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
## set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
## set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
## startgroup 
## set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
## set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
## set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
## set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
## endgroup
WARNING: [Vivado 12-584] No ports matched 'clk10mhz'.
## connect_debug_port u_ila_0/clk [get_ports clk10mhz]
ERROR: [Common 17-162] Invalid option value specified for '-nets'.

    while executing
"source $ila_xdc"
    invoked from within
"if {[file exists $ila_xdc]} {
    source $ila_xdc
    puts "INFO: Sourced ILA constraints from $ila_xdc"
} else {
    puts "WARNING: No ILA constraint..."
    (file "project.tcl" line 60)
report_debug_core
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Nov  6 15:10:55 2025
| Host         : sharla running 64-bit Ubuntu 24.04.3 LTS
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
---------------------------------------------------------------------------------------------------------------------------------------------

Debug Core Information

Table of Contents
-----------------
1. Debug Cores
1.1 dbg_hub: (labtools_xsdbm_v3, black box, inserted)
1.2 u_ila_0: (labtools_ila_v6, black box, inserted)

1. Debug Cores
--------------

1.1 dbg_hub: (labtools_xsdbm_v3, black box, inserted)
-----------------------------------------------------

Parameter Data for Debug Core "dbg_hub"
+----------------------+-----------+
| Parameter            | Value     |
+----------------------+-----------+
| C_CLK_INPUT_FREQ_HZ  | 300000000 |
+----------------------+-----------+
| C_ENABLE_CLK_DIVIDER | false     |
+----------------------+-----------+
| C_USER_SCAN_CHAIN    | 1         |
+----------------------+-----------+


Channel Data for Debug Core "dbg_hub"
+---------------+---------+---------------+------------------+----------+------------+-----+
| Port Name     | Port    | Port Spec     | Channel Name     | Net Type | MARK_DEBUG | Net |
|               | Type    |               |                  |          |            | Nam |
+---------------+---------+---------------+------------------+----------+------------+-----+
| clk           | input   | clk           | clk[0]           |          |            |     |
+---------------+---------+---------------+------------------+----------+------------+-----+


Peripherals Connected to Debug Hub 'dbg_hub' (1 Peripherals):
+-------+----------+---------------+
| Index | Type     | Instance Name |
+-------+----------+---------------+
| 0     | ila_v6_2 | u_ila_0       |
+-------+----------+---------------+


1.2 u_ila_0: (labtools_ila_v6, black box, inserted)
---------------------------------------------------

Parameter Data for Debug Core "u_ila_0"
+-----------------------+-------+
| Parameter             | Value |
+-----------------------+-------+
| ALL_PROBE_SAME_MU     | true  |
+-----------------------+-------+
| ALL_PROBE_SAME_MU_CNT | 4     |
+-----------------------+-------+
| C_ADV_TRIGGER         | true  |
+-----------------------+-------+
| C_DATA_DEPTH          | 1024  |
+-----------------------+-------+
| C_EN_STRG_QUAL        | true  |
+-----------------------+-------+
| C_INPUT_PIPE_STAGES   | 0     |
+-----------------------+-------+
| C_TRIGIN_EN           | false |
+-----------------------+-------+
| C_TRIGOUT_EN          | false |
+-----------------------+-------+


Channel Data for Debug Core "u_ila_0"
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+
| Port Name     | Port    | Port Spec     | Parameters                     | Channel Name     | Net Type | MARK_DEBUG | Net |
|               | Type    |               |                                |                  |          |            | Nam |
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+
| clk           | input   | clk           |                                | clk[0]           |          |            |     |
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+
| probe0        | input   | probe         | PROBE_TYPE=DATA_AND_TRIGGER    | probe0[0]        |          |            |     |
+---------------+---------+---------------+--------------------------------+------------------+----------+------------+-----+


report_debug_core: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1934.246 ; gain = 0.000 ; free physical = 120523 ; free virtual = 132373
get_ports clk10mhz
WARNING: [Vivado 12-584] No ports matched 'clk10mhz'.
get_ports led
led
get_ports btn
btn
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:16:39 2025...
