<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3120" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3120{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3120{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3120{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3120{left:69px;bottom:1079px;letter-spacing:0.15px;}
#t5_3120{left:150px;bottom:1079px;letter-spacing:0.2px;}
#t6_3120{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_3120{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3120{left:69px;bottom:1011px;}
#t9_3120{left:95px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#ta_3120{left:95px;bottom:998px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tb_3120{left:622px;bottom:1004px;}
#tc_3120{left:633px;bottom:998px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#td_3120{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#te_3120{left:95px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3120{left:69px;bottom:938px;}
#tg_3120{left:95px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#th_3120{left:95px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#ti_3120{left:95px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_3120{left:69px;bottom:849px;letter-spacing:0.12px;}
#tk_3120{left:151px;bottom:849px;letter-spacing:0.15px;word-spacing:0.01px;}
#tl_3120{left:69px;bottom:825px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3120{left:69px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_3120{left:69px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#to_3120{left:246px;bottom:784px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#tp_3120{left:368px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#tq_3120{left:69px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_3120{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3120{left:69px;bottom:726px;letter-spacing:-0.18px;word-spacing:-0.92px;}
#tt_3120{left:213px;bottom:726px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#tu_3120{left:310px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tv_3120{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#tw_3120{left:247px;bottom:716px;}
#tx_3120{left:258px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#ty_3120{left:69px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3120{left:184px;bottom:692px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#t10_3120{left:288px;bottom:692px;}
#t11_3120{left:295px;bottom:692px;letter-spacing:-0.21px;}
#t12_3120{left:345px;bottom:692px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t13_3120{left:69px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_3120{left:69px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_3120{left:410px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_3120{left:535px;bottom:651px;}
#t17_3120{left:69px;bottom:624px;}
#t18_3120{left:95px;bottom:628px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t19_3120{left:69px;bottom:601px;}
#t1a_3120{left:95px;bottom:605px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t1b_3120{left:691px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1c_3120{left:841px;bottom:612px;}
#t1d_3120{left:95px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1e_3120{left:69px;bottom:564px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t1f_3120{left:69px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t1g_3120{left:69px;bottom:530px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#t1h_3120{left:69px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1i_3120{left:69px;bottom:455px;letter-spacing:0.13px;}
#t1j_3120{left:151px;bottom:455px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t1k_3120{left:69px;bottom:431px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#t1l_3120{left:69px;bottom:414px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#t1m_3120{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1n_3120{left:69px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_3120{left:69px;bottom:354px;}
#t1p_3120{left:95px;bottom:357px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#t1q_3120{left:69px;bottom:209px;letter-spacing:-0.14px;}
#t1r_3120{left:91px;bottom:209px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#t1s_3120{left:91px;bottom:192px;letter-spacing:-0.12px;}
#t1t_3120{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t1u_3120{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t1v_3120{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t1w_3120{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1x_3120{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1y_3120{left:91px;bottom:116px;letter-spacing:-0.11px;}
#t1z_3120{left:176px;bottom:324px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t20_3120{left:262px;bottom:324px;letter-spacing:0.13px;}
#t21_3120{left:79px;bottom:292px;letter-spacing:-0.08px;}
#t22_3120{left:79px;bottom:276px;letter-spacing:-0.12px;}
#t23_3120{left:167px;bottom:292px;letter-spacing:-0.15px;}
#t24_3120{left:79px;bottom:247px;letter-spacing:-0.12px;}
#t25_3120{left:167px;bottom:247px;letter-spacing:-0.13px;}

.s1_3120{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3120{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3120{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3120{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3120{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3120{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3120{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3120{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_3120{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3120{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3120{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3120" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3120Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3120" style="-webkit-user-select: none;"><object width="935" height="1210" data="3120/3120.svg" type="image/svg+xml" id="pdf3120" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3120" class="t s1_3120">4-20 </span><span id="t2_3120" class="t s1_3120">Vol. 3A </span>
<span id="t3_3120" class="t s2_3120">PAGING </span>
<span id="t4_3120" class="t s3_3120">4.5 </span><span id="t5_3120" class="t s3_3120">4-LEVEL PAGING AND 5-LEVEL PAGING </span>
<span id="t6_3120" class="t s4_3120">Because the operation of 4-level paging and 5-level paging is very similar, they are described together in this </span>
<span id="t7_3120" class="t s4_3120">section. The following items highlight the distinctions between the two paging modes: </span>
<span id="t8_3120" class="t s5_3120">• </span><span id="t9_3120" class="t s4_3120">A logical processor uses 4-level paging if CR0.PG = 1, CR4.PAE = 1, IA32_EFER.LME = 1, and CR4.LA57 = 0. </span>
<span id="ta_3120" class="t s4_3120">4-level paging translates 48-bit linear addresses to 52-bit physical addresses. </span>
<span id="tb_3120" class="t s6_3120">1 </span>
<span id="tc_3120" class="t s4_3120">Although 52 bits corresponds to </span>
<span id="td_3120" class="t s4_3120">4 PBytes, linear addresses are limited to 48 bits; at most 256 TBytes of linear-address space may be accessed </span>
<span id="te_3120" class="t s4_3120">at any given time. </span>
<span id="tf_3120" class="t s5_3120">• </span><span id="tg_3120" class="t s4_3120">A logical processor uses 5-level paging if CR0.PG = 1, CR4.PAE = 1, IA32_EFER.LME = 1, and CR4.LA57 = 1. </span>
<span id="th_3120" class="t s4_3120">5-level paging translates 57-bit linear addresses to 52-bit physical addresses. Thus, 5-level paging supports a </span>
<span id="ti_3120" class="t s4_3120">linear-address space sufficient to access the entire physical-address space. </span>
<span id="tj_3120" class="t s7_3120">4.5.1 </span><span id="tk_3120" class="t s7_3120">Ordinary Paging and HLAT Paging </span>
<span id="tl_3120" class="t s4_3120">There are two forms of 4-level paging and 5-level paging that differ principally with regard to how linear-address </span>
<span id="tm_3120" class="t s4_3120">translation identifies the first paging structure. </span>
<span id="tn_3120" class="t s4_3120">The normal form is called </span><span id="to_3120" class="t s8_3120">ordinary paging</span><span id="tp_3120" class="t s4_3120">, and it uses CR3 to locate the first paging structure, similar to what is </span>
<span id="tq_3120" class="t s4_3120">done for 32-bit paging. Section 4.5.2 provides details of this use of CR3. </span>
<span id="tr_3120" class="t s4_3120">An alternative form of paging may be used with the VMX feature called hypervisor-managed linear-address trans- </span>
<span id="ts_3120" class="t s4_3120">lation (HLAT). Called </span><span id="tt_3120" class="t s8_3120">HLAT paging</span><span id="tu_3120" class="t s4_3120">, this form is used only in VMX non-root operation and only if the “enable HLAT” </span>
<span id="tv_3120" class="t s4_3120">VM-execution control is 1. </span>
<span id="tw_3120" class="t s6_3120">2 </span>
<span id="tx_3120" class="t s4_3120">HLAT paging locates the first paging structure using a VM-execution control field in the </span>
<span id="ty_3120" class="t s4_3120">VMCS called the </span><span id="tz_3120" class="t s8_3120">HLAT pointer </span><span id="t10_3120" class="t s4_3120">(</span><span id="t11_3120" class="t s8_3120">HLATP</span><span id="t12_3120" class="t s4_3120">). Section 4.5.3 provides details. </span>
<span id="t13_3120" class="t s4_3120">Whether HLAT paging is used to translate a specific linear address depends on the address and on the value of a </span>
<span id="t14_3120" class="t s4_3120">VM-execution control field in the VMCS called the </span><span id="t15_3120" class="t s8_3120">HLAT prefix size</span><span id="t16_3120" class="t s4_3120">: </span>
<span id="t17_3120" class="t s5_3120">• </span><span id="t18_3120" class="t s4_3120">If the HLAT prefix size is zero, every linear address is translated using HLAT paging. </span>
<span id="t19_3120" class="t s5_3120">• </span><span id="t1a_3120" class="t s4_3120">If the HLAT prefix size is not zero, a linear address is translated using HLAT paging if bit </span><span id="t1b_3120" class="t s4_3120">63 of the address is 1. </span>
<span id="t1c_3120" class="t s6_3120">3 </span>
<span id="t1d_3120" class="t s4_3120">The address is translated using ordinary paging if bit 63 of the address is 0. </span>
<span id="t1e_3120" class="t s4_3120">In some cases, HLAT paging may specify that a translation of a linear address must be restarted. When this occurs, </span>
<span id="t1f_3120" class="t s4_3120">the linear address is then translated using ordinary paging (starting with a paging structure identified using CR3). </span>
<span id="t1g_3120" class="t s4_3120">The situations leading to this restart are detailed in Section 4.5.4, and additional details of the restart process are </span>
<span id="t1h_3120" class="t s4_3120">given in Section 4.5.5. </span>
<span id="t1i_3120" class="t s7_3120">4.5.2 </span><span id="t1j_3120" class="t s7_3120">Use of CR3 with Ordinary 4-Level Paging and 5-Level Paging </span>
<span id="t1k_3120" class="t s4_3120">Ordinary 4-level paging and 5-level paging each translate linear addresses using a hierarchy of in-memory paging </span>
<span id="t1l_3120" class="t s4_3120">structures located using the contents of CR3, which is used to locate the first paging structure. For 4-level paging, </span>
<span id="t1m_3120" class="t s4_3120">this is the PML4 table, and for 5-level paging it is the PML5 table. Use of CR3 with 4-level paging and 5-level paging </span>
<span id="t1n_3120" class="t s4_3120">depends on whether process-context identifiers (PCIDs) have been enabled by setting CR4.PCIDE: </span>
<span id="t1o_3120" class="t s5_3120">• </span><span id="t1p_3120" class="t s4_3120">Table 4-12 illustrates how CR3 is used with 4-level paging and 5-level paging if CR4.PCIDE = 0. </span>
<span id="t1q_3120" class="t s9_3120">1. </span><span id="t1r_3120" class="t s9_3120">If MAXPHYADDR &lt; 52, bits in the range 51:MAXPHYADDR will be 0 in any physical address used by 4-level paging. (The correspond- </span>
<span id="t1s_3120" class="t s9_3120">ing bits are reserved in the paging-structure entries.) See Section 4.1.4 for how to determine MAXPHYADDR. </span>
<span id="t1t_3120" class="t s9_3120">2. </span><span id="t1u_3120" class="t s9_3120">HLAT paging is used only with 4-level paging and 5-level paging. It is never used with 32-bit paging or PAE paging, regardless of the </span>
<span id="t1v_3120" class="t s9_3120">value of the “enable HLAT” VM-execution control. </span>
<span id="t1w_3120" class="t s9_3120">3. </span><span id="t1x_3120" class="t s9_3120">This behavior applies if the CPU enumerates a maximum HLAT prefix size of 1 in IA32_VMX_EPT_VPID_CAP[53:48] (see Appendix </span>
<span id="t1y_3120" class="t s9_3120">A.10). Behavior when a different value is enumerated is not currently defined. </span>
<span id="t1z_3120" class="t sa_3120">Table 4-12. </span><span id="t20_3120" class="t sa_3120">Use of CR3 with 4-Level Paging and 5-level Paging and CR4.PCIDE = 0 </span>
<span id="t21_3120" class="t sb_3120">Bit </span>
<span id="t22_3120" class="t sb_3120">Position(s) </span>
<span id="t23_3120" class="t sb_3120">Contents </span>
<span id="t24_3120" class="t s9_3120">2:0 </span><span id="t25_3120" class="t s9_3120">Ignored </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
