# Generation SPEF and Verilog Files Post_Routing

- got file from here: https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts

- opining OpenROAD and reading lefs:

<img width="1200" height="703" alt="image" src="https://github.com/user-attachments/assets/c6dcf51f-4d9e-40c3-a023-d9dc2f549b5c" />

- load timing library:

<img width="896" height="77" alt="image" src="https://github.com/user-attachments/assets/496ee5b5-95b8-47c5-8ce1-84a52c84d81d" />

