Time resolution is 1 ps
Block Memory Generator module core_tb.dut.coreProgMem.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.sb0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.sb1.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.fb0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.bmp0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.fb1.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_9 collision detected at time: 105000, Instance: core_tb.dut.sb0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_9 collision detected at time: 105000, Instance: core_tb.dut.sb1.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_9 collision detected at time: 245000, Instance: core_tb.dut.bmp0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A read address: 0, B write address: 0
$finish called at time : 5750 ns : File "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/core_tb.v" Line 238
Block Memory Generator module core_tb.dut.coreProgMem.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.sb0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.sb1.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.fb0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.bmp0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module core_tb.dut.fb1.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_9 collision detected at time: 105000, Instance: core_tb.dut.sb0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_9 collision detected at time: 105000, Instance: core_tb.dut.sb1.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_9 collision detected at time: 245000, Instance: core_tb.dut.bmp0.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A read address: 0, B write address: 0
$finish called at time : 5750 ns : File "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/core_tb.v" Line 238
