INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sources_1/new/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ring_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sim_1/new/fifo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ring_buffer_tb'
