<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_dynclk_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_axi_dynclk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_video_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_axi_gpio_video_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_subset_converter_in_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_axis_subset_converter_in_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_subset_converter_out_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_axis_subset_converter_out_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_fclk0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_proc_sys_reset_fclk1_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rgb2dvi_1_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_rgb2dvi_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_axi4s_vid_out_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_in_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_v_tc_in_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_out_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_v_tc_out_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_vid_in_axi4s_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_v_vid_in_axi4s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_2_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_3_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dvi2rgb_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_dvi2rgb_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_grayscale_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_grayscale_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_edge_detection_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_edge_detection_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_brightness_adjustment_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_brightness_adjustment_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_color_inversion_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_color_inversion_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_emboss_effect_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_emboss_effect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sepia_tone_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_sepia_tone_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_contrast_adjustment_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_contrast_adjustment_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_posterize_effect_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_posterize_effect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_solarize_effect_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_solarize_effect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_AXI4_ImageProcessor_0_1_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_AXI4_ImageProcessor_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_thresholding_0_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_thresholding_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_regslice_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_s00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s01_regslice_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_s01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m00_regslice_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_dynclk_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_video_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_in_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_out_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_fclk0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_fclk1_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_rgb2dvi_1_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_v_tc_in_0_synth_1"/>
		<Parent Id="design_1_v_tc_out_0_synth_1"/>
		<Parent Id="design_1_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_dvi2rgb_0_0_synth_1"/>
		<Parent Id="design_1_grayscale_0_0_synth_1"/>
		<Parent Id="design_1_edge_detection_0_0_synth_1"/>
		<Parent Id="design_1_brightness_adjustment_0_0_synth_1"/>
		<Parent Id="design_1_color_inversion_0_0_synth_1"/>
		<Parent Id="design_1_emboss_effect_0_0_synth_1"/>
		<Parent Id="design_1_sepia_tone_0_0_synth_1"/>
		<Parent Id="design_1_contrast_adjustment_0_0_synth_1"/>
		<Parent Id="design_1_posterize_effect_0_0_synth_1"/>
		<Parent Id="design_1_solarize_effect_0_0_synth_1"/>
		<Parent Id="design_1_AXI4_ImageProcessor_0_1_synth_1"/>
		<Parent Id="design_1_thresholding_0_0_synth_1"/>
		<Parent Id="design_1_s00_regslice_0_synth_1"/>
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
		<Parent Id="design_1_m00_regslice_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_dynclk_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_video_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_in_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_out_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_fclk0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_fclk1_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_rgb2dvi_1_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_v_tc_in_0_synth_1"/>
		<Parent Id="design_1_v_tc_out_0_synth_1"/>
		<Parent Id="design_1_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_dvi2rgb_0_0_synth_1"/>
		<Parent Id="design_1_grayscale_0_0_synth_1"/>
		<Parent Id="design_1_edge_detection_0_0_synth_1"/>
		<Parent Id="design_1_brightness_adjustment_0_0_synth_1"/>
		<Parent Id="design_1_color_inversion_0_0_synth_1"/>
		<Parent Id="design_1_emboss_effect_0_0_synth_1"/>
		<Parent Id="design_1_sepia_tone_0_0_synth_1"/>
		<Parent Id="design_1_contrast_adjustment_0_0_synth_1"/>
		<Parent Id="design_1_posterize_effect_0_0_synth_1"/>
		<Parent Id="design_1_solarize_effect_0_0_synth_1"/>
		<Parent Id="design_1_AXI4_ImageProcessor_0_1_synth_1"/>
		<Parent Id="design_1_thresholding_0_0_synth_1"/>
		<Parent Id="design_1_s00_regslice_0_synth_1"/>
		<Parent Id="design_1_s01_regslice_0_synth_1"/>
		<Parent Id="design_1_m00_regslice_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

