/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:61.1-86.10" *)
module main(led1, led2);
  (* src = "/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:62.17-62.21" *)
  output led1;
  (* src = "/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:62.23-62.27" *)
  output led2;
  (* hdlname = "m1 b" *)
  (* src = "/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:70.13-75.6|/sdcard/vaman/fpga/setup/codes/blink/helloworldfpga.v:54.19-54.20" *)
  wire \m1.b ;
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _0_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h1),
    .O_EN(1'h1),
    .\O_PAD_$out (led1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _1_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h1),
    .O_EN(1'h1),
    .\O_PAD_$out (led2)
  );
  assign \m1.b  = 1'h1;
endmodule
