add wave -position end  result:/top_tb/clk
add wave -position end  result:/top_tb/resetn

add wave -position end  result:/top_tb/u_top/pll_clk_out_25mhz

add wave -position end  result:/top_tb/u_top/cpu_arid
add wave -position end  result:/top_tb/u_top/cpu_araddr
add wave -position end  result:/top_tb/u_top/cpu_arlen
add wave -position end  result:/top_tb/u_top/cpu_arsize
add wave -position end  result:/top_tb/u_top/cpu_arvalid
add wave -position end  result:/top_tb/u_top/cpu_arready

add wave -position end  result:/top_tb/u_top/s0_arid
add wave -position end  result:/top_tb/u_top/s0_araddr
add wave -position end  result:/top_tb/u_top/s0_arlen
add wave -position end  result:/top_tb/u_top/s0_arsize
add wave -position end  result:/top_tb/u_top/s0_arvalid
add wave -position end  result:/top_tb/u_top/s0_arready

add wave -position end  result:/top_tb/u_top/cpu_rid
add wave -position end  result:/top_tb/u_top/cpu_rdata
add wave -position end  result:/top_tb/u_top/cpu_rresp
add wave -position end  result:/top_tb/u_top/cpu_rlast
add wave -position end  result:/top_tb/u_top/cpu_rvalid
add wave -position end  result:/top_tb/u_top/cpu_rready


add wave -position end  result:/top_tb/u_top/ram_raddr
add wave -position end  result:/top_tb/u_top/ram_rdata
add wave -position end  result:/top_tb/u_top/ram_ren
add wave -position end  result:/top_tb/u_top/ram_waddr
add wave -position end  result:/top_tb/u_top/ram_wdata
add wave -position end  result:/top_tb/u_top/ram_wen


add wave -position end  result:/top_tb/u_top/u_cpu/inst_valid_f
add wave -position end  result:/top_tb/u_top/u_cpu/u_axi_interface/ifu_fetch_f
add wave -position end  result:/top_tb/u_top/u_cpu/u_axi_interface/rvalid
add wave -position end  result:/top_tb/u_top/u_cpu/u_axi_interface/rready
add wave -position end  result:/top_tb/u_top/cpu_arready
add wave -position end  result:/top_tb/u_top/cpu_arid
add wave -position end  result:/top_tb/u_top/cpu_araddr
add wave -position end  result:/top_tb/u_top/cpu_arlen
add wave -position end  result:/top_tb/u_top/cpu_arsize
add wave -position end  result:/top_tb/u_top/cpu_arburst
add wave -position end  result:/top_tb/u_top/cpu_arlock
add wave -position end  result:/top_tb/u_top/cpu_arcache
add wave -position end  result:/top_tb/u_top/cpu_arprot
add wave -position end  result:/top_tb/u_top/cpu_arvalid
add wave -position end  result:/top_tb/u_top/cpu_arready
add wave -position end  result:/top_tb/u_top/cpu_rid
add wave -position end  result:/top_tb/u_top/cpu_rdata
add wave -position end  result:/top_tb/u_top/cpu_rresp
add wave -position end  result:/top_tb/u_top/cpu_rlast
add wave -position end  result:/top_tb/u_top/cpu_rvalid
add wave -position end  result:/top_tb/u_top/cpu_rready

add wave -position end  result:/top_tb/u_top/u_axi_ram_bridge/rdata_valid
add wave -position end  result:/top_tb/u_top/s1_rvalid

add wave -position end  result:/top_tb/u_top/u_cpu/u_axi_interface/inst_rdata_f
add wave -position end  result:/top_tb/u_top/u_cpu/u_axi_interface/inst_valid_f




add wave -position end  result:/top_tb/u_top/cpu_awid
add wave -position end  result:/top_tb/u_top/cpu_awaddr
add wave -position end  result:/top_tb/u_top/cpu_awlen
add wave -position end  result:/top_tb/u_top/cpu_awsize
add wave -position end  result:/top_tb/u_top/cpu_awburst
add wave -position end  result:/top_tb/u_top/cpu_awlock
add wave -position end  result:/top_tb/u_top/cpu_awcache
add wave -position end  result:/top_tb/u_top/cpu_awprot
add wave -position end  result:/top_tb/u_top/cpu_awvalid
add wave -position end  result:/top_tb/u_top/cpu_awready
add wave -position end  result:/top_tb/u_top/cpu_wid
add wave -position end  result:/top_tb/u_top/cpu_wdata
add wave -position end  result:/top_tb/u_top/cpu_wstrb
add wave -position end  result:/top_tb/u_top/cpu_wlast
add wave -position end  result:/top_tb/u_top/cpu_wvalid
add wave -position end  result:/top_tb/u_top/cpu_wready
add wave -position end  result:/top_tb/u_top/cpu_bid
add wave -position end  result:/top_tb/u_top/cpu_bresp
add wave -position end  result:/top_tb/u_top/cpu_bvalid
add wave -position end  result:/top_tb/u_top/cpu_bready


add wave -position end  result:/top_tb/u_top/vga_raddr
add wave -position end  result:/top_tb/u_top/vga_rdata
add wave -position end  result:/top_tb/u_top/vga_ren
add wave -position end  result:/top_tb/u_top/vga_waddr
add wave -position end  result:/top_tb/u_top/vga_wdata
add wave -position end  result:/top_tb/u_top/vga_wen

add wave -position end  result:/top_tb/u_top/textvga/write_address
add wave -position end  result:/top_tb/u_top/textvga/write_data
add wave -position end  result:/top_tb/u_top/textvga/write_en


add wave -position end  result:/top_tb/u_top/s0_arid
add wave -position end  result:/top_tb/u_top/s0_rid
add wave -position end  result:/top_tb/u_top/s0_awid
add wave -position end  result:/top_tb/u_top/s0_wid
add wave -position end  result:/top_tb/u_top/s0_bid
add wave -position end  result:/top_tb/u_top/s1_arid
add wave -position end  result:/top_tb/u_top/s1_rid
add wave -position end  result:/top_tb/u_top/s1_awid
add wave -position end  result:/top_tb/u_top/s1_wid
add wave -position end  result:/top_tb/u_top/s1_bid
add wave -position end  result:/top_tb/u_top/cpu_wid
add wave -position end  result:/top_tb/u_top/s1_wid
add wave -position end  result:/top_tb/u_top/s1_wdata
add wave -position end  result:/top_tb/u_top/s1_wstrb
add wave -position end  result:/top_tb/u_top/s1_wlast
add wave -position end  result:/top_tb/u_top/s1_wvalid
add wave -position end  result:/top_tb/u_top/s1_wready

add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/M0_WID
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/M1_WID
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/S0_WID
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/S1_WID
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/M0_WDATA
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/M0_WSTRB
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/M0_WLAST
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/M0_WVALID
add wave -position end  result:/top_tb/u_top/u_amba_axi_m2s2/M0_WREADY

