
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003723                       # Number of seconds simulated
sim_ticks                                  3722671000                       # Number of ticks simulated
final_tick                                 3722671000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295583                       # Simulator instruction rate (inst/s)
host_op_rate                                   295583                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              220071321                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637020                       # Number of bytes of host memory used
host_seconds                                    16.92                       # Real time elapsed on the host
sim_insts                                     5000002                       # Number of instructions simulated
sim_ops                                       5000002                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           97280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          250240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             347520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        97472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           97472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1523                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1523                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26131775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67220552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93352327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26131775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26131775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26183351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26183351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26183351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26131775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67220552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119535677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5430                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1523                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5430                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1523                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 347392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   96192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  347520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                97472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               56                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3721514500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5430                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1523                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    275.518012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.109355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.770248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          361     22.42%     22.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          529     32.86%     55.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          408     25.34%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           91      5.65%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      3.54%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      1.37%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.93%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.37%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105      6.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           89                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.528090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.956380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    198.575100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             79     88.76%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            9     10.11%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      1.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            89                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           89                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.887640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.858967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               49     55.06%     55.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.12%     56.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39     43.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            89                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     61384750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               163159750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27140000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11308.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30058.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1100                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     535238.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5450760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2974125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18727800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4600800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1005727095                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1351035750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2631608010                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            707.024757                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2242015000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1355806250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6720840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3667125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23610600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5138640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1588147110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            840132750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2710508745                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.225427                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1388729500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2209078000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  260254                       # Number of BP lookups
system.cpu.branchPred.condPredicted             45221                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2487                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               148432                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  142927                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.291231                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106268                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       471277                       # DTB read hits
system.cpu.dtb.read_misses                        111                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   471388                       # DTB read accesses
system.cpu.dtb.write_hits                       56868                       # DTB write hits
system.cpu.dtb.write_misses                       167                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   57035                       # DTB write accesses
system.cpu.dtb.data_hits                       528145                       # DTB hits
system.cpu.dtb.data_misses                        278                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   528423                       # DTB accesses
system.cpu.itb.fetch_hits                      615372                       # ITB hits
system.cpu.itb.fetch_misses                       113                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  615485                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7445343                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             830547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5049307                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      260254                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             249195                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6444174                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5366                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4527                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    615372                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2171                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7282006                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.693395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.894508                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6217242     85.38%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3801      0.05%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290492      3.99%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2928      0.04%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   362670      4.98%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2635      0.04%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   111903      1.54%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2215      0.03%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   288120      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7282006                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034955                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.678183                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   414401                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6224298                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35044                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                606423                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1840                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               107624                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   852                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5038992                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3310                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1840                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   517877                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3091814                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16171                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    417067                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3237237                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5036794                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   444                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3066872                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    155                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  48574                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4810036                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7270516                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1032681                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237754                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794249                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    15686                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                469                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            375                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4146127                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               467885                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               57953                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1616                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              550                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5017996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 687                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5018467                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               120                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           18587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         8569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7282006                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.689160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.799225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3445628     47.32%     47.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2931863     40.26%     87.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              676783      9.29%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202614      2.78%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8425      0.12%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11484      0.16%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3062      0.04%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1472      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 675      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7282006                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     145      0.60%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     78.70%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2927     12.06%     91.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2097      8.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                518121     10.32%     10.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  144      0.00%     10.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647404     52.75%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   8      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.37%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               472011      9.41%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57238      1.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5018467                       # Type of FU issued
system.cpu.iq.rate                           0.674041                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       24271                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004836                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8464902                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            605483                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       581741                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878428                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431861                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429606                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 593940                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448798                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1439                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3269                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2430                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4766                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1840                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  750660                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                233949                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5033435                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               518                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                467885                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                57953                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                372                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95455                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17535                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            433                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1395                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1828                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5016834                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                471389                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1632                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         14752                       # number of nop insts executed
system.cpu.iew.exec_refs                       528425                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   257102                       # Number of branches executed
system.cpu.iew.exec_stores                      57036                       # Number of stores executed
system.cpu.iew.exec_rate                     0.673822                       # Inst execution rate
system.cpu.iew.wb_sent                        5011828                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5011347                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4231946                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5225380                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.673085                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809883                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           19567                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1644                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7278450                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.688814                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.307416                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4475766     61.49%     61.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1722593     23.67%     85.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       724722      9.96%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       158864      2.18%     97.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4248      0.06%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53308      0.73%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1905      0.03%     98.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26442      0.36%     98.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       110602      1.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7278450                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013501                       # Number of instructions committed
system.cpu.commit.committedOps                5013501                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520131                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254984                       # Number of branches committed
system.cpu.commit.fp_insts                    4428921                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105675                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647019     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55523      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013501                       # Class of committed instruction
system.cpu.commit.bw_lim_events                110602                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12199187                       # The number of ROB reads
system.cpu.rob.rob_writes                    10069805                       # The number of ROB writes
system.cpu.timesIdled                            8499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          163337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000002                       # Number of Instructions Simulated
system.cpu.committedOps                       5000002                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.489068                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.489068                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.671561                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.671561                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1025483                       # number of integer regfile reads
system.cpu.int_regfile_writes                  399421                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236407                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403504                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     661                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    582                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3675                       # number of replacements
system.cpu.dcache.tags.tagsinuse           505.631498                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              512153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4187                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.319799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         653089750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   505.631498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.987562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1046267                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1046267                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       464018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          464018                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47563                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          290                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          290                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        511581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           511581                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       511581                       # number of overall hits
system.cpu.dcache.overall_hits::total          511581                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1202                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1202                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7670                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8872                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8872                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8872                       # number of overall misses
system.cpu.dcache.overall_misses::total          8872                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     74131500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     74131500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    567089366                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    567089366                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       534000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       534000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    641220866                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    641220866                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    641220866                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    641220866                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       465220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       465220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       520453                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       520453                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       520453                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       520453                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002584                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.138866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.138866                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.050505                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050505                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.017047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.017047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017047                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61673.460899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61673.460899                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73936.032073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73936.032073                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        35600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        35600                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72274.669297                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72274.669297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72274.669297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72274.669297                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32083                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               650                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.358462                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3313                       # number of writebacks
system.cpu.dcache.writebacks::total              3313                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          359                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4337                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4337                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4696                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          843                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          843                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3333                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           11                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4176                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     53506500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53506500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    249912662                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    249912662                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       328500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       328500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    303419162                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    303419162                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    303419162                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    303419162                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.060344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008024                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63471.530249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63471.530249                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74981.296730                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74981.296730                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 29863.636364                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29863.636364                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72657.845307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72657.845307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72657.845307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72657.845307                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10839                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.936443                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              603633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.363937                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          12227750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.936443                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1241647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1241647                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       603633                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          603633                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        603633                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           603633                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       603633                       # number of overall hits
system.cpu.icache.overall_hits::total          603633                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11739                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11739                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11739                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11739                       # number of overall misses
system.cpu.icache.overall_misses::total         11739                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    273825497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    273825497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    273825497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    273825497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    273825497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    273825497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       615372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       615372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       615372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       615372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       615372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       615372                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019076                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019076                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23326.134850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23326.134850                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 23326.134850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23326.134850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 23326.134850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23326.134850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          836                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          836                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          836                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          836                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          836                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          836                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10903                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10903                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10903                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10903                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10903                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10903                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    222851753                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    222851753                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    222851753                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    222851753                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    222851753                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    222851753                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017718                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017718                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017718                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017718                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017718                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017718                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20439.489407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20439.489407                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20439.489407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20439.489407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20439.489407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20439.489407                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2926                       # number of replacements
system.l2.tags.tagsinuse                  1856.979633                       # Cycle average of tags in use
system.l2.tags.total_refs                       10099                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4970                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.031992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      952.541858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        714.753903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        189.683872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.465108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.349001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.092619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.906728                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1584                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     81916                       # Number of tag accesses
system.l2.tags.data_accesses                    81916                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 9383                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  195                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9578                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3313                       # number of Writeback hits
system.l2.Writeback_hits::total                  3313                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    82                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  9383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   277                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9660                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 9383                       # number of overall hits
system.l2.overall_hits::cpu.data                  277                       # number of overall hits
system.l2.overall_hits::total                    9660                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1520                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                658                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2178                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3252                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1520                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5430                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1520                       # number of overall misses
system.l2.overall_misses::cpu.data               3910                       # number of overall misses
system.l2.overall_misses::total                  5430                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    113322750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     50787000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       164109750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    245639500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     245639500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     113322750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     296426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        409749250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    113322750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    296426500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       409749250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            10903                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11756                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3313                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3313                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3334                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             10903                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15090                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            10903                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15090                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.139411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.771395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.185267                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.975405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975405                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.139411                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.933843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.359841                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.139411                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.933843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.359841                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 74554.440789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 77183.890578                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75348.829201                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 75534.901599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75534.901599                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 74554.440789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75812.404092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75460.267035                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 74554.440789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75812.404092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75460.267035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1523                       # number of writebacks
system.l2.writebacks::total                      1523                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2178                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3252                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5430                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     95928250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     43278000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    139206250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    208578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    208578500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     95928250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    251856500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    347784750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     95928250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    251856500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    347784750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.139411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.771395                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.185267                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.975405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975405                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.139411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.933843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.359841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.139411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.933843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.359841                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 63110.690789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 65772.036474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63914.715335                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 64138.530135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64138.530135                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63110.690789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 64413.427110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64048.756906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63110.690789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 64413.427110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64048.756906                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2178                       # Transaction distribution
system.membus.trans_dist::ReadResp               2178                       # Transaction distribution
system.membus.trans_dist::Writeback              1523                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3252                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3252                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       444992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  444992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6953                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6522500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14692250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              11756                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             11756                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3313                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       697792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       480000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1177792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            18403                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18403    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              18403                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           12514500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16691247                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7060250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
