// Seed: 3702656454
module module_0;
  wire id_1 = id_1;
  assign module_1.type_3 = 0;
  wand id_2 = 1'b0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  wor   id_4,
    input  tri   id_5,
    output wand  id_6,
    output logic id_7
);
  wire id_9, id_10, id_11;
  initial begin : LABEL_0
    id_7 <= 1;
  end
  tri1 id_12 = id_5;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_4 = (id_1);
  assign id_4 = 1;
  wire id_5;
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
  assign id_3 = 1 - id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
