#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 28 00:00:47 2021
# Process ID: 13624
# Current directory: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15996 C:\Users\lucetre\Documents\semester\21s-hardware-system-design\Project\Project_V0\Project_V0.xpr
# Log file: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/vivado.log
# Journal file: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 728.277 ; gain = 171.367
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/lucetre/documents/semester/21s-hardware-system-design/project/project_v0/project_v0.tmp/myip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.063 ; gain = 30.852
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1457.063 ; gain = 30.852
update_compile_order -fileset sources_1
file copy C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src
ipx::add_file c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src/mm_multiplier.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/mm_multiplier.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/mm_multiplier.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
file copy C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src
ipx::add_file c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files src/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files src/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
file copy C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src
error copying "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v" to "c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/src/mm_multiplier.v": file already exists
ipx::add_file C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0.v -top_module_name myip_v1_0
ipx::infer_user_parameters [ipx::current_core]
ipgui::add_param -name {C_M00_BRAM_ADDR_WIDTH} -component [ipx::current_core]
ipgui::add_param -name {C_M00_BRAM_DATA_WIDTH} -component [ipx::current_core]
ipgui::add_param -name {C_M00_BRAM_WE_WIDTH} -component [ipx::current_core]
ipgui::add_param -name {C_S00_AXI_DATA_WIDTH} -component [ipx::current_core]
ipgui::add_param -name {C_S00_AXI_ADDR_WIDTH} -component [ipx::current_core]
report_ip_status -name ip_status 
current_project Project_V0
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP'.
report_ip_status -name ip_status
current_project myip_v1_0_project
current_project Project_V0
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- user.org:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file <C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
Wrote  : <C:\Users\lucetre\Documents\semester\21s-hardware-system-design\Project\Project_V0\Project_V0.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1954.324 ; gain = 107.902
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\lucetre\Documents\semester\21s-hardware-system-design\Project\Project_V0\Project_V0.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1954.324 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.ip_user_files -ipstatic_source_dir C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.cache/compile_simlib/modelsim} {questa=C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.cache/compile_simlib/questa} {riviera=C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.cache/compile_simlib/riviera} {activehdl=C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0.v -top_module_name myip_v1_0
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
close_project
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/lucetre/documents/semester/21s-hardware-system-design/project/project_v0/project_v0.tmp/myip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.324 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/MyIP/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.324 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 28 01:02:06 2021...
