#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Mar  3 08:29:16 2020
# Process ID: 1008
# Current directory: C:/testsap/segment7/segment7.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/testsap/segment7/segment7.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/testsap/segment7/segment7.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '//fsu01/ucebny/home/wrzecond/Downloads/lib_SAP_2020_02_11'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_vcc_0_2/design_1_vcc_0_2.dcp' for cell 'design_1_i/an_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_0_0/design_1_and_0_0.dcp' for cell 'design_1_i/and0'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_1_0/design_1_and_1_0.dcp' for cell 'design_1_i/and1'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_0_5/design_1_and_0_5.dcp' for cell 'design_1_i/and10'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_1_3/design_1_and_1_3.dcp' for cell 'design_1_i/and11'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_2_2/design_1_and_2_2.dcp' for cell 'design_1_i/and12'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_3_0/design_1_and_3_0.dcp' for cell 'design_1_i/and13'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_0_6/design_1_and_0_6.dcp' for cell 'design_1_i/and14'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_1_4/design_1_and_1_4.dcp' for cell 'design_1_i/and15'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_2_3/design_1_and_2_3.dcp' for cell 'design_1_i/and16'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_0_7/design_1_and_0_7.dcp' for cell 'design_1_i/and17'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_1_5/design_1_and_1_5.dcp' for cell 'design_1_i/and18'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_2_4/design_1_and_2_4.dcp' for cell 'design_1_i/and19'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_2_0/design_1_and_2_0.dcp' for cell 'design_1_i/and2'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_1_1/design_1_and_1_1.dcp' for cell 'design_1_i/and3'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_0_1/design_1_and_0_1.dcp' for cell 'design_1_i/and4'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_0_2/design_1_and_0_2.dcp' for cell 'design_1_i/and5'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_0_3/design_1_and_0_3.dcp' for cell 'design_1_i/and6'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_0_4/design_1_and_0_4.dcp' for cell 'design_1_i/and7'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_1_2/design_1_and_1_2.dcp' for cell 'design_1_i/and8'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_and_2_1/design_1_and_2_1.dcp' for cell 'design_1_i/and9'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_gnd_0_0/design_1_gnd_0_0.dcp' for cell 'design_1_i/gnd_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_or_0_0/design_1_or_0_0.dcp' for cell 'design_1_i/or0'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_or_0_1/design_1_or_0_1.dcp' for cell 'design_1_i/or1'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_or_0_2/design_1_or_0_2.dcp' for cell 'design_1_i/or2'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_or_0_3/design_1_or_0_3.dcp' for cell 'design_1_i/or3'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_or_0_4/design_1_or_0_4.dcp' for cell 'design_1_i/or4'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_vcc_0_0/design_1_vcc_0_0.dcp' for cell 'design_1_i/vcc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_vcc_0_1/design_1_vcc_0_1.dcp' for cell 'design_1_i/vcc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_xor_0_0/design_1_xor_0_0.dcp' for cell 'design_1_i/xor0'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_xor_0_1/design_1_xor_0_1.dcp' for cell 'design_1_i/xor1'
INFO: [Project 1-454] Reading design checkpoint 'c:/testsap/segment7/segment7.srcs/sources_1/bd/design_1/ip/design_1_xor_0_2/design_1_xor_0_2.dcp' for cell 'design_1_i/xor2'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/testsap/segment7/segment7.srcs/constrs_1/new/segment7.xdc]
Finished Parsing XDC File [C:/testsap/segment7/segment7.srcs/constrs_1/new/segment7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 686.230 ; gain = 335.648
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 699.625 ; gain = 13.395

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1db29ca9e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1242.996 ; gain = 543.371

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1242.996 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1242.996 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1db29ca9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1242.996 ; gain = 556.766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/testsap/segment7/segment7.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/testsap/segment7/segment7.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.996 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17b365396

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1242.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17b365396

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20ac25bce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.569 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20ac25bce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.571 . Memory (MB): peak = 1242.996 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20ac25bce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20ac25bce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.590 . Memory (MB): peak = 1242.996 ; gain = 0.000
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 20d0edfbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.964 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20d0edfbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23f0e2671

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.979 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fc66e053

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.987 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fc66e053

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.987 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 266b64ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000
Ending Placer Task | Checksum: 1a0c18ca0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/testsap/segment7/segment7.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1242.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1242.996 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c342f277 ConstDB: 0 ShapeSum: dd7e9a29 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4ed05ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1347.711 ; gain = 104.715
Post Restoration Checksum: NetGraph: c29abbe1 NumContArr: 32524a09 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f4ed05ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1353.707 ; gain = 110.711

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f4ed05ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1353.707 ; gain = 110.711
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 14fea7ea2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.457 ; gain = 112.461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e354e29b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.457 ; gain = 112.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 0a0ad51d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.496 ; gain = 112.500
Phase 4 Rip-up And Reroute | Checksum: 0a0ad51d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.496 ; gain = 112.500

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 0a0ad51d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.496 ; gain = 112.500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 0a0ad51d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.496 ; gain = 112.500
Phase 6 Post Hold Fix | Checksum: 0a0ad51d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.496 ; gain = 112.500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0052619 %
  Global Horizontal Routing Utilization  = 0.0217335 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 0a0ad51d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.496 ; gain = 112.500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 0a0ad51d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.512 ; gain = 114.516

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a38e6a82

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.512 ; gain = 114.516
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1357.512 ; gain = 114.516

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1357.512 ; gain = 114.516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1357.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/testsap/segment7/segment7.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/testsap/segment7/segment7.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/testsap/segment7/segment7.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar  3 08:30:17 2020...
