module module_0 (
    id_1
);
  input id_1;
  logic id_2 (
      id_1,
      id_1,
      1
  );
endmodule
