0.7
2020.2
Nov  8 2024
22:36:57
D:/Xilinx/Project/experiment_nine/Triggered_SR_sch/Triggered SR.v,1744787992,verilog,,D:/Xilinx/Project/experiment_nine/Triggered_SR_sch/Triggered_SR_sch.srcs/sim_1/new/Triggered_testbench.v,,Triggered_SR;gate_SR_suo_cun_qi,,,,,,,,
D:/Xilinx/Project/experiment_nine/Triggered_SR_sch/Triggered_SR_sch.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/Xilinx/Project/experiment_nine/Triggered_SR_sch/Triggered_SR_sch.srcs/sim_1/new/Triggered_testbench.v,1745406815,verilog,,,,Triggered_testbench,,,,,,,,
