Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 21:05:10 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineALU_timing_summary_routed.rpt -pb PipelineALU_timing_summary_routed.pb -rpx PipelineALU_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: opCode[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: opCode[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: opCode[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FF1_cin_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FF2_cin_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FF3_cin_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.492        0.000                      0                   48        0.200        0.000                      0                   48        2.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.492        0.000                      0                   48        0.200        0.000                      0                   48        2.000        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 FF3_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF4_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.623ns (36.246%)  route 2.855ns (63.754%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 9.277 - 5.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     4.636    clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  FF3_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  FF3_out1_reg[0]/Q
                         net (fo=16, routed)          0.889     6.043    PipelineALU3/Q[0]
    SLICE_X2Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.167 r  PipelineALU3/FF4_out1[2]_i_12/O
                         net (fo=1, routed)           0.000     6.167    PipelineALU3/FF4_out1[2]_i_12_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.594 r  PipelineALU3/FF4_out1_reg[2]_i_6/O[1]
                         net (fo=6, routed)           1.021     7.615    PipelineALU3_n_3
    SLICE_X7Y12          LUT6 (Prop_lut6_I2_O)        0.306     7.921 r  FF4_out1[4]_i_4/O
                         net (fo=1, routed)           0.412     8.333    PipelineALU3/FF4_out1_reg[4]_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I2_O)        0.124     8.457 r  PipelineALU3/FF4_out1[4]_i_2/O
                         net (fo=1, routed)           0.532     8.990    PipelineALU3/FF4_out1[4]_i_2_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.114 r  PipelineALU3/FF4_out1[4]_i_1/O
                         net (fo=1, routed)           0.000     9.114    PipelineALU3_n_11
    SLICE_X7Y12          FDCE                                         r  FF4_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.513     9.277    clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  FF4_out1_reg[4]/C
                         clock pessimism              0.335     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)        0.029     9.606    FF4_out1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 FF3_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF4_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.805ns (40.655%)  route 2.635ns (59.345%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 9.276 - 5.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     4.636    clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  FF3_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  FF3_out1_reg[0]/Q
                         net (fo=16, routed)          0.889     6.043    PipelineALU3/Q[0]
    SLICE_X2Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.167 r  PipelineALU3/FF4_out1[2]_i_12/O
                         net (fo=1, routed)           0.000     6.167    PipelineALU3/FF4_out1[2]_i_12_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.775 f  PipelineALU3/FF4_out1_reg[2]_i_6/O[3]
                         net (fo=4, routed)           1.039     7.814    PipelineALU3_n_1
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.307     8.121 r  FF4_out1[5]_i_4/O
                         net (fo=1, routed)           0.405     8.526    PipelineALU3/FF4_out1_reg[5]_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.650 r  PipelineALU3/FF4_out1[5]_i_2/O
                         net (fo=1, routed)           0.301     8.952    PipelineALU3/FF4_out1[5]_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124     9.076 r  PipelineALU3/FF4_out1[5]_i_1/O
                         net (fo=1, routed)           0.000     9.076    PipelineALU3_n_10
    SLICE_X5Y14          FDCE                                         r  FF4_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.512     9.276    clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  FF4_out1_reg[5]/C
                         clock pessimism              0.335     9.611    
                         clock uncertainty           -0.035     9.576    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.032     9.608    FF4_out1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 FF2_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF3_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.997ns (46.803%)  route 2.270ns (53.196%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.628     4.634    clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  FF2_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456     5.090 r  FF2_out1_reg[0]/Q
                         net (fo=16, routed)          0.883     5.973    FF2_out1[0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.097 r  FF3_out1[2]_i_16/O
                         net (fo=1, routed)           0.000     6.097    FF3_out1[2]_i_16_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.629 r  FF3_out1_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.629    FF3_out1_reg[2]_i_7_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.963 r  FF3_out1_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.790     7.753    PipelineALU2/FF3_out1_reg[7]_2[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.303     8.056 r  PipelineALU2/FF3_out1[5]_i_5/O
                         net (fo=1, routed)           0.432     8.488    PipelineALU2/FF3_out1[5]_i_5_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.612 r  PipelineALU2/FF3_out1[5]_i_2/O
                         net (fo=1, routed)           0.165     8.777    PipelineALU2/FF3_out1[5]_i_2_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  PipelineALU2/FF3_out1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.901    PipelineALU2_n_10
    SLICE_X8Y15          FDCE                                         r  FF3_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.444     9.208    clk_IBUF_BUFG
    SLICE_X8Y15          FDCE                                         r  FF3_out1_reg[5]/C
                         clock pessimism              0.322     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)        0.077     9.572    FF3_out1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 FF2_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF3_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.778ns (42.103%)  route 2.445ns (57.897%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     4.630    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  FF2_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.086 r  FF2_out1_reg[1]/Q
                         net (fo=15, routed)          0.797     5.883    PipelineALU2/Q[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.007 r  PipelineALU2/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.007    PipelineALU2/i__carry_i_3__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.650 r  PipelineALU2/Dout0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.821     7.471    PipelineALU2/Dout0_inferred__2/i__carry_n_4
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.307     7.778 r  PipelineALU2/FF3_out1[3]_i_5/O
                         net (fo=1, routed)           0.528     8.306    PipelineALU2/FF3_out1[3]_i_5_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I4_O)        0.124     8.430 r  PipelineALU2/FF3_out1[3]_i_2/O
                         net (fo=1, routed)           0.299     8.729    PipelineALU2/FF3_out1[3]_i_2_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.853 r  PipelineALU2/FF3_out1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.853    PipelineALU2_n_12
    SLICE_X11Y15         FDCE                                         r  FF3_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445     9.209    clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  FF3_out1_reg[3]/C
                         clock pessimism              0.322     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.029     9.525    FF3_out1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 FF3_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF4_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.623ns (38.061%)  route 2.641ns (61.939%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     4.636    clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  FF3_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  FF3_out1_reg[0]/Q
                         net (fo=16, routed)          0.889     6.043    PipelineALU3/Q[0]
    SLICE_X2Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.167 r  PipelineALU3/FF4_out1[2]_i_12/O
                         net (fo=1, routed)           0.000     6.167    PipelineALU3/FF4_out1[2]_i_12_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.594 r  PipelineALU3/FF4_out1_reg[2]_i_6/O[1]
                         net (fo=6, routed)           1.006     7.600    PipelineALU3/O[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.306     7.906 r  PipelineALU3/Cout_reg_i_12__1/O
                         net (fo=3, routed)           0.325     8.231    PipelineALU3_n_17
    SLICE_X0Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.355 r  FF4_out1[7]_i_3/O
                         net (fo=1, routed)           0.421     8.776    PipelineALU3/FF4_out1_reg[7]_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.900 r  PipelineALU3/FF4_out1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.900    PipelineALU3_n_8
    SLICE_X0Y14          FDCE                                         r  FF4_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.514     9.278    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FF4_out1_reg[7]/C
                         clock pessimism              0.322     9.600    
                         clock uncertainty           -0.035     9.565    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.031     9.596    FF4_out1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 FF2_out2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF3_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 2.015ns (47.240%)  route 2.250ns (52.760%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     4.637    clk_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  FF2_out2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.093 r  FF2_out2_reg[1]/Q
                         net (fo=8, routed)           0.625     5.718    PipelineALU2/Dout0_inferred__4/i__carry__0_0[1]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     5.842 r  PipelineALU2/FF3_out1[2]_i_11/O
                         net (fo=1, routed)           0.000     5.842    PipelineALU2/FF3_out1[2]_i_11_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.392 r  PipelineALU2/FF3_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.392    PipelineALU2/FF3_out1_reg[2]_i_6_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.726 r  PipelineALU2/Cout_reg_i_11__0/O[1]
                         net (fo=2, routed)           0.565     7.291    PipelineALU2/Cout_reg_i_11__0_n_6
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.303     7.594 r  PipelineALU2/Cout_reg_i_12__0/O
                         net (fo=3, routed)           0.616     8.210    PipelineALU2_n_17
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.334 r  FF3_out1[7]_i_3/O
                         net (fo=1, routed)           0.444     8.778    PipelineALU2/FF3_out1_reg[7]_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.902 r  PipelineALU2/FF3_out1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.902    PipelineALU2_n_8
    SLICE_X0Y17          FDCE                                         r  FF3_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.511     9.275    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  FF3_out1_reg[7]/C
                         clock pessimism              0.336     9.611    
                         clock uncertainty           -0.035     9.576    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.029     9.605    FF3_out1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 FF3_out1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF4_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.735ns (41.101%)  route 2.486ns (58.899%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 9.280 - 5.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     4.636    clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  FF3_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.518     5.154 r  FF3_out1_reg[0]/Q
                         net (fo=16, routed)          0.889     6.043    PipelineALU3/Q[0]
    SLICE_X2Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.167 r  PipelineALU3/FF4_out1[2]_i_12/O
                         net (fo=1, routed)           0.000     6.167    PipelineALU3/FF4_out1[2]_i_12_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.711 r  PipelineALU3/FF4_out1_reg[2]_i_6/O[2]
                         net (fo=5, routed)           0.759     7.470    PipelineALU3_n_2
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.301     7.771 r  FF4_out1[3]_i_4/O
                         net (fo=1, routed)           0.417     8.188    PipelineALU3/FF4_out1_reg[3]_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     8.312 r  PipelineALU3/FF4_out1[3]_i_2/O
                         net (fo=1, routed)           0.421     8.733    PipelineALU3/FF4_out1[3]_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  PipelineALU3/FF4_out1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.857    PipelineALU3_n_12
    SLICE_X0Y11          FDCE                                         r  FF4_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.516     9.280    clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  FF4_out1_reg[3]/C
                         clock pessimism              0.322     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.031     9.598    FF4_out1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 FF1_out2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.772ns (42.397%)  route 2.408ns (57.603%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 9.206 - 5.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     4.629    clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  FF1_out2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.147 r  FF1_out2_reg[1]/Q
                         net (fo=8, routed)           0.470     5.617    PipelineALU1/Dout0_inferred__4/i__carry__0_0[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.124     5.741 r  PipelineALU1/FF2_out1[2]_i_11/O
                         net (fo=1, routed)           0.000     5.741    PipelineALU1/FF2_out1[2]_i_11_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.321 r  PipelineALU1/FF2_out1_reg[2]_i_6/O[2]
                         net (fo=5, routed)           0.853     7.174    PipelineALU1_n_2
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.302     7.476 r  FF2_out1[3]_i_4/O
                         net (fo=1, routed)           0.777     8.253    PipelineALU1/data5[0]
    SLICE_X8Y18          LUT5 (Prop_lut5_I2_O)        0.124     8.377 r  PipelineALU1/FF2_out1[3]_i_2/O
                         net (fo=1, routed)           0.307     8.684    PipelineALU1/FF2_out1[3]_i_2_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.808 r  PipelineALU1/FF2_out1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.808    PipelineALU1_n_12
    SLICE_X8Y17          FDCE                                         r  FF2_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.442     9.206    clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  FF2_out1_reg[3]/C
                         clock pessimism              0.322     9.528    
                         clock uncertainty           -0.035     9.493    
    SLICE_X8Y17          FDCE (Setup_fdce_C_D)        0.077     9.570    FF2_out1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.570    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 FF2_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.875ns (45.039%)  route 2.288ns (54.961%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 9.207 - 5.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     4.630    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  FF2_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.086 r  FF2_out1_reg[1]/Q
                         net (fo=15, routed)          0.797     5.883    PipelineALU2/Q[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.007 r  PipelineALU2/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.007    PipelineALU2/i__carry_i_3__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.540 r  PipelineALU2/Dout0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.540    PipelineALU2/Dout0_inferred__2/i__carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.759 r  PipelineALU2/Dout0_inferred__2/i__carry__0/O[0]
                         net (fo=1, routed)           1.036     7.795    PipelineALU2/Dout0_inferred__2/i__carry__0_n_7
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.295     8.090 r  PipelineALU2/FF3_out1[4]_i_5/O
                         net (fo=1, routed)           0.149     8.239    PipelineALU2/FF3_out1[4]_i_5_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I4_O)        0.124     8.363 r  PipelineALU2/FF3_out1[4]_i_2/O
                         net (fo=1, routed)           0.306     8.669    PipelineALU2/FF3_out1[4]_i_2_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  PipelineALU2/FF3_out1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.793    PipelineALU2_n_11
    SLICE_X8Y16          FDCE                                         r  FF3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443     9.207    clk_IBUF_BUFG
    SLICE_X8Y16          FDCE                                         r  FF3_out1_reg[4]/C
                         clock pessimism              0.322     9.529    
                         clock uncertainty           -0.035     9.494    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.077     9.571    FF3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 FF1_out2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.836ns (44.012%)  route 2.336ns (55.988%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 9.267 - 5.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     4.629    clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  FF1_out2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.147 r  FF1_out2_reg[1]/Q
                         net (fo=8, routed)           0.470     5.617    PipelineALU1/Dout0_inferred__4/i__carry__0_0[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.124     5.741 r  PipelineALU1/FF2_out1[2]_i_11/O
                         net (fo=1, routed)           0.000     5.741    PipelineALU1/FF2_out1[2]_i_11_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.381 r  PipelineALU1/FF2_out1_reg[2]_i_6/O[3]
                         net (fo=4, routed)           1.038     7.419    PipelineALU1/O[3]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.306     7.725 r  PipelineALU1/Cout_reg_i_12/O
                         net (fo=3, routed)           0.484     8.209    PipelineALU1_n_17
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.333 r  FF2_out1[7]_i_3/O
                         net (fo=1, routed)           0.343     8.676    PipelineALU1/FF2_out1_reg[7]_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.800 r  PipelineALU1/FF2_out1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.800    PipelineALU1_n_8
    SLICE_X5Y22          FDCE                                         r  FF2_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.503     9.267    clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  FF2_out1_reg[7]/C
                         clock pessimism              0.335     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X5Y22          FDCE (Setup_fdce_C_D)        0.029     9.596    FF2_out1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  0.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FF1_out3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.414    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  FF1_out3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  FF1_out3_reg[5]/Q
                         net (fo=1, routed)           0.115     1.693    FF1_out3[5]
    SLICE_X2Y17          FDCE                                         r  FF2_out2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.858     1.931    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  FF2_out2_reg[5]/C
                         clock pessimism             -0.501     1.430    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.063     1.493    FF2_out2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FF1_out3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.414    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  FF1_out3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  FF1_out3_reg[4]/Q
                         net (fo=1, routed)           0.116     1.694    FF1_out3[4]
    SLICE_X2Y17          FDCE                                         r  FF2_out2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.858     1.931    clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  FF2_out2_reg[4]/C
                         clock pessimism             -0.501     1.430    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.052     1.482    FF2_out2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FF1_out4_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  FF1_out4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  FF1_out4_reg[4]/Q
                         net (fo=1, routed)           0.136     1.694    FF1_out4[4]
    SLICE_X3Y16          FDCE                                         r  FF2_out3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.932    clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  FF2_out3_reg[4]/C
                         clock pessimism             -0.515     1.417    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.051     1.468    FF2_out3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FF1_out4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.418    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  FF1_out4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  FF1_out4_reg[1]/Q
                         net (fo=1, routed)           0.136     1.695    FF1_out4[1]
    SLICE_X1Y13          FDCE                                         r  FF2_out3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.861     1.934    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  FF2_out3_reg[1]/C
                         clock pessimism             -0.516     1.418    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.051     1.469    FF2_out3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FF1_out4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.592     1.419    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  FF1_out4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  FF1_out4_reg[0]/Q
                         net (fo=1, routed)           0.136     1.696    FF1_out4[0]
    SLICE_X1Y12          FDCE                                         r  FF2_out3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     1.935    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  FF2_out3_reg[0]/C
                         clock pessimism             -0.516     1.419    
    SLICE_X1Y12          FDCE (Hold_fdce_C_D)         0.051     1.470    FF2_out3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FF1_out3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.414    clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  FF1_out3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  FF1_out3_reg[6]/Q
                         net (fo=1, routed)           0.170     1.725    FF1_out3[6]
    SLICE_X3Y18          FDCE                                         r  FF2_out2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     1.930    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FF2_out2_reg[6]/C
                         clock pessimism             -0.501     1.429    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.066     1.495    FF2_out2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FF1_out4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.416    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  FF1_out4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.128     1.544 r  FF1_out4_reg[6]/Q
                         net (fo=1, routed)           0.119     1.663    FF1_out4[6]
    SLICE_X0Y17          FDCE                                         r  FF2_out3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.858     1.931    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  FF2_out3_reg[6]/C
                         clock pessimism             -0.515     1.416    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.012     1.428    FF2_out3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FF1_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.246ns (66.881%)  route 0.122ns (33.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.415    clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  FF1_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.148     1.563 r  FF1_out1_reg[4]/Q
                         net (fo=12, routed)          0.122     1.685    PipelineALU1/Q[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.098     1.783 r  PipelineALU1/FF2_out1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    PipelineALU1_n_11
    SLICE_X2Y18          FDCE                                         r  FF2_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     1.930    clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  FF2_out1_reg[4]/C
                         clock pessimism             -0.515     1.415    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.120     1.535    FF2_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FF1_out4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.517%)  route 0.207ns (59.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.416    clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  FF1_out4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  FF1_out4_reg[7]/Q
                         net (fo=1, routed)           0.207     1.764    FF1_out4[7]
    SLICE_X4Y17          FDCE                                         r  FF2_out3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.929    clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  FF2_out3_reg[7]/C
                         clock pessimism             -0.480     1.449    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.059     1.508    FF2_out3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FF1_out3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FF2_out2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.723%)  route 0.205ns (59.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.414    clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  FF1_out3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  FF1_out3_reg[7]/Q
                         net (fo=1, routed)           0.205     1.760    FF1_out3[7]
    SLICE_X3Y18          FDCE                                         r  FF2_out2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     1.930    clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  FF2_out2_reg[7]/C
                         clock pessimism             -0.501     1.429    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.070     1.499    FF2_out2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y22    FF1_cin_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X5Y19    FF1_out1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y19    FF1_out1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y19    FF1_out1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X5Y19    FF1_out1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y18    FF1_out1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y20    FF1_out1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y19    FF1_out1_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y20    FF1_out1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y15   FF3_out1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y16    FF3_out1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y15    FF3_out1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y22    FF1_cin_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y19    FF1_out1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y19    FF1_out1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y19    FF1_out1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y19    FF1_out1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y19    FF1_out1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y19    FF1_out1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y22    FF1_cin_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y22    FF1_cin_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y18    FF1_out1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y18    FF1_out1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y19    FF1_out1_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y19    FF1_out2_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y19    FF1_out2_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y12    FF1_out4_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y16    FF1_out4_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y16    FF1_out4_reg[4]/C



