synapse_mem_0.v,verilog,xil_defaultlib,../../../../test_ODIN.srcs/sources_1/ip/synapse_mem_0/sim/synapse_mem_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
