# Day 07: CPU å®Ÿè£… Part 2 - ãƒ¡ãƒ¢ãƒªã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹

## ğŸ¯ å­¦ç¿’ç›®æ¨™

- ãƒ¡ãƒ¢ãƒªãƒã‚¹ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã®è¨­è¨ˆã¨å®Ÿè£…
- ã‚¹ã‚¿ãƒƒã‚¯æ“ä½œã®è©³ç´°å®Ÿè£…
- ã‚¢ãƒ‰ãƒ¬ã‚¹ç”Ÿæˆãƒ¦ãƒ‹ãƒƒãƒˆã®å®Ÿè£…
- ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—I/Oã®åŸºæœ¬ç†è§£

## ğŸ“š ç†è«–å­¦ç¿’

### ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹ã®ç¨®é¡

**å‘½ä»¤ãƒ•ã‚§ãƒƒãƒ:**
- PCã‹ã‚‰ã®å‘½ä»¤èª­ã¿å‡ºã—
- 1-3ãƒã‚¤ãƒˆã®å¯å¤‰é•·

**ãƒ‡ãƒ¼ã‚¿ã‚¢ã‚¯ã‚»ã‚¹:**
- Load/Storeå‘½ä»¤ã«ã‚ˆã‚‹ãƒ‡ãƒ¼ã‚¿èª­ã¿æ›¸ã
- ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ã«ä¾å­˜

**ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ã‚¯ã‚»ã‚¹:**
- PUSH/POPæ“ä½œ
- JSR/RTS ã§ã®ã‚¢ãƒ‰ãƒ¬ã‚¹ä¿å­˜ãƒ»å¾©å¸°

**é–“æ¥ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°:**
- JMP ($nnnn)
- (zp,X) / (zp),Y ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°

### ã‚¹ã‚¿ãƒƒã‚¯ã®å‹•ä½œ

**6502ã‚¹ã‚¿ãƒƒã‚¯ã®ç‰¹å¾´:**
- å›ºå®šé ˜åŸŸ: $0100-$01FF
- ãƒ€ã‚¦ãƒ³ãƒ¯ãƒ¼ãƒ‰: é«˜ä½ã‚¢ãƒ‰ãƒ¬ã‚¹ã‹ã‚‰ä½ä½ã‚¢ãƒ‰ãƒ¬ã‚¹ã¸
- 8bitã‚¹ã‚¿ãƒƒã‚¯ãƒã‚¤ãƒ³ã‚¿: $FF â†’ $00

## ğŸ› ï¸ å®Ÿç¿’1: ãƒ¡ãƒ¢ãƒªã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©

```systemverilog
module memory_controller (
    input  logic clk,
    input  logic rst_n,

    // CPUå´ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹
    input  logic [15:0] cpu_addr,
    input  logic [7:0]  cpu_data_out,
    output logic [7:0]  cpu_data_in,
    input  logic        cpu_read,
    input  logic        cpu_write,
    output logic        cpu_ready,

    // å¤–éƒ¨ãƒ¡ãƒ¢ãƒªã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹
    output logic [15:0] mem_addr,
    output logic [7:0]  mem_data_out,
    input  logic [7:0]  mem_data_in,
    output logic        mem_read,
    output logic        mem_write,
    output logic        mem_enable,

    // ç‰¹æ®Šé ˜åŸŸåˆ¶å¾¡
    output logic        vram_access,
    output logic        rom_access
);

    // ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—åˆ¤å®š
    always_comb begin
        vram_access = (cpu_addr >= 16'hE000) && (cpu_addr <= 16'hE3FF);
        rom_access  = (cpu_addr >= 16'hF000);

        // é€šå¸¸ã®ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹
        mem_addr = cpu_addr;
        mem_data_out = cpu_data_out;
        mem_read = cpu_read && !vram_access && !rom_access;
        mem_write = cpu_write && !vram_access && !rom_access;
        mem_enable = cpu_read || cpu_write;
    end

    // CPUã¸ã®ãƒ‡ãƒ¼ã‚¿è¿”é€
    always_comb begin
        if (rom_access) begin
            cpu_data_in = 8'h00;  // ROMãƒ‡ãƒ¼ã‚¿ (åˆ¥é€”å®Ÿè£…)
        end else if (vram_access) begin
            cpu_data_in = 8'h00;  // VRAMãƒ‡ãƒ¼ã‚¿ (åˆ¥é€”å®Ÿè£…)
        end else begin
            cpu_data_in = mem_data_in;
        end
    end

    // ç°¡æ˜“ãƒ¬ãƒ‡ã‚£åˆ¶å¾¡ (å®Ÿéš›ã¯å¾…æ©Ÿã‚µã‚¤ã‚¯ãƒ«ãŒå¿…è¦ãªå ´åˆ)
    assign cpu_ready = 1'b1;

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’2: ã‚¹ã‚¿ãƒƒã‚¯åˆ¶å¾¡ãƒ¦ãƒ‹ãƒƒãƒˆ

```systemverilog
module stack_controller (
    input  logic clk,
    input  logic rst_n,

    // ã‚¹ã‚¿ãƒƒã‚¯æ“ä½œåˆ¶å¾¡
    input  logic stack_push,
    input  logic stack_pop,
    input  logic [7:0] push_data,
    output logic [7:0] pop_data,

    // ã‚¹ã‚¿ãƒƒã‚¯ãƒã‚¤ãƒ³ã‚¿
    input  logic sp_write,
    input  logic [7:0] sp_data_in,
    output logic [7:0] stack_pointer,

    // ãƒ¡ãƒ¢ãƒªã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹
    output logic [15:0] stack_addr,
    output logic [7:0]  stack_data_out,
    input  logic [7:0]  stack_data_in,
    output logic        stack_read,
    output logic        stack_write
);

    logic [7:0] sp_reg;

    // ã‚¹ã‚¿ãƒƒã‚¯ãƒã‚¤ãƒ³ã‚¿ç®¡ç†
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            sp_reg <= 8'hFF;  // åˆæœŸå€¤ã¯æœ€ä¸Šä½
        end else begin
            if (sp_write) begin
                sp_reg <= sp_data_in;
            end else if (stack_push) begin
                sp_reg <= sp_reg - 1;  // ãƒ—ãƒƒã‚·ãƒ¥å¾Œã«ãƒ‡ã‚¯ãƒªãƒ¡ãƒ³ãƒˆ
            end else if (stack_pop) begin
                sp_reg <= sp_reg + 1;  // ãƒãƒƒãƒ—å‰ã«ã‚¤ãƒ³ã‚¯ãƒªãƒ¡ãƒ³ãƒˆ
            end
        end
    end

    assign stack_pointer = sp_reg;

    // ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒ‰ãƒ¬ã‚¹ç”Ÿæˆ
    always_comb begin
        if (stack_push) begin
            stack_addr = {8'h01, sp_reg};  // ãƒ—ãƒƒã‚·ãƒ¥: ç¾åœ¨ã®SP
            stack_data_out = push_data;
            stack_write = 1'b1;
            stack_read = 1'b0;
        end else if (stack_pop) begin
            stack_addr = {8'h01, sp_reg + 1};  // ãƒãƒƒãƒ—: SP+1
            stack_data_out = 8'h00;
            stack_write = 1'b0;
            stack_read = 1'b1;
        end else begin
            stack_addr = {8'h01, sp_reg};
            stack_data_out = 8'h00;
            stack_write = 1'b0;
            stack_read = 1'b0;
        end
    end

    assign pop_data = stack_data_in;

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’3: ã‚¢ãƒ‰ãƒ¬ã‚¹ç”Ÿæˆãƒ¦ãƒ‹ãƒƒãƒˆ

```systemverilog
module address_generator (
    input  logic [7:0]  opcode,
    input  logic [7:0]  operand1,
    input  logic [7:0]  operand2,
    input  logic [15:0] pc,
    input  logic [7:0]  reg_x,
    input  logic [7:0]  reg_y,

    // é–“æ¥ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ç”¨ãƒ¡ãƒ¢ãƒªèª­ã¿å‡ºã—
    input  logic [7:0]  indirect_data_low,
    input  logic [7:0]  indirect_data_high,

    output logic [15:0] effective_address,
    output logic [15:0] indirect_read_addr,
    output logic        need_indirect_read,
    output logic        page_crossed
);

    logic [15:0] base_addr;
    logic [15:0] indexed_addr;

    always_comb begin
        // ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆå€¤
        effective_address = 16'h0000;
        indirect_read_addr = 16'h0000;
        need_indirect_read = 1'b0;
        page_crossed = 1'b0;

        case (opcode)
            // Immediate - æ¬¡ã®ãƒã‚¤ãƒˆã‚’ç›´æ¥ä½¿ç”¨
            8'hA9, 8'h69: begin
                effective_address = pc + 1;
            end

            // Zero Page
            8'hA5, 8'h85: begin
                effective_address = {8'h00, operand1};
            end

            // Zero Page,X
            8'hB5, 8'h95: begin
                effective_address = {8'h00, operand1 + reg_x};
            end

            // Absolute
            8'hAD, 8'h8D: begin
                effective_address = {operand2, operand1};
            end

            // Absolute,X
            8'hBD, 8'h9D: begin
                base_addr = {operand2, operand1};
                indexed_addr = base_addr + {8'h00, reg_x};
                effective_address = indexed_addr;
                // ãƒšãƒ¼ã‚¸å¢ƒç•Œè¶Šãˆãƒã‚§ãƒƒã‚¯
                page_crossed = (base_addr[15:8] != indexed_addr[15:8]);
            end

            // Absolute,Y
            8'hB9, 8'h99: begin
                base_addr = {operand2, operand1};
                indexed_addr = base_addr + {8'h00, reg_y};
                effective_address = indexed_addr;
                page_crossed = (base_addr[15:8] != indexed_addr[15:8]);
            end

            // (Zero Page,X) - Indexed Indirect
            8'hA1, 8'h81: begin
                indirect_read_addr = {8'h00, operand1 + reg_x};
                need_indirect_read = 1'b1;
                effective_address = {indirect_data_high, indirect_data_low};
            end

            // (Zero Page),Y - Indirect Indexed
            8'hB1, 8'h91: begin
                indirect_read_addr = {8'h00, operand1};
                need_indirect_read = 1'b1;
                base_addr = {indirect_data_high, indirect_data_low};
                indexed_addr = base_addr + {8'h00, reg_y};
                effective_address = indexed_addr;
                page_crossed = (base_addr[15:8] != indexed_addr[15:8]);
            end

            // Indirect (JMP only)
            8'h6C: begin
                indirect_read_addr = {operand2, operand1};
                need_indirect_read = 1'b1;
                effective_address = {indirect_data_high, indirect_data_low};
            end

            default: begin
                effective_address = pc;
            end
        endcase
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’4: JSR/RTS å®Ÿè£…

```systemverilog
module subroutine_controller (
    input  logic clk,
    input  logic rst_n,

    input  logic jsr_execute,  // JSRå‘½ä»¤å®Ÿè¡Œ
    input  logic rts_execute,  // RTSå‘½ä»¤å®Ÿè¡Œ
    input  logic [15:0] jsr_target,
    input  logic [15:0] current_pc,

    // ã‚¹ã‚¿ãƒƒã‚¯åˆ¶å¾¡
    output logic stack_push,
    output logic stack_pop,
    output logic [7:0] push_data,
    input  logic [7:0] pop_data,

    // PCåˆ¶å¾¡
    output logic pc_write,
    output logic [15:0] new_pc,

    // çŠ¶æ…‹
    output logic operation_complete
);

    typedef enum logic [2:0] {
        IDLE,
        JSR_PUSH_HIGH,
        JSR_PUSH_LOW,
        JSR_JUMP,
        RTS_POP_LOW,
        RTS_POP_HIGH,
        RTS_JUMP
    } state_t;

    state_t current_state, next_state;
    logic [15:0] return_address;
    logic [15:0] target_address;

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            current_state <= IDLE;
            return_address <= 16'h0000;
            target_address <= 16'h0000;
        end else begin
            current_state <= next_state;
            if (jsr_execute) begin
                return_address <= current_pc + 2;  // JSRã¯3ãƒã‚¤ãƒˆå‘½ä»¤
                target_address <= jsr_target;
            end
        end
    end

    always_comb begin
        next_state = current_state;
        stack_push = 1'b0;
        stack_pop = 1'b0;
        push_data = 8'h00;
        pc_write = 1'b0;
        new_pc = 16'h0000;
        operation_complete = 1'b0;

        case (current_state)
            IDLE: begin
                if (jsr_execute) begin
                    next_state = JSR_PUSH_HIGH;
                end else if (rts_execute) begin
                    next_state = RTS_POP_LOW;
                end
                operation_complete = 1'b1;
            end

            JSR_PUSH_HIGH: begin
                stack_push = 1'b1;
                push_data = return_address[15:8];  // ä¸Šä½ãƒã‚¤ãƒˆ
                next_state = JSR_PUSH_LOW;
            end

            JSR_PUSH_LOW: begin
                stack_push = 1'b1;
                push_data = return_address[7:0];   // ä¸‹ä½ãƒã‚¤ãƒˆ
                next_state = JSR_JUMP;
            end

            JSR_JUMP: begin
                pc_write = 1'b1;
                new_pc = target_address;
                next_state = IDLE;
            end

            RTS_POP_LOW: begin
                stack_pop = 1'b1;
                next_state = RTS_POP_HIGH;
                return_address[7:0] <= pop_data;
            end

            RTS_POP_HIGH: begin
                stack_pop = 1'b1;
                next_state = RTS_JUMP;
                return_address[15:8] <= pop_data;
            end

            RTS_JUMP: begin
                pc_write = 1'b1;
                new_pc = return_address + 1;  // RTSã¯æˆ»ã‚Šå…ˆ+1
                next_state = IDLE;
            end
        endcase
    end

endmodule
```

## ğŸ“ èª²é¡Œ

### åŸºç¤èª²é¡Œ
1. PHA/PLA (ã‚¹ã‚¿ãƒƒã‚¯ã¸ã®ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ—ãƒƒã‚·ãƒ¥/ãƒãƒƒãƒ—) å®Ÿè£…
2. é–“æ¥ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ã®ãƒšãƒ¼ã‚¸å¢ƒç•Œãƒã‚°å†ç¾
3. ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹å¾…æ©Ÿã‚µã‚¤ã‚¯ãƒ«ã®å®Ÿè£…

### ç™ºå±•èª²é¡Œ
1. DMAã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©ã¨ã®å”èª¿å‹•ä½œ
2. ãƒ¡ãƒ¢ãƒªä¿è­·æ©Ÿèƒ½ã®å®Ÿè£…
3. ã‚­ãƒ£ãƒƒã‚·ãƒ¥ãƒ¡ãƒ¢ãƒªã®åŸºæœ¬è¨­è¨ˆ

## ğŸ“š ä»Šæ—¥å­¦ã‚“ã ã“ã¨

- [ ] ãƒ¡ãƒ¢ãƒªãƒã‚¹ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆ
- [ ] ã‚¹ã‚¿ãƒƒã‚¯æ“ä½œã®è©³ç´°å®Ÿè£…
- [ ] ã‚¢ãƒ‰ãƒ¬ã‚¹ç”Ÿæˆã®è¤‡é›‘ã•
- [ ] JSR/RTSã®çŠ¶æ…‹æ©Ÿæ¢°å®Ÿè£…
- [ ] ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—I/Oã®åŸºæœ¬

## ğŸ¯ æ˜æ—¥ã®äºˆç¿’

Day 08ã§ã¯ CPU ã‚³ã‚¢ã®çµ±åˆã¨ãƒ†ã‚¹ãƒˆã‚’è¡Œã„ã¾ã™:
- å„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®çµåˆ
- å‘½ä»¤å®Ÿè¡Œã‚µã‚¤ã‚¯ãƒ«åˆ¶å¾¡
- åŸºæœ¬ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã§ã®å‹•ä½œç¢ºèª