`timescale 1ns/1ps
module reg4 (d, clk, q);
  input wire clk;
  input wire [3:0] d;
  output reg [3:0] q;
  always @ (posedge clk) begin
    q <= d; 
  end
endmodule