/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module test(en, clk, data_o);
  input clk;
  output data_o;
  input en;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$rs_design_edit.cc:885:execute$449 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$rs_design_edit.cc:885:execute$448 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:2.18-2.20" *)
  wire \$auto$rs_design_edit.cc:1153:execute$451.en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:4.17-4.23" *)
  wire \$auto$rs_design_edit.cc:1153:execute$451.data_o ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$clkbufmap.cc:339:execute$439 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:3.18-3.21" *)
  wire \$auto$rs_design_edit.cc:1153:execute$451.clk ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$data_o ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$en ;
  wire \$iopadmap$en ;
  wire \$iopadmap$data_o ;
  wire \$iopadmap$clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:3.18-3.21" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:3.18-3.21" *)
  wire clk;
  wire \$auto$clkbufmap.cc:339:execute$439 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:4.17-4.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:4.17-4.23" *)
  wire data_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:2.18-2.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:2.18-2.20" *)
  wire en;
  wire \$auto$rs_design_edit.cc:885:execute$448 ;
  wire \$auto$rs_design_edit.cc:885:execute$449 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$test.data_o  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$data_o ),
    .O(\$auto$rs_design_edit.cc:1153:execute$451.data_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$test.en  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$rs_design_edit.cc:885:execute$449 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$451.en ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$clkbufmap.cc:306:execute$437  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$clkbufmap.cc:339:execute$439 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$test.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$rs_design_edit.cc:885:execute$448 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$451.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$clk )
  );
  fabric_test \$auto$rs_design_edit.cc:1151:execute$450  (
    .\$auto$rs_design_edit.cc:885:execute$449 (\$auto$rs_design_edit.cc:885:execute$449 ),
    .\$auto$rs_design_edit.cc:885:execute$448 (\$auto$rs_design_edit.cc:885:execute$448 ),
    .\$auto$clkbufmap.cc:339:execute$439 (\$auto$clkbufmap.cc:339:execute$439 ),
    .\$iopadmap$clk (\$iopadmap$clk ),
    .\$iopadmap$data_o (\$iopadmap$data_o ),
    .\$iopadmap$en (\$iopadmap$en )
  );
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$rs_design_edit.cc:885:execute$449  = \$auto$rs_design_edit.cc:885:execute$449 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$rs_design_edit.cc:885:execute$448  = \$auto$rs_design_edit.cc:885:execute$448 ;
  assign \$auto$clkbufmap.cc:339:execute$439  = \$flatten$auto$rs_design_edit.cc:1153:execute$451.$auto$clkbufmap.cc:339:execute$439 ;
  assign \$iopadmap$clk  = \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$clk ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$data_o  = \$iopadmap$data_o ;
  assign \$iopadmap$en  = \$flatten$auto$rs_design_edit.cc:1153:execute$451.$iopadmap$en ;
  assign \$auto$rs_design_edit.cc:1153:execute$451.clk  = clk;
  assign data_o = \$auto$rs_design_edit.cc:1153:execute$451.data_o ;
  assign \$auto$rs_design_edit.cc:1153:execute$451.en  = en;
endmodule
