<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: bdx_unc_i.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">bdx_unc_i.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">namespace </span>optkit::intel::bdx_unc_i{</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;    <span class="keyword">enum</span> bdx_unc_i : uint64_t {</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNC_I_CACHE_TOTAL_OCCUPANCY = 0x12, <span class="comment">// Accumulates the number of reads and writes that are outstanding in the uncore in each cycle.  This is effectively the sum of the READ_OCCUPANCY and WRITE_OCCUPANCY events.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        UNC_I_CACHE_TOTAL_OCCUPANCY__MASK__BDX_UNC_I_CACHE_TOTAL_OCCUPANCY__ANY = 0x100, <span class="comment">// Total Write Cache Occupancy -- Any Source</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        UNC_I_CACHE_TOTAL_OCCUPANCY__MASK__BDX_UNC_I_CACHE_TOTAL_OCCUPANCY__SOURCE = 0x200, <span class="comment">// Total Write Cache Occupancy -- Select Source</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNC_I_CLOCKTICKS = 0x0, <span class="comment">// Number of clocks in the IRP.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        UNC_I_COHERENT_OPS = 0x13, <span class="comment">// Counts the number of coherency related operations servied by the IRP</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        UNC_I_COHERENT_OPS__MASK__BDX_UNC_I_COHERENT_OPS__CLFLUSH = 0x8000, <span class="comment">// Coherent Ops -- CLFlush</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        UNC_I_COHERENT_OPS__MASK__BDX_UNC_I_COHERENT_OPS__CRD = 0x200, <span class="comment">// Coherent Ops -- CRd</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        UNC_I_COHERENT_OPS__MASK__BDX_UNC_I_COHERENT_OPS__DRD = 0x400, <span class="comment">// Coherent Ops -- DRd</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        UNC_I_COHERENT_OPS__MASK__BDX_UNC_I_COHERENT_OPS__PCIDCAHINT = 0x2000, <span class="comment">// Coherent Ops -- PCIDCAHin5t</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        UNC_I_COHERENT_OPS__MASK__BDX_UNC_I_COHERENT_OPS__PCIRDCUR = 0x100, <span class="comment">// Coherent Ops -- PCIRdCur</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        UNC_I_COHERENT_OPS__MASK__BDX_UNC_I_COHERENT_OPS__PCITOM = 0x1000, <span class="comment">// Coherent Ops -- PCIItoM</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        UNC_I_COHERENT_OPS__MASK__BDX_UNC_I_COHERENT_OPS__RFO = 0x800, <span class="comment">// Coherent Ops -- RFO</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        UNC_I_COHERENT_OPS__MASK__BDX_UNC_I_COHERENT_OPS__WBMTOI = 0x4000, <span class="comment">// Coherent Ops -- WbMtoI</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        UNC_I_MISC0 = 0x14, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        UNC_I_MISC0__MASK__BDX_UNC_I_MISC0__2ND_ATOMIC_INSERT = 0x1000, <span class="comment">// Misc Events - Set 0 -- Cache Inserts of Atomic Transactions as Secondary</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        UNC_I_MISC0__MASK__BDX_UNC_I_MISC0__2ND_RD_INSERT = 0x400, <span class="comment">// Misc Events - Set 0 -- Cache Inserts of Read Transactions as Secondary</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        UNC_I_MISC0__MASK__BDX_UNC_I_MISC0__2ND_WR_INSERT = 0x800, <span class="comment">// Misc Events - Set 0 -- Cache Inserts of Write Transactions as Secondary</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UNC_I_MISC0__MASK__BDX_UNC_I_MISC0__FAST_REJ = 0x200, <span class="comment">// Misc Events - Set 0 -- Fastpath Rejects</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        UNC_I_MISC0__MASK__BDX_UNC_I_MISC0__FAST_REQ = 0x100, <span class="comment">// Misc Events - Set 0 -- Fastpath Requests</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        UNC_I_MISC0__MASK__BDX_UNC_I_MISC0__FAST_XFER = 0x2000, <span class="comment">// Misc Events - Set 0 -- Fastpath Transfers From Primary to Secondary</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        UNC_I_MISC0__MASK__BDX_UNC_I_MISC0__PF_ACK_HINT = 0x4000, <span class="comment">// Misc Events - Set 0 -- Prefetch Ack Hints From Primary to Secondary</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        UNC_I_MISC0__MASK__BDX_UNC_I_MISC0__PF_TIMEOUT = 0x8000, <span class="comment">// Misc Events - Set 0 -- Prefetch TimeOut</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        UNC_I_MISC1 = 0x15, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        UNC_I_MISC1__MASK__BDX_UNC_I_MISC1__DATA_THROTTLE = 0x8000, <span class="comment">// Misc Events - Set 1 -- Data Throttled</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        UNC_I_MISC1__MASK__BDX_UNC_I_MISC1__LOST_FWD = 0x1000, <span class="comment">// Misc Events - Set 1 --</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        UNC_I_MISC1__MASK__BDX_UNC_I_MISC1__SEC_RCVD_INVLD = 0x2000, <span class="comment">// Misc Events - Set 1 -- Received Invalid</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        UNC_I_MISC1__MASK__BDX_UNC_I_MISC1__SEC_RCVD_VLD = 0x4000, <span class="comment">// Misc Events - Set 1 -- Received Valid</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        UNC_I_MISC1__MASK__BDX_UNC_I_MISC1__SLOW_I = 0x100, <span class="comment">// Misc Events - Set 1 -- Slow Transfer of I Line</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        UNC_I_MISC1__MASK__BDX_UNC_I_MISC1__SLOW_S = 0x200, <span class="comment">// Misc Events - Set 1 -- Slow Transfer of S Line</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        UNC_I_MISC1__MASK__BDX_UNC_I_MISC1__SLOW_E = 0x400, <span class="comment">// Misc Events - Set 1 -- Slow Transfer of E Line</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        UNC_I_MISC1__MASK__BDX_UNC_I_MISC1__SLOW_M = 0x800, <span class="comment">// Misc Events - Set 1 -- Slow Transfer of M Line</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        UNC_I_RXR_AK_INSERTS = 0xa, <span class="comment">// Counts the number of allocations into the AK Ingress.  This queue is where the IRP receives responses from R2PCIe (the ring).</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        UNC_I_RXR_BL_DRS_CYCLES_FULL = 0x4, <span class="comment">// Counts the number of cycles when the BL Ingress is full.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        UNC_I_RXR_BL_DRS_INSERTS = 0x1, <span class="comment">// Counts the number of allocations into the BL Ingress.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        UNC_I_RXR_BL_DRS_OCCUPANCY = 0x7, <span class="comment">// Accumulates the occupancy of the BL Ingress in each cycles.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        UNC_I_RXR_BL_NCB_CYCLES_FULL = 0x5, <span class="comment">// Counts the number of cycles when the BL Ingress is full.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        UNC_I_RXR_BL_NCB_INSERTS = 0x2, <span class="comment">// Counts the number of allocations into the BL Ingress.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        UNC_I_RXR_BL_NCB_OCCUPANCY = 0x8, <span class="comment">// Accumulates the occupancy of the BL Ingress in each cycles.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        UNC_I_RXR_BL_NCS_CYCLES_FULL = 0x6, <span class="comment">// Counts the number of cycles when the BL Ingress is full.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        UNC_I_RXR_BL_NCS_INSERTS = 0x3, <span class="comment">// Counts the number of allocations into the BL Ingress.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        UNC_I_RXR_BL_NCS_OCCUPANCY = 0x9, <span class="comment">// Accumulates the occupancy of the BL Ingress in each cycles.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        UNC_I_SNOOP_RESP = 0x17, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        UNC_I_SNOOP_RESP__MASK__BDX_UNC_I_SNOOP_RESP__HIT_ES = 0x400, <span class="comment">// Snoop Responses -- Hit E or S</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        UNC_I_SNOOP_RESP__MASK__BDX_UNC_I_SNOOP_RESP__HIT_I = 0x200, <span class="comment">// Snoop Responses -- Hit I</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        UNC_I_SNOOP_RESP__MASK__BDX_UNC_I_SNOOP_RESP__HIT_M = 0x800, <span class="comment">// Snoop Responses -- Hit M</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        UNC_I_SNOOP_RESP__MASK__BDX_UNC_I_SNOOP_RESP__MISS = 0x100, <span class="comment">// Snoop Responses -- Miss</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        UNC_I_SNOOP_RESP__MASK__BDX_UNC_I_SNOOP_RESP__SNPCODE = 0x1000, <span class="comment">// Snoop Responses -- SnpCode</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        UNC_I_SNOOP_RESP__MASK__BDX_UNC_I_SNOOP_RESP__SNPDATA = 0x2000, <span class="comment">// Snoop Responses -- SnpData</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        UNC_I_SNOOP_RESP__MASK__BDX_UNC_I_SNOOP_RESP__SNPINV = 0x4000, <span class="comment">// Snoop Responses -- SnpInv</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        UNC_I_TRANSACTIONS = 0x16, <span class="comment">// Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        UNC_I_TRANSACTIONS__MASK__BDX_UNC_I_TRANSACTIONS__ATOMIC = 0x1000, <span class="comment">// Inbound Transaction Count -- Atomic</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        UNC_I_TRANSACTIONS__MASK__BDX_UNC_I_TRANSACTIONS__ORDERINGQ = 0x4000, <span class="comment">// Inbound Transaction Count -- Select Source via IRP orderingQ register</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        UNC_I_TRANSACTIONS__MASK__BDX_UNC_I_TRANSACTIONS__OTHER = 0x2000, <span class="comment">// Inbound Transaction Count -- Other</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        UNC_I_TRANSACTIONS__MASK__BDX_UNC_I_TRANSACTIONS__RD_PREF = 0x400, <span class="comment">// Inbound Transaction Count -- Read Prefetches</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        UNC_I_TRANSACTIONS__MASK__BDX_UNC_I_TRANSACTIONS__READS = 0x100, <span class="comment">// Inbound Transaction Count -- Reads</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UNC_I_TRANSACTIONS__MASK__BDX_UNC_I_TRANSACTIONS__WRITES = 0x200, <span class="comment">// Inbound Transaction Count -- Writes</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UNC_I_TRANSACTIONS__MASK__BDX_UNC_I_TRANSACTIONS__WR_PREF = 0x800, <span class="comment">// Inbound Transaction Count -- Write Prefetches</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        UNC_I_TXR_AD_STALL_CREDIT_CYCLES = 0x18, <span class="comment">// Counts the number times when it is not possible to issue a request to the R2PCIe because there are no AD Egress Credits available.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        UNC_I_TXR_BL_STALL_CREDIT_CYCLES = 0x19, <span class="comment">// Counts the number times when it is not possible to issue data to the R2PCIe because there are no BL Egress Credits available.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        UNC_I_TXR_DATA_INSERTS_NCB = 0xe, <span class="comment">// Counts the number of requests issued to the switch (towards the devices).</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        UNC_I_TXR_DATA_INSERTS_NCS = 0xf, <span class="comment">// Counts the number of requests issued to the switch (towards the devices).</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        UNC_I_TXR_REQUEST_OCCUPANCY = 0xd, <span class="comment">// Accumultes the number of outstanding outbound requests from the IRP to the switch (towards the devices).  This can be used in conjuection with the allocations event in order to calculate average latency of outbound requests.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    };</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;};</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">namespace </span>bdx_unc_i = optkit::intel::bdx_unc_i;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
