/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z ? celloutsig_1_0z : in_data[155];
  assign celloutsig_1_12z = celloutsig_1_10z ? in_data[163] : celloutsig_1_6z[14];
  assign celloutsig_1_2z = !(in_data[138] ? in_data[161] : celloutsig_1_0z);
  assign celloutsig_1_8z = !(celloutsig_1_7z[16] ? celloutsig_1_6z[8] : celloutsig_1_6z[1]);
  assign celloutsig_1_14z = !(celloutsig_1_12z ? celloutsig_1_11z[0] : in_data[135]);
  assign celloutsig_0_0z = ~(in_data[74] | in_data[60]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z | in_data[62]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_4z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z | celloutsig_1_4z);
  assign celloutsig_1_10z = ~(celloutsig_1_7z[7] | celloutsig_1_1z);
  assign celloutsig_0_2z = ~((in_data[8] | celloutsig_0_1z) & (in_data[17] | celloutsig_0_0z));
  assign celloutsig_0_3z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_1_4z = celloutsig_1_2z ^ celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_7z[4] ^ celloutsig_1_12z;
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_8z } / { 1'h1, in_data[169:168], celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_7z[6:2] / { 1'h1, celloutsig_1_7z[13:12], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[152:149] === in_data[120:117];
  assign celloutsig_0_1z = in_data[90:86] && in_data[82:78];
  assign celloutsig_1_3z = { in_data[139:135], celloutsig_1_2z } || { in_data[134:131], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_6z[8:1], celloutsig_1_1z, celloutsig_1_4z } < { in_data[178:171], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_11z = - celloutsig_1_6z[13:11];
  assign celloutsig_0_8z = { celloutsig_0_7z[5:4], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z } | in_data[38:32];
  assign celloutsig_0_5z = | { in_data[14:3], celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_6z[14:3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } << { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_6z = { in_data[129:125], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } <<< { in_data[165:157], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_11z[2:1], celloutsig_1_14z } <<< celloutsig_1_9z[3:1];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_7z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { in_data[61:60], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign { out_data[130:128], out_data[99:96], out_data[37:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
