// Seed: 1895566389
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output wand id_2
);
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wand  id_3,
    input  tri0  id_4
);
  logic id_6;
  logic id_7;
  genvar id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_0  = 32'd23,
    parameter id_12 = 32'd18
) (
    input supply1 _id_0,
    output uwire id_1,
    output supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    output tri id_5,
    output uwire id_6,
    output wand id_7,
    output tri0 id_8,
    output tri0 id_9,
    output supply0 id_10,
    input wor id_11,
    input tri0 _id_12,
    output tri id_13
);
  wire [id_0 : id_12  !=  -1 'd0] id_15;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_8
  );
endmodule
