0.6
2018.2
Jun 14 2018
20:41:02
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sim_1/new/control_memory_256_28bit_tb.vhd,1553786632,vhdl,,,,control_memory_256_28bit_tb,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sim_1/new/decoder_4to16_tb.vhd,1553863271,vhdl,,,,decoder_4to16_tb,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sim_1/new/mem_512_16bit_tb.vhd,1553785470,vhdl,,,,memory_512_16bit_tb,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/new/control_memory_256_28bit.vhd,1553785016,vhdl,,,,control_memory_256_28bit,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/new/decoder_4to16.vhd,1553862457,vhdl,,,,decoder_4to16,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/new/memory_512_16bit.vhd,1553783017,vhdl,,,,memory_512_16bit,,,,,,,,
