{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603728082111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603728082118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 11:01:21 2020 " "Processing started: Mon Oct 26 11:01:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603728082118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728082118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msx_UAReloaded -c msx_UAReloaded " "Command: quartus_map --read_settings_files=on --write_settings_files=off msx_UAReloaded -c msx_UAReloaded" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728082119 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728082753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603728082789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603728082789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vga_to_greyscale.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vga_to_greyscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_to_greyscale " "Found entity 1: vga_to_greyscale" {  } { { "../../src/video/vga_to_greyscale.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga_to_greyscale.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728093546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728093546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-uareloaded/uareloaded_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-uareloaded/uareloaded_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAReloaded_top-behavior " "Found design unit 1: UAReloaded_top-behavior" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094029 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAReloaded_top " "Found entity 1: UAReloaded_top" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/dac_dsm2v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/dac_dsm2v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_dsm2v-beh1 " "Found design unit 1: dac_dsm2v-beh1" {  } { { "../../src/audio/dac_dsm2v.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac_dsm2v.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094032 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_dsm2v " "Found entity 1: dac_dsm2v" {  } { { "../../src/audio/dac_dsm2v.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac_dsm2v.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/mixers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/mixers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixers-Behavioral " "Found design unit 1: mixers-Behavioral" {  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094034 ""} { "Info" "ISGN_ENTITY_NAME" "1 mixers " "Found entity 1: mixers" {  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transmitter-rtl " "Found design unit 1: i2s_transmitter-rtl" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094036 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmitter " "Found entity 1: i2s_transmitter" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/midiintf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/midiintf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 midiIntf-rtl " "Found design unit 1: midiIntf-rtl" {  } { { "../../src/peripheral/midiIntf.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094039 ""} { "Info" "ISGN_ENTITY_NAME" "1 midiIntf " "Found entity 1: midiIntf" {  } { { "../../src/peripheral/midiIntf.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094039 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/syn-UAReloaded/pll2.vhd " "Can't analyze file -- file ../../src/syn-UAReloaded/pll2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603728094042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/msx_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/msx_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msx_pack " "Found design unit 1: msx_pack" {  } { { "../../src/msx_pack.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx_pack.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/msx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/msx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msx-Behavior " "Found design unit 1: msx-Behavior" {  } { { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094048 ""} { "Info" "ISGN_ENTITY_NAME" "1 msx " "Found entity 1: msx" {  } { { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clocks-rtl " "Found design unit 1: clocks-rtl" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094050 ""} { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80a-rtl " "Found design unit 1: T80a-rtl" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094053 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80a " "Found entity 1: T80a" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../../src/cpu/t80_reg.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094055 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../../src/cpu/t80_reg.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../../src/cpu/t80_pack.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../../src/cpu/t80_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094063 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../../src/cpu/t80_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../../src/cpu/t80_alu.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_alu.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094066 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../../src/cpu/t80_alu.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_alu.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094070 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/rom/ipl_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/rom/ipl_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ipl_rom-rtl " "Found design unit 1: ipl_rom-rtl" {  } { { "../../src/rom/ipl_rom.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/rom/ipl_rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094076 ""} { "Info" "ISGN_ENTITY_NAME" "1 ipl_rom " "Found entity 1: ipl_rom" {  } { { "../../src/rom/ipl_rom.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/rom/ipl_rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/spram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/spram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-rtl " "Found design unit 1: spram-rtl" {  } { { "../../src/ram/spram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/spram.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094078 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "../../src/ram/spram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/spram.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-rtl " "Found design unit 1: dpram-rtl" {  } { { "../../src/ram/dpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094081 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "../../src/ram/dpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/ssdram256mb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/ssdram256mb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssdram256Mb-Behavior " "Found design unit 1: ssdram256Mb-Behavior" {  } { { "../../src/ram/ssdram256Mb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssdram256Mb " "Found entity 1: ssdram256Mb" {  } { { "../../src/ram/ssdram256Mb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/ym2149.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/ym2149.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YM2149-RTL " "Found design unit 1: YM2149-RTL" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094086 ""} { "Info" "ISGN_ENTITY_NAME" "1 YM2149 " "Found entity 1: YM2149" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "../../src/audio/dac.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094088 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../../src/audio/dac.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_core-struct " "Found design unit 1: vdp18_core-struct" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094091 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_core " "Found entity 1: vdp18_core" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_pack " "Found design unit 1: vdp18_pack" {  } { { "../../src/video/vdp18/vdp18_pack-p.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094094 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vdp18_pack-body " "Found design unit 2: vdp18_pack-body" {  } { { "../../src/video/vdp18/vdp18_pack-p.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_sprite-rtl " "Found design unit 1: vdp18_sprite-rtl" {  } { { "../../src/video/vdp18/vdp18_sprite.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094096 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_sprite " "Found entity 1: vdp18_sprite" {  } { { "../../src/video/vdp18/vdp18_sprite.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_pattern-rtl " "Found design unit 1: vdp18_pattern-rtl" {  } { { "../../src/video/vdp18/vdp18_pattern.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094099 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_pattern " "Found entity 1: vdp18_pattern" {  } { { "../../src/video/vdp18/vdp18_pattern.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_hor_vert-rtl " "Found design unit 1: vdp18_hor_vert-rtl" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094101 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_hor_vert " "Found entity 1: vdp18_hor_vert" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_ctrl-rtl " "Found design unit 1: vdp18_ctrl-rtl" {  } { { "../../src/video/vdp18/vdp18_ctrl.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094103 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_ctrl " "Found entity 1: vdp18_ctrl" {  } { { "../../src/video/vdp18/vdp18_ctrl.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_cpuio-rtl " "Found design unit 1: vdp18_cpuio-rtl" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094106 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_cpuio " "Found entity 1: vdp18_cpuio" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_col_mux-rtl " "Found design unit 1: vdp18_col_mux-rtl" {  } { { "../../src/video/vdp18/vdp18_col_mux.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094108 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_col_mux " "Found entity 1: vdp18_col_mux" {  } { { "../../src/video/vdp18/vdp18_col_mux.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_clk_gen-rtl " "Found design unit 1: vdp18_clk_gen-rtl" {  } { { "../../src/video/vdp18/vdp18_clk_gen.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094111 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_clk_gen " "Found entity 1: vdp18_clk_gen" {  } { { "../../src/video/vdp18/vdp18_clk_gen.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_addr_mux-rtl " "Found design unit 1: vdp18_addr_mux-rtl" {  } { { "../../src/video/vdp18/vdp18_addr_mux.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094114 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_addr_mux " "Found entity 1: vdp18_addr_mux" {  } { { "../../src/video/vdp18/vdp18_addr_mux.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp18_palette-Memory " "Found design unit 1: vdp18_palette-Memory" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094116 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp18_palette " "Found entity 1: vdp18_palette" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/dblscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/dblscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dblscan-rtl " "Found design unit 1: dblscan-rtl" {  } { { "../../src/video/dblscan.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094118 ""} { "Info" "ISGN_ENTITY_NAME" "1 dblscan " "Found entity 1: dblscan" {  } { { "../../src/video/dblscan.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-rtl " "Found design unit 1: vga-rtl" {  } { { "../../src/video/vga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094120 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../src/video/vga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framebuffer-SYN " "Found design unit 1: framebuffer-SYN" {  } { { "../../src/video/framebuffer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/framebuffer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094123 ""} { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "../../src/video/framebuffer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/framebuffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serializer_generic-SYN " "Found design unit 1: serializer_generic-SYN" {  } { { "../../src/hdmi2/serializer_generic.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094125 ""} { "Info" "ISGN_ENTITY_NAME" "1 serializer_generic " "Found entity 1: serializer_generic" {  } { { "../../src/hdmi2/serializer_generic.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_delay_line-rtl " "Found design unit 1: hdmi_delay_line-rtl" {  } { { "../../src/hdmi2/hdmidelay.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094127 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_delay_line " "Found entity 1: hdmi_delay_line" {  } { { "../../src/hdmi2/hdmidelay.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmidataencoder " "Found entity 1: hdmidataencoder" {  } { { "../../src/hdmi2/hdmidataencoder.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_out_altera-Behavioral " "Found design unit 1: hdmi_out_altera-Behavioral" {  } { { "../../src/hdmi2/hdmi_out_altera.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094132 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_out_altera " "Found entity 1: hdmi_out_altera" {  } { { "../../src/hdmi2/hdmi_out_altera.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi-rtl " "Found design unit 1: hdmi-rtl" {  } { { "../../src/hdmi2/hdmi.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094135 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "../../src/hdmi2/hdmi.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "../../src/hdmi2/encoder.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/encoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094137 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../../src/hdmi2/encoder.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/encoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddio_out1-SYN " "Found design unit 1: altddio_out1-SYN" {  } { { "../../src/hdmi2/altddio_out1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094139 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddio_out1 " "Found entity 1: altddio_out1" {  } { { "../../src/hdmi2/altddio_out1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/shared/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/shared/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../../src/shared/debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/debounce.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094141 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../src/shared/debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/shared/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/shared/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-Behavioral " "Found design unit 1: fifo-Behavioral" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094143 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryctl-Behavior " "Found design unit 1: memoryctl-Behavior" {  } { { "../../src/peripheral/memoryctl.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094146 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryctl " "Found entity 1: memoryctl" {  } { { "../../src/peripheral/memoryctl.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-Behavior " "Found design unit 1: Keyboard-Behavior" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094148 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/keymap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/keymap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keymap-RTL " "Found design unit 1: keymap-RTL" {  } { { "../../src/peripheral/keymap.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keymap.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094150 ""} { "Info" "ISGN_ENTITY_NAME" "1 keymap " "Found entity 1: keymap" {  } { { "../../src/peripheral/keymap.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keymap.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "../../src/peripheral/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "../../src/peripheral/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/pio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIO-Behavior " "Found design unit 1: PIO-Behavior" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094155 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIO " "Found entity 1: PIO" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-rtl " "Found design unit 1: spi-rtl" {  } { { "../../src/peripheral/spi.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094157 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../../src/peripheral/spi.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/swioports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/swioports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 swioports-Behavior " "Found design unit 1: swioports-Behavior" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094160 ""} { "Info" "ISGN_ENTITY_NAME" "1 swioports " "Found entity 1: swioports" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_slot-rtl " "Found design unit 1: exp_slot-rtl" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094162 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp_slot " "Found entity 1: exp_slot" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/romnextor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/romnextor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romnextor-Behavior " "Found design unit 1: romnextor-Behavior" {  } { { "../../src/peripheral/romnextor.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/romnextor.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094164 ""} { "Info" "ISGN_ENTITY_NAME" "1 romnextor " "Found entity 1: romnextor" {  } { { "../../src/peripheral/romnextor.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/romnextor.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 escci-Behavior " "Found design unit 1: escci-Behavior" {  } { { "../../src/peripheral/escci/escci.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094167 ""} { "Info" "ISGN_ENTITY_NAME" "1 escci " "Found entity 1: escci" {  } { { "../../src/peripheral/escci/escci.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scc_wave_mul-rtl " "Found design unit 1: scc_wave_mul-rtl" {  } { { "../../src/peripheral/escci/scc_wave.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094169 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 scc_wave-Behavior " "Found design unit 2: scc_wave-Behavior" {  } { { "../../src/peripheral/escci/scc_wave.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094169 ""} { "Info" "ISGN_ENTITY_NAME" "1 scc_wave_mul " "Found entity 1: scc_wave_mul" {  } { { "../../src/peripheral/escci/scc_wave.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094169 ""} { "Info" "ISGN_ENTITY_NAME" "2 scc_wave " "Found entity 2: scc_wave" {  } { { "../../src/peripheral/escci/scc_wave.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jt51_wrapper-rtl " "Found design unit 1: jt51_wrapper-rtl" {  } { { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094172 ""} { "Info" "ISGN_ENTITY_NAME" "1 jt51_wrapper " "Found entity 1: jt51_wrapper" {  } { { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_timers " "Found entity 1: jt51_timers" {  } { { "../../src/audio/jt51/jt51_timers.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094175 ""} { "Info" "ISGN_ENTITY_NAME" "2 jt51_timer " "Found entity 2: jt51_timer" {  } { { "../../src/audio/jt51/jt51_timers.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_sh " "Found entity 1: jt51_sh" {  } { { "../../src/audio/jt51/jt51_sh.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_reg " "Found entity 1: jt51_reg" {  } { { "../../src/audio/jt51/jt51_reg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_pm " "Found entity 1: jt51_pm" {  } { { "../../src/audio/jt51/jt51_pm.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_phrom " "Found entity 1: jt51_phrom" {  } { { "../../src/audio/jt51/jt51_phrom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_phinc_rom " "Found entity 1: jt51_phinc_rom" {  } { { "../../src/audio/jt51/jt51_phinc_rom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_pg " "Found entity 1: jt51_pg" {  } { { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094196 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jt51_op.v(130) " "Verilog HDL warning at jt51_op.v(130): extended using \"x\" or \"z\"" {  } { { "../../src/audio/jt51/jt51_op.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603728094198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jt51_op.v(196) " "Verilog HDL warning at jt51_op.v(196): extended using \"x\" or \"z\"" {  } { { "../../src/audio/jt51/jt51_op.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 196 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603728094198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jt51_op.v(262) " "Verilog HDL warning at jt51_op.v(262): extended using \"x\" or \"z\"" {  } { { "../../src/audio/jt51/jt51_op.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603728094198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jt51_op.v(263) " "Verilog HDL warning at jt51_op.v(263): extended using \"x\" or \"z\"" {  } { { "../../src/audio/jt51/jt51_op.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603728094198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_op " "Found entity 1: jt51_op" {  } { { "../../src/audio/jt51/jt51_op.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_noise_lfsr " "Found entity 1: jt51_noise_lfsr" {  } { { "../../src/audio/jt51/jt51_noise_lfsr.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_noise " "Found entity 1: jt51_noise" {  } { { "../../src/audio/jt51/jt51_noise.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jt51_mod.v(53) " "Verilog HDL warning at jt51_mod.v(53): extended using \"x\" or \"z\"" {  } { { "../../src/audio/jt51/jt51_mod.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603728094206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_mod " "Found entity 1: jt51_mod" {  } { { "../../src/audio/jt51/jt51_mod.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_mmr " "Found entity 1: jt51_mmr" {  } { { "../../src/audio/jt51/jt51_mmr.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_lin2exp " "Found entity 1: jt51_lin2exp" {  } { { "../../src/audio/jt51/jt51_lin2exp.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_lfo_lfsr " "Found entity 1: jt51_lfo_lfsr" {  } { { "../../src/audio/jt51/jt51_lfo_lfsr.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_lfo " "Found entity 1: jt51_lfo" {  } { { "../../src/audio/jt51/jt51_lfo.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_kon " "Found entity 1: jt51_kon" {  } { { "../../src/audio/jt51/jt51_kon.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_exprom " "Found entity 1: jt51_exprom" {  } { { "../../src/audio/jt51/jt51_exprom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_exp2lin " "Found entity 1: jt51_exp2lin" {  } { { "../../src/audio/jt51/jt51_exp2lin.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_eg " "Found entity 1: jt51_eg" {  } { { "../../src/audio/jt51/jt51_eg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_acc " "Found entity 1: jt51_acc" {  } { { "../../src/audio/jt51/jt51_acc.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51 " "Found entity 1: jt51" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/opll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/opll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPLL-rtl " "Found design unit 1: OPLL-rtl" {  } { { "../../src/audio/vm2413/OPLL.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094233 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPLL " "Found entity 1: OPLL" {  } { { "../../src/audio/vm2413/OPLL.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/voicerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/voicerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VoiceRom-RTL " "Found design unit 1: VoiceRom-RTL" {  } { { "../../src/audio/vm2413/VoiceRom.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceRom.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094235 ""} { "Info" "ISGN_ENTITY_NAME" "1 VoiceRom " "Found entity 1: VoiceRom" {  } { { "../../src/audio/vm2413/VoiceRom.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceRom.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/voicememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/voicememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VoiceMemory-RTL " "Found design unit 1: VoiceMemory-RTL" {  } { { "../../src/audio/vm2413/VoiceMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094237 ""} { "Info" "ISGN_ENTITY_NAME" "1 VoiceMemory " "Found entity 1: VoiceMemory" {  } { { "../../src/audio/vm2413/VoiceMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VM2413 " "Found design unit 1: VM2413" {  } { { "../../src/audio/vm2413/vm2413.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094240 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VM2413-body " "Found design unit 2: VM2413-body" {  } { { "../../src/audio/vm2413/vm2413.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/summixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/summixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumMixer-RTL " "Found design unit 1: SumMixer-RTL" {  } { { "../../src/audio/vm2413/SumMixer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094242 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumMixer " "Found entity 1: SumMixer" {  } { { "../../src/audio/vm2413/SumMixer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/slotcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/slotcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlotCounter-rtl " "Found design unit 1: SlotCounter-rtl" {  } { { "../../src/audio/vm2413/SlotCounter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094244 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlotCounter " "Found entity 1: SlotCounter" {  } { { "../../src/audio/vm2413/SlotCounter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/sinetable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/sinetable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinetable-rtl " "Found design unit 1: sinetable-rtl" {  } { { "../../src/audio/vm2413/SineTable.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094246 ""} { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "../../src/audio/vm2413/SineTable.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094246 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../src/audio/vm2413/RegisterMemory.vhd(60) " "Unrecognized synthesis attribute \"ram_style\" at ../../src/audio/vm2413/RegisterMemory.vhd(60)" {  } { { "../../src/audio/vm2413/RegisterMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd" 60 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/registermemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/registermemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registermemory-rtl " "Found design unit 1: registermemory-rtl" {  } { { "../../src/audio/vm2413/RegisterMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094249 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterMemory " "Found entity 1: RegisterMemory" {  } { { "../../src/audio/vm2413/RegisterMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/phasememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/phasememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseMemory-RTL " "Found design unit 1: PhaseMemory-RTL" {  } { { "../../src/audio/vm2413/PhaseMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094251 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseMemory " "Found entity 1: PhaseMemory" {  } { { "../../src/audio/vm2413/PhaseMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/phasegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/phasegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseGenerator-RTL " "Found design unit 1: PhaseGenerator-RTL" {  } { { "../../src/audio/vm2413/PhaseGenerator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094253 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseGenerator " "Found entity 1: PhaseGenerator" {  } { { "../../src/audio/vm2413/PhaseGenerator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094253 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../src/audio/vm2413/OutputMemory.vhd(58) " "Unrecognized synthesis attribute \"ram_style\" at ../../src/audio/vm2413/OutputMemory.vhd(58)" {  } { { "../../src/audio/vm2413/OutputMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd" 58 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/outputmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/outputmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputMemory-RTL " "Found design unit 1: OutputMemory-RTL" {  } { { "../../src/audio/vm2413/OutputMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094256 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputMemory " "Found entity 1: OutputMemory" {  } { { "../../src/audio/vm2413/OutputMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/outputgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/outputgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputGenerator-RTL " "Found design unit 1: OutputGenerator-RTL" {  } { { "../../src/audio/vm2413/OutputGenerator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094258 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputGenerator " "Found entity 1: OutputGenerator" {  } { { "../../src/audio/vm2413/OutputGenerator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/operator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/operator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operator-rtl " "Found design unit 1: Operator-rtl" {  } { { "../../src/audio/vm2413/Operator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operator " "Found entity 1: Operator" {  } { { "../../src/audio/vm2413/Operator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/lineartablemul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/lineartablemul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LinearTableMul-rtl " "Found design unit 1: LinearTableMul-rtl" {  } { { "../../src/audio/vm2413/LinearTableMul.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTableMul.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094262 ""} { "Info" "ISGN_ENTITY_NAME" "1 LinearTableMul " "Found entity 1: LinearTableMul" {  } { { "../../src/audio/vm2413/LinearTableMul.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTableMul.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/lineartable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/lineartable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lineartable-rtl " "Found design unit 1: lineartable-rtl" {  } { { "../../src/audio/vm2413/LinearTable.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094265 ""} { "Info" "ISGN_ENTITY_NAME" "1 LinearTable " "Found entity 1: LinearTable" {  } { { "../../src/audio/vm2413/LinearTable.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/interpolatemul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/interpolatemul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterpolateMul-rtl " "Found design unit 1: InterpolateMul-rtl" {  } { { "../../src/audio/vm2413/InterpolateMul.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/InterpolateMul.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094267 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterpolateMul " "Found entity 1: InterpolateMul" {  } { { "../../src/audio/vm2413/InterpolateMul.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/InterpolateMul.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094267 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../src/audio/vm2413/FeedbackMemory.vhd(62) " "Unrecognized synthesis attribute \"ram_style\" at ../../src/audio/vm2413/FeedbackMemory.vhd(62)" {  } { { "../../src/audio/vm2413/FeedbackMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd" 62 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/feedbackmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/feedbackmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FeedbackMemory-RTL " "Found design unit 1: FeedbackMemory-RTL" {  } { { "../../src/audio/vm2413/FeedbackMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094269 ""} { "Info" "ISGN_ENTITY_NAME" "1 FeedbackMemory " "Found entity 1: FeedbackMemory" {  } { { "../../src/audio/vm2413/FeedbackMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094269 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../src/audio/vm2413/EnvelopeMemory.vhd(57) " "Unrecognized synthesis attribute \"ram_style\" at ../../src/audio/vm2413/EnvelopeMemory.vhd(57)" {  } { { "../../src/audio/vm2413/EnvelopeMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd" 57 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/envelopememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/envelopememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EnvelopeMemory-RTL " "Found design unit 1: EnvelopeMemory-RTL" {  } { { "../../src/audio/vm2413/EnvelopeMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094271 ""} { "Info" "ISGN_ENTITY_NAME" "1 EnvelopeMemory " "Found entity 1: EnvelopeMemory" {  } { { "../../src/audio/vm2413/EnvelopeMemory.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/envelopegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/envelopegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EnvelopeGenerator-rtl " "Found design unit 1: EnvelopeGenerator-rtl" {  } { { "../../src/audio/vm2413/EnvelopeGenerator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094274 ""} { "Info" "ISGN_ENTITY_NAME" "1 EnvelopeGenerator " "Found entity 1: EnvelopeGenerator" {  } { { "../../src/audio/vm2413/EnvelopeGenerator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094274 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../src/audio/vm2413/Controller.vhd(112) " "Unrecognized synthesis attribute \"ram_style\" at ../../src/audio/vm2413/Controller.vhd(112)" {  } { { "../../src/audio/vm2413/Controller.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "../../src/audio/vm2413/Controller.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094277 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../src/audio/vm2413/Controller.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/attacktablemul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/attacktablemul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AttackTableMul-rtl " "Found design unit 1: AttackTableMul-rtl" {  } { { "../../src/audio/vm2413/AttackTableMul.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTableMul.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094279 ""} { "Info" "ISGN_ENTITY_NAME" "1 AttackTableMul " "Found entity 1: AttackTableMul" {  } { { "../../src/audio/vm2413/AttackTableMul.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTableMul.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/attacktable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/attacktable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 attacktable-rtl " "Found design unit 1: attacktable-rtl" {  } { { "../../src/audio/vm2413/AttackTable.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094281 ""} { "Info" "ISGN_ENTITY_NAME" "1 AttackTable " "Found entity 1: AttackTable" {  } { { "../../src/audio/vm2413/AttackTable.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-uareloaded/pll1/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-uareloaded/pll1/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "../../src/syn-UAReloaded/pll1/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094284 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "../../src/syn-UAReloaded/pll1/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UAReloaded_top " "Elaborating entity \"UAReloaded_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603728094773 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "joyX_p7_o UAReloaded_top.vhd(121) " "VHDL Signal Declaration warning at UAReloaded_top.vhd(121): used explicit default value for signal \"joyX_p7_o\" because signal was never assigned a value" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 121 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603728094775 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reload_s UAReloaded_top.vhd(142) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(142): object \"reload_s\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094775 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked UAReloaded_top.vhd(154) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(154): object \"locked\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094775 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "audio_l_amp_s UAReloaded_top.vhd(179) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(179): object \"audio_l_amp_s\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094775 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "audio_r_amp_s UAReloaded_top.vhd(180) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(180): object \"audio_r_amp_s\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094775 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_en_s UAReloaded_top.vhd(192) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(192): object \"vga_en_s\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ntsc_pal_s UAReloaded_top.vhd(193) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(193): object \"ntsc_pal_s\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_mreq_n_s UAReloaded_top.vhd(221) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(221): object \"bus_mreq_n_s\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_sltsl1_n_s UAReloaded_top.vhd(222) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(222): object \"bus_sltsl1_n_s\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_sltsl2_n_s UAReloaded_top.vhd(223) " "Verilog HDL or VHDL warning at UAReloaded_top.vhd(223): object \"bus_sltsl2_n_s\" assigned a value but never read" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_grey UAReloaded_top.vhd(714) " "VHDL Process Statement warning at UAReloaded_top.vhd(714): signal \"vga_grey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 714 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_r_s UAReloaded_top.vhd(716) " "VHDL Process Statement warning at UAReloaded_top.vhd(716): signal \"rgb_r_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 716 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_g_s UAReloaded_top.vhd(717) " "VHDL Process Statement warning at UAReloaded_top.vhd(717): signal \"rgb_g_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_b_s UAReloaded_top.vhd(718) " "VHDL Process Statement warning at UAReloaded_top.vhd(718): signal \"rgb_b_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_grey UAReloaded_top.vhd(720) " "VHDL Process Statement warning at UAReloaded_top.vhd(720): signal \"y_grey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_grey UAReloaded_top.vhd(721) " "VHDL Process Statement warning at UAReloaded_top.vhd(721): signal \"y_grey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_grey UAReloaded_top.vhd(722) " "VHDL Process Statement warning at UAReloaded_top.vhd(722): signal \"y_grey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 722 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_grey UAReloaded_top.vhd(725) " "VHDL Process Statement warning at UAReloaded_top.vhd(725): signal \"y_grey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 725 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_grey UAReloaded_top.vhd(726) " "VHDL Process Statement warning at UAReloaded_top.vhd(726): signal \"y_grey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 726 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_grey UAReloaded_top.vhd(727) " "VHDL Process Statement warning at UAReloaded_top.vhd(727): signal \"y_grey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_grey UAReloaded_top.vhd(730) " "VHDL Process Statement warning at UAReloaded_top.vhd(730): signal \"y_grey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728094776 "|UAReloaded_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll_1 " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll_1\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "pll_1" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll_1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:pll_1\|altpll:altpll_component\"" {  } { { "../../src/syn-UAReloaded/pll1/pll1.vhd" "altpll_component" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll_1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:pll_1\|altpll:altpll_component\"" {  } { { "../../src/syn-UAReloaded/pll1/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll_1\|altpll:altpll_component " "Instantiated megafunction \"pll1:pll_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000 " "Parameter \"clk0_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 21429 " "Parameter \"clk0_multiply_by\" = \"21429\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12500 " "Parameter \"clk1_divide_by\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 21429 " "Parameter \"clk1_multiply_by\" = \"21429\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 12500 " "Parameter \"clk2_divide_by\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 21429 " "Parameter \"clk2_multiply_by\" = \"21429\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2917 " "Parameter \"clk2_phase_shift\" = \"-2917\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 2 " "Parameter \"clk4_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728094846 ""}  } { { "../../src/syn-UAReloaded/pll1/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728094846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728094903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728094903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks clocks:clks " "Elaborating entity \"clocks\" for hierarchy \"clocks:clks\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "clks" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msx msx:the_msx " "Elaborating entity \"msx\" for hierarchy \"msx:the_msx\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "the_msx" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094909 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ntsc_pal_o msx.vhd(164) " "VHDL Signal Declaration warning at msx.vhd(164): used implicit default value for signal \"ntsc_pal_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603728094913 "|UAReloaded_top|msx:the_msx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "joy_sel_a msx.vhd(286) " "VHDL Signal Declaration warning at msx.vhd(286): used implicit default value for signal \"joy_sel_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 286 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603728094913 "|UAReloaded_top|msx:the_msx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80a msx:the_msx\|T80a:cpu " "Elaborating entity \"T80a\" for hierarchy \"msx:the_msx\|T80a:cpu\"" {  } { { "../../src/msx.vhd" "cpu" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 msx:the_msx\|T80a:cpu\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"msx:the_msx\|T80a:cpu\|T80:u0\"" {  } { { "../../src/cpu/t80a.vhd" "u0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode msx:the_msx\|T80a:cpu\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"msx:the_msx\|T80a:cpu\|T80:u0\|T80_MCode:mcode\"" {  } { { "../../src/cpu/t80.vhd" "mcode" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU msx:the_msx\|T80a:cpu\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"msx:the_msx\|T80a:cpu\|T80:u0\|T80_ALU:alu\"" {  } { { "../../src/cpu/t80.vhd" "alu" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg msx:the_msx\|T80a:cpu\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"msx:the_msx\|T80a:cpu\|T80:u0\|T80_Reg:Regs\"" {  } { { "../../src/cpu/t80.vhd" "Regs" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipl_rom msx:the_msx\|ipl_rom:ipl " "Elaborating entity \"ipl_rom\" for hierarchy \"msx:the_msx\|ipl_rom:ipl\"" {  } { { "../../src/msx.vhd" "ipl" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_core msx:the_msx\|vdp18_core:vdp " "Elaborating entity \"vdp18_core\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\"" {  } { { "../../src/msx.vhd" "vdp" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_clk_gen msx:the_msx\|vdp18_core:vdp\|vdp18_clk_gen:clk_gen_b " "Elaborating entity \"vdp18_clk_gen\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_clk_gen:clk_gen_b\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "clk_gen_b" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_hor_vert msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b " "Elaborating entity \"vdp18_hor_vert\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "hor_vert_b" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_ctrl msx:the_msx\|vdp18_core:vdp\|vdp18_ctrl:ctrl_b " "Elaborating entity \"vdp18_ctrl\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_ctrl:ctrl_b\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "ctrl_b" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094979 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vdp18_ctrl.vhd(152) " "Verilog HDL or VHDL warning at vdp18_ctrl.vhd(152): conditional expression evaluates to a constant" {  } { { "../../src/video/vdp18/vdp18_ctrl.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd" 152 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603728094984 "|UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_cpuio msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b " "Elaborating entity \"vdp18_cpuio\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "cpu_io_b" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_addr_mux msx:the_msx\|vdp18_core:vdp\|vdp18_addr_mux:addr_mux_b " "Elaborating entity \"vdp18_addr_mux\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_addr_mux:addr_mux_b\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "addr_mux_b" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_pattern msx:the_msx\|vdp18_core:vdp\|vdp18_pattern:pattern_b " "Elaborating entity \"vdp18_pattern\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_pattern:pattern_b\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "pattern_b" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_sprite msx:the_msx\|vdp18_core:vdp\|vdp18_sprite:sprite_b " "Elaborating entity \"vdp18_sprite\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_sprite:sprite_b\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "sprite_b" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_col_mux msx:the_msx\|vdp18_core:vdp\|vdp18_col_mux:col_mux_b " "Elaborating entity \"vdp18_col_mux\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_col_mux:col_mux_b\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "col_mux_b" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728094999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp18_palette msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette " "Elaborating entity \"vdp18_palette\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "\\von3:palette" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dblscan msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl " "Elaborating entity \"dblscan\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\"" {  } { { "../../src/video/vdp18/vdp18_core.vhd" "\\vo1_2:scandbl" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_a " "Elaborating entity \"dpram\" for hierarchy \"msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_a\"" {  } { { "../../src/video/dblscan.vhd" "u_ram_a" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YM2149 msx:the_msx\|YM2149:psg " "Elaborating entity \"YM2149\" for hierarchy \"msx:the_msx\|YM2149:psg\"" {  } { { "../../src/msx.vhd" "psg" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIO msx:the_msx\|PIO:pio " "Elaborating entity \"PIO\" for hierarchy \"msx:the_msx\|PIO:pio\"" {  } { { "../../src/msx.vhd" "pio" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_slot msx:the_msx\|exp_slot:exp1 " "Elaborating entity \"exp_slot\" for hierarchy \"msx:the_msx\|exp_slot:exp1\"" {  } { { "../../src/msx.vhd" "exp1" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swioports msx:the_msx\|swioports:swiop " "Elaborating entity \"swioports\" for hierarchy \"msx:the_msx\|swioports:swiop\"" {  } { { "../../src/msx.vhd" "swiop" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo msx:the_msx\|swioports:swiop\|fifo:ps2fifo " "Elaborating entity \"fifo\" for hierarchy \"msx:the_msx\|swioports:swiop\|fifo:ps2fifo\"" {  } { { "../../src/peripheral/swioports.vhd" "ps2fifo" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi msx:the_msx\|spi:spi " "Elaborating entity \"spi\" for hierarchy \"msx:the_msx\|spi:spi\"" {  } { { "../../src/msx.vhd" "spi" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romnextor msx:the_msx\|romnextor:nxt " "Elaborating entity \"romnextor\" for hierarchy \"msx:the_msx\|romnextor:nxt\"" {  } { { "../../src/msx.vhd" "nxt" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "escci msx:the_msx\|escci:escci " "Elaborating entity \"escci\" for hierarchy \"msx:the_msx\|escci:escci\"" {  } { { "../../src/msx.vhd" "escci" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scc_wave msx:the_msx\|escci:escci\|scc_wave:SccWave " "Elaborating entity \"scc_wave\" for hierarchy \"msx:the_msx\|escci:escci\|scc_wave:SccWave\"" {  } { { "../../src/peripheral/escci/escci.vhd" "SccWave" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram msx:the_msx\|escci:escci\|scc_wave:SccWave\|dpram:wavemem " "Elaborating entity \"dpram\" for hierarchy \"msx:the_msx\|escci:escci\|scc_wave:SccWave\|dpram:wavemem\"" {  } { { "../../src/peripheral/escci/scc_wave.vhd" "wavemem" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scc_wave_mul msx:the_msx\|escci:escci\|scc_wave:SccWave\|scc_wave_mul:u_mul " "Elaborating entity \"scc_wave_mul\" for hierarchy \"msx:the_msx\|escci:escci\|scc_wave:SccWave\|scc_wave_mul:u_mul\"" {  } { { "../../src/peripheral/escci/scc_wave.vhd" "u_mul" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryctl msx:the_msx\|memoryctl:memctl " "Elaborating entity \"memoryctl\" for hierarchy \"msx:the_msx\|memoryctl:memctl\"" {  } { { "../../src/msx.vhd" "memctl" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssdram256Mb ssdram256Mb:ram " "Elaborating entity \"ssdram256Mb\" for hierarchy \"ssdram256Mb:ram\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "ram" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spram spram:vram " "Elaborating entity \"spram\" for hierarchy \"spram:vram\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "vram" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyb " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyb\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "keyb" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase keyboard:keyb\|ps2_iobase:ps2_port " "Elaborating entity \"ps2_iobase\" for hierarchy \"keyboard:keyb\|ps2_iobase:ps2_port\"" {  } { { "../../src/peripheral/keyboard.vhd" "ps2_port" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymap keyboard:keyb\|keymap:keymap " "Elaborating entity \"keymap\" for hierarchy \"keyboard:keyb\|keymap:keymap\"" {  } { { "../../src/peripheral/keyboard.vhd" "keymap" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixers mixers:mixer " "Elaborating entity \"mixers\" for hierarchy \"mixers:mixer\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "mixer" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transmitter i2s_transmitter:i2s " "Elaborating entity \"i2s_transmitter\" for hierarchy \"i2s_transmitter:i2s\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "i2s" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095076 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "i2s_transmitter.vhd(121) " "VHDL Subtype or Type Declaration warning at i2s_transmitter.vhd(121): subtype or type has null range" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 121 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1603728095077 "|UAReloaded_top|i2s_transmitter:i2s"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "i2s_transmitter.vhd(121) " "VHDL warning at i2s_transmitter.vhd(121): ignored assignment of value to null range" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 121 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1603728095077 "|UAReloaded_top|i2s_transmitter:i2s"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shiftreg i2s_transmitter.vhd(90) " "VHDL Process Statement warning at i2s_transmitter.vhd(90): inferring latch(es) for signal or variable \"shiftreg\", which holds its previous value in one or more paths through the process" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603728095077 "|UAReloaded_top|i2s_transmitter:i2s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftreg\[0\] i2s_transmitter.vhd(90) " "Inferred latch for \"shiftreg\[0\]\" at i2s_transmitter.vhd(90)" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728095077 "|UAReloaded_top|i2s_transmitter:i2s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_to_greyscale vga_to_greyscale:vga_to_grey " "Elaborating entity \"vga_to_greyscale\" for hierarchy \"vga_to_greyscale:vga_to_grey\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "vga_to_grey" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_wrapper jt51_wrapper:jt51 " "Elaborating entity \"jt51_wrapper\" for hierarchy \"jt51_wrapper:jt51\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "jt51" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51 jt51_wrapper:jt51\|jt51:jt51_inst " "Elaborating entity \"jt51\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\"" {  } { { "../../src/audio/jt51/jt51_wrapper.vhd" "jt51_inst" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_timers jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_timers:timers " "Elaborating entity \"jt51_timers\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_timers:timers\"" {  } { { "../../src/audio/jt51/jt51.v" "timers" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_timer jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_timers:timers\|jt51_timer:timer_A " "Elaborating entity \"jt51_timer\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_timers:timers\|jt51_timer:timer_A\"" {  } { { "../../src/audio/jt51/jt51_timers.v" "timer_A" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_timer jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_timers:timers\|jt51_timer:timer_B " "Elaborating entity \"jt51_timer\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_timers:timers\|jt51_timer:timer_B\"" {  } { { "../../src/audio/jt51/jt51_timers.v" "timer_B" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo " "Elaborating entity \"jt51_lfo\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\"" {  } { { "../../src/audio/jt51/jt51.v" "u_lfo" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[0\].u_noise_am " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[0\].u_noise_am\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "amnoise\[0\].u_noise_am" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[1\].u_noise_am " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[1\].u_noise_am\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "amnoise\[1\].u_noise_am" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[2\].u_noise_am " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[2\].u_noise_am\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "amnoise\[2\].u_noise_am" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[3\].u_noise_am " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[3\].u_noise_am\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "amnoise\[3\].u_noise_am" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[4\].u_noise_am " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[4\].u_noise_am\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "amnoise\[4\].u_noise_am" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[5\].u_noise_am " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[5\].u_noise_am\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "amnoise\[5\].u_noise_am" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[6\].u_noise_am " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:amnoise\[6\].u_noise_am\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "amnoise\[6\].u_noise_am" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[0\].u_noise_pm " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[0\].u_noise_pm\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "pmnoise\[0\].u_noise_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[1\].u_noise_pm " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[1\].u_noise_pm\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "pmnoise\[1\].u_noise_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[2\].u_noise_pm " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[2\].u_noise_pm\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "pmnoise\[2\].u_noise_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[3\].u_noise_pm " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[3\].u_noise_pm\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "pmnoise\[3\].u_noise_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[4\].u_noise_pm " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[4\].u_noise_pm\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "pmnoise\[4\].u_noise_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[5\].u_noise_pm " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[5\].u_noise_pm\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "pmnoise\[5\].u_noise_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[6\].u_noise_pm " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[6\].u_noise_pm\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "pmnoise\[6\].u_noise_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lfo_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[7\].u_noise_pm " "Elaborating entity \"jt51_lfo_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_lfo:u_lfo\|jt51_lfo_lfsr:pmnoise\[7\].u_noise_pm\"" {  } { { "../../src/audio/jt51/jt51_lfo.v" "pmnoise\[7\].u_noise_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_pg jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg " "Elaborating entity \"jt51_pg\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\"" {  } { { "../../src/audio/jt51/jt51.v" "u_pg" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 jt51_pg.v(107) " "Verilog HDL assignment warning at jt51_pg.v(107): truncated value with size 6 to match size of target (5)" {  } { { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603728095123 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_phinc_rom jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_phinc_rom:u_phinctable " "Elaborating entity \"jt51_phinc_rom\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_phinc_rom:u_phinctable\"" {  } { { "../../src/audio/jt51/jt51_pg.v" "u_phinctable" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_pm jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_pm:u_pm " "Elaborating entity \"jt51_pm\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_pm:u_pm\"" {  } { { "../../src/audio/jt51/jt51_pg.v" "u_pm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_phsh " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_phsh\"" {  } { { "../../src/audio/jt51/jt51_pg.v" "u_phsh" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_pgrstsh " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_pgrstsh\"" {  } { { "../../src/audio/jt51/jt51_pg.v" "u_pgrstsh" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_eg jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg " "Elaborating entity \"jt51_eg\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\"" {  } { { "../../src/audio/jt51/jt51.v" "u_eg" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_egpadding " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_egpadding\"" {  } { { "../../src/audio/jt51/jt51_eg.v" "u_egpadding" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg1sh " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg1sh\"" {  } { { "../../src/audio/jt51/jt51_eg.v" "u_eg1sh" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg2sh " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg2sh\"" {  } { { "../../src/audio/jt51/jt51_eg.v" "u_eg2sh" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_konsh " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_konsh\"" {  } { { "../../src/audio/jt51/jt51_eg.v" "u_konsh" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_statesh " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_statesh\"" {  } { { "../../src/audio/jt51/jt51_eg.v" "u_statesh" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_op jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op " "Elaborating entity \"jt51_op\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\"" {  } { { "../../src/audio/jt51/jt51.v" "u_op" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:prev1_buffer " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:prev1_buffer\"" {  } { { "../../src/audio/jt51/jt51_op.v" "prev1_buffer" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:phasemod_sh " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:phasemod_sh\"" {  } { { "../../src/audio/jt51/jt51_op.v" "phasemod_sh" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_phrom jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_phrom:u_phrom " "Elaborating entity \"jt51_phrom\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_phrom:u_phrom\"" {  } { { "../../src/audio/jt51/jt51_op.v" "u_phrom" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095157 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sinetable.data_a 0 jt51_phrom.v(35) " "Net \"sinetable.data_a\" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/audio/jt51/jt51_phrom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603728095158 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sinetable.waddr_a 0 jt51_phrom.v(35) " "Net \"sinetable.waddr_a\" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/audio/jt51/jt51_phrom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603728095158 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sinetable.we_a 0 jt51_phrom.v(35) " "Net \"sinetable.we_a\" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/audio/jt51/jt51_phrom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603728095158 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_exprom jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_exprom:u_exprom " "Elaborating entity \"jt51_exprom\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_exprom:u_exprom\"" {  } { { "../../src/audio/jt51/jt51_op.v" "u_exprom" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095159 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explut.data_a 0 jt51_exprom.v(36) " "Net \"explut.data_a\" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/audio/jt51/jt51_exprom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603728095160 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explut.waddr_a 0 jt51_exprom.v(36) " "Net \"explut.waddr_a\" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/audio/jt51/jt51_exprom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603728095160 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explut.we_a 0 jt51_exprom.v(36) " "Net \"explut.we_a\" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/audio/jt51/jt51_exprom.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603728095160 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:out_padding " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:out_padding\"" {  } { { "../../src/audio/jt51/jt51_op.v" "out_padding" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:shsignbit " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:shsignbit\"" {  } { { "../../src/audio/jt51/jt51_op.v" "shsignbit" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_noise jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_noise:u_noise " "Elaborating entity \"jt51_noise\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_noise:u_noise\"" {  } { { "../../src/audio/jt51/jt51.v" "u_noise" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 jt51_noise.v(61) " "Verilog HDL assignment warning at jt51_noise.v(61): truncated value with size 5 to match size of target (4)" {  } { { "../../src/audio/jt51/jt51_noise.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603728095166 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_noise_lfsr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_noise:u_noise\|jt51_noise_lfsr:u_lfsr " "Elaborating entity \"jt51_noise_lfsr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_noise:u_noise\|jt51_noise_lfsr:u_lfsr\"" {  } { { "../../src/audio/jt51/jt51_noise.v" "u_lfsr" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_acc jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc " "Elaborating entity \"jt51_acc\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\"" {  } { { "../../src/audio/jt51/jt51.v" "u_acc" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_sh jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_sh:u_acc " "Elaborating entity \"jt51_sh\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_sh:u_acc\"" {  } { { "../../src/audio/jt51/jt51_acc.v" "u_acc" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_exp2lin jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_exp2lin:left_reconstruct " "Elaborating entity \"jt51_exp2lin\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_exp2lin:left_reconstruct\"" {  } { { "../../src/audio/jt51/jt51_acc.v" "left_reconstruct" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_lin2exp jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_lin2exp:left2exp " "Elaborating entity \"jt51_lin2exp\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_lin2exp:left2exp\"" {  } { { "../../src/audio/jt51/jt51_acc.v" "left2exp" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_mmr jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr " "Elaborating entity \"jt51_mmr\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\"" {  } { { "../../src/audio/jt51/jt51.v" "u_mmr" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_reg jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg " "Elaborating entity \"jt51_reg\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\"" {  } { { "../../src/audio/jt51/jt51_mmr.v" "u_reg" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095185 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csm_state jt51_reg.v(87) " "Verilog HDL warning at jt51_reg.v(87): object csm_state used but never assigned" {  } { { "../../src/audio/jt51/jt51_reg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1603728095187 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csm_kon jt51_reg.v(90) " "Verilog HDL or VHDL warning at jt51_reg.v(90): object \"csm_kon\" assigned a value but never read" {  } { { "../../src/audio/jt51/jt51_reg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728095187 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csm_koff jt51_reg.v(91) " "Verilog HDL or VHDL warning at jt51_reg.v(91): object \"csm_koff\" assigned a value but never read" {  } { { "../../src/audio/jt51/jt51_reg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728095187 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_op_IV jt51_reg.v(143) " "Verilog HDL or VHDL warning at jt51_reg.v(143): object \"update_op_IV\" assigned a value but never read" {  } { { "../../src/audio/jt51/jt51_reg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728095187 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_op_V jt51_reg.v(144) " "Verilog HDL or VHDL warning at jt51_reg.v(144): object \"update_op_V\" assigned a value but never read" {  } { { "../../src/audio/jt51/jt51_reg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603728095187 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_kon jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|jt51_kon:u_kon " "Elaborating entity \"jt51_kon\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|jt51_kon:u_kon\"" {  } { { "../../src/audio/jt51/jt51_reg.v" "u_kon" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt51_mod jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|jt51_mod:u_mod " "Elaborating entity \"jt51_mod\" for hierarchy \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|jt51_mod:u_mod\"" {  } { { "../../src/audio/jt51/jt51_reg.v" "u_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPLL OPLL:opll1 " "Elaborating entity \"OPLL\" for hierarchy \"OPLL:opll1\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "opll1" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter OPLL:opll1\|SlotCounter:s0 " "Elaborating entity \"SlotCounter\" for hierarchy \"OPLL:opll1\|SlotCounter:s0\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "s0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter OPLL:opll1\|SlotCounter:s2 " "Elaborating entity \"SlotCounter\" for hierarchy \"OPLL:opll1\|SlotCounter:s2\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "s2" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter OPLL:opll1\|SlotCounter:s5 " "Elaborating entity \"SlotCounter\" for hierarchy \"OPLL:opll1\|SlotCounter:s5\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "s5" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter OPLL:opll1\|SlotCounter:s8 " "Elaborating entity \"SlotCounter\" for hierarchy \"OPLL:opll1\|SlotCounter:s8\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "s8" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller OPLL:opll1\|controller:ct " "Elaborating entity \"controller\" for hierarchy \"OPLL:opll1\|controller:ct\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "ct" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterMemory OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory " "Elaborating entity \"RegisterMemory\" for hierarchy \"OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\"" {  } { { "../../src/audio/vm2413/Controller.vhd" "u_register_memory" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VoiceMemory OPLL:opll1\|controller:ct\|VoiceMemory:vmem " "Elaborating entity \"VoiceMemory\" for hierarchy \"OPLL:opll1\|controller:ct\|VoiceMemory:vmem\"" {  } { { "../../src/audio/vm2413/Controller.vhd" "vmem" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VoiceRom OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|VoiceRom:ROM2413 " "Elaborating entity \"VoiceRom\" for hierarchy \"OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|VoiceRom:ROM2413\"" {  } { { "../../src/audio/vm2413/VoiceMemory.vhd" "ROM2413" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnvelopeGenerator OPLL:opll1\|EnvelopeGenerator:eg " "Elaborating entity \"EnvelopeGenerator\" for hierarchy \"OPLL:opll1\|EnvelopeGenerator:eg\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "eg" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AttackTable OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table " "Elaborating entity \"AttackTable\" for hierarchy \"OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\"" {  } { { "../../src/audio/vm2413/EnvelopeGenerator.vhd" "u_attack_table" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AttackTableMul OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\|AttackTableMul:u_attack_table_mul " "Elaborating entity \"AttackTableMul\" for hierarchy \"OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\|AttackTableMul:u_attack_table_mul\"" {  } { { "../../src/audio/vm2413/AttackTable.vhd" "u_attack_table_mul" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnvelopeMemory OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory " "Elaborating entity \"EnvelopeMemory\" for hierarchy \"OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\"" {  } { { "../../src/audio/vm2413/EnvelopeGenerator.vhd" "u_envelope_memory" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseGenerator OPLL:opll1\|PhaseGenerator:pg " "Elaborating entity \"PhaseGenerator\" for hierarchy \"OPLL:opll1\|PhaseGenerator:pg\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "pg" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseMemory OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM " "Elaborating entity \"PhaseMemory\" for hierarchy \"OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\"" {  } { { "../../src/audio/vm2413/PhaseGenerator.vhd" "MEM" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operator OPLL:opll1\|Operator:op " "Elaborating entity \"Operator\" for hierarchy \"OPLL:opll1\|Operator:op\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "op" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable OPLL:opll1\|Operator:op\|SineTable:u_sine_table " "Elaborating entity \"SineTable\" for hierarchy \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\"" {  } { { "../../src/audio/vm2413/Operator.vhd" "u_sine_table" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterpolateMul OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|InterpolateMul:u_interpolate_mul " "Elaborating entity \"InterpolateMul\" for hierarchy \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|InterpolateMul:u_interpolate_mul\"" {  } { { "../../src/audio/vm2413/SineTable.vhd" "u_interpolate_mul" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputGenerator OPLL:opll1\|OutputGenerator:og " "Elaborating entity \"OutputGenerator\" for hierarchy \"OPLL:opll1\|OutputGenerator:og\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "og" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FeedbackMemory OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem " "Elaborating entity \"FeedbackMemory\" for hierarchy \"OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\"" {  } { { "../../src/audio/vm2413/OutputGenerator.vhd" "Fmem" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputMemory OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem " "Elaborating entity \"OutputMemory\" for hierarchy \"OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\"" {  } { { "../../src/audio/vm2413/OutputGenerator.vhd" "Mmem" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinearTable OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl " "Elaborating entity \"LinearTable\" for hierarchy \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\"" {  } { { "../../src/audio/vm2413/OutputGenerator.vhd" "Ltbl" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinearTableMul OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|LinearTableMul:u_linear_table_mul " "Elaborating entity \"LinearTableMul\" for hierarchy \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|LinearTableMul:u_linear_table_mul\"" {  } { { "../../src/audio/vm2413/LinearTable.vhd" "u_linear_table_mul" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumMixer OPLL:opll1\|SumMixer:sm " "Elaborating entity \"SumMixer\" for hierarchy \"OPLL:opll1\|SumMixer:sm\"" {  } { { "../../src/audio/vm2413/OPLL.vhd" "sm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midiIntf midiIntf:midi " "Elaborating entity \"midiIntf\" for hierarchy \"midiIntf:midi\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "midi" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728095277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_i midiIntf.vhd(139) " "VHDL Process Statement warning at midiIntf.vhd(139): signal \"reset_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/peripheral/midiIntf.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603728095279 "|UAReloaded_top|midiIntf:midi"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clocks:clks\|Mux0 " "Found clock multiplexer clocks:clks\|Mux0" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603728096321 "|UAReloaded_top|clocks:clks|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "msx:the_msx\|Mux1 " "Found clock multiplexer msx:the_msx\|Mux1" {  } { { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 682 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603728096321 "|UAReloaded_top|msx:the_msx|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "msx:the_msx\|Mux0 " "Found clock multiplexer msx:the_msx\|Mux0" {  } { { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 682 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603728096321 "|UAReloaded_top|msx:the_msx|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "msx:the_msx\|YM2149:psg\|Mux0 " "Found clock multiplexer msx:the_msx\|YM2149:psg\|Mux0" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 167 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603728096321 "|UAReloaded_top|msx:the_msx|YM2149:psg|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "msx:the_msx\|YM2149:psg\|Mux2 " "Found clock multiplexer msx:the_msx\|YM2149:psg\|Mux2" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 167 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603728096321 "|UAReloaded_top|msx:the_msx|YM2149:psg|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clocks:clks\|clock_out1_s " "Found clock multiplexer clocks:clks\|clock_out1_s" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 73 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603728096321 "|UAReloaded_top|clocks:clks|clock_out1_s"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1603728096321 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[0\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[0\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[1\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[1\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[2\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[2\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[3\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[3\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[4\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[4\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[5\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[5\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[6\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[6\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[7\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[7\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[8\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[8\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[9\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[9\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[10\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[10\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[11\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[11\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[12\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[12\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[13\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[13\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[14\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[14\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|address_o\[15\] " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|address_o\[15\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|refresh_n_o " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|refresh_n_o\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 94 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|wr_n_o " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|wr_n_o\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 93 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|rd_n_o " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|rd_n_o\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 92 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|iorq_n_o " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|iorq_n_o\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "msx:the_msx\|T80a:cpu\|mreq_n_o " "Converted tri-state buffer \"msx:the_msx\|T80a:cpu\|mreq_n_o\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603728096709 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603728096709 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0 " "Inferred RAM node \"OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603728101316 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1 " "Inferred RAM node \"OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603728101317 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|\\fifo_proc:memory_v_rtl_0 " "Inferred RAM node \"msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|\\fifo_proc:memory_v_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603728101317 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:keyb\|keymap:keymap\|ram_q_rtl_0 " "Inferred RAM node \"keyboard:keyb\|keymap:keymap\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603728101321 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0 " "Inferred RAM node \"OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603728101322 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0 " "Inferred RAM node \"OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603728101323 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0 " "Inferred RAM node \"OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603728101324 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0 " "Inferred dual-clock RAM node \"OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603728101325 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|reg_ch " "RAM logic \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|reg_ch\" is uninferred due to inappropriate RAM size" {  } { { "../../src/audio/jt51/jt51_reg.v" "reg_ch" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v" 259 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603728101345 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603728101345 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spram:vram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spram:vram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "msx:the_msx\|escci:escci\|scc_wave:SccWave\|dpram:wavemem\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msx:the_msx\|escci:escci\|scc_wave:SccWave\|dpram:wavemem\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_a\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_a\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_b\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_b\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19 " "Parameter NUMWORDS_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19 " "Parameter NUMWORDS_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19 " "Parameter NUMWORDS_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19 " "Parameter NUMWORDS_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|\\fifo_proc:memory_v_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|\\fifo_proc:memory_v_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "keyboard:keyb\|keymap:keymap\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyboard:keyb\|keymap:keymap\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/msx_UAReloaded.ram0_keymap_db786545.hdl.mif " "Parameter INIT_FILE set to db/msx_UAReloaded.ram0_keymap_db786545.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18 " "Parameter NUMWORDS_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 18 " "Parameter NUMWORDS_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38 " "Parameter NUMWORDS_A set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 38 " "Parameter NUMWORDS_B set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38 " "Parameter NUMWORDS_A set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 38 " "Parameter NUMWORDS_B set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18 " "Parameter NUMWORDS_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 18 " "Parameter NUMWORDS_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_exprom:u_exprom\|explut_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_exprom:u_exprom\|explut_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 45 " "Parameter WIDTH_A set to 45" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/msx_UAReloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif " "Parameter INIT_FILE set to db/msx_UAReloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|reg_op_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|reg_op_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 42 " "Parameter WIDTH_A set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 42 " "Parameter WIDTH_B set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/msx_UAReloaded.ram0_jt51_reg_c6db2313.hdl.mif " "Parameter INIT_FILE set to db/msx_UAReloaded.ram0_jt51_reg_c6db2313.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_phrom:u_phrom\|sinetable_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_phrom:u_phrom\|sinetable_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 46 " "Parameter WIDTH_A set to 46" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/msx_UAReloaded.ram0_jt51_phrom_b981b872.hdl.mif " "Parameter INIT_FILE set to db/msx_UAReloaded.ram0_jt51_phrom_b981b872.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "msx:the_msx\|ipl_rom:ipl\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"msx:the_msx\|ipl_rom:ipl\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE msx_UAReloaded.UAReloaded_top0.rtl.mif " "Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|Mux21_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|Mux21_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE msx_UAReloaded.UAReloaded_top1.rtl.mif " "Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE msx_UAReloaded.UAReloaded_top2.rtl.mif " "Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|Mux17_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|Mux17_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE msx_UAReloaded.UAReloaded_top3.rtl.mif " "Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|Mux8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|Mux8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE msx_UAReloaded.UAReloaded_top4.rtl.mif " "Parameter INIT_FILE set to msx_UAReloaded.UAReloaded_top4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_cntsh\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_cntsh\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_phsh\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_phsh\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_statesh\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_statesh\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg1sh\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg1sh\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 27 " "Parameter TAP_DISTANCE set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_sh:u_acc\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_sh:u_acc\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 68 " "Parameter WIDTH set to 68" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|eg_VIII_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|eg_VIII_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:out_padding\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:out_padding\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 25 " "Parameter WIDTH set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112494 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603728112494 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "OPLL:opll1\|PhaseGenerator:pg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OPLL:opll1\|PhaseGenerator:pg\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "OPLL:opll1\|PhaseGenerator:pg\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"OPLL:opll1\|PhaseGenerator:pg\|Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add1" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixers:mixer\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixers:mixer\|Mult6\"" {  } { { "../../src/audio/mixers.vhd" "Mult6" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixers:mixer\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixers:mixer\|Mult5\"" {  } { { "../../src/audio/mixers.vhd" "Mult5" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|LinearTableMul:u_linear_table_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|LinearTableMul:u_linear_table_mul\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|Mult0\"" {  } { { "../../src/audio/jt51/jt51_pg.v" "Mult0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixers:mixer\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixers:mixer\|Mult4\"" {  } { { "../../src/audio/mixers.vhd" "Mult4" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|InterpolateMul:u_interpolate_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|InterpolateMul:u_interpolate_mul\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixers:mixer\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixers:mixer\|Mult3\"" {  } { { "../../src/audio/mixers.vhd" "Mult3" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixers:mixer\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixers:mixer\|Mult2\"" {  } { { "../../src/audio/mixers.vhd" "Mult2" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixers:mixer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixers:mixer\|Mult0\"" {  } { { "../../src/audio/mixers.vhd" "Mult0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixers:mixer\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixers:mixer\|Mult1\"" {  } { { "../../src/audio/mixers.vhd" "Mult1" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\|AttackTableMul:u_attack_table_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\|AttackTableMul:u_attack_table_mul\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "msx:the_msx\|escci:escci\|scc_wave:SccWave\|scc_wave_mul:u_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"msx:the_msx\|escci:escci\|scc_wave:SccWave\|scc_wave_mul:u_mul\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728112506 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603728112506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spram:vram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"spram:vram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728112574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spram:vram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"spram:vram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112574 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728112574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_li41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_li41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_li41 " "Found entity 1: altsyncram_li41" {  } { { "db/altsyncram_li41.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_li41.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728112632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728112632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728112684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728112684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728112736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728112736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mux_3nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728112788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728112788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msx:the_msx\|escci:escci\|scc_wave:SccWave\|dpram:wavemem\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"msx:the_msx\|escci:escci\|scc_wave:SccWave\|dpram:wavemem\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728112803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msx:the_msx\|escci:escci\|scc_wave:SccWave\|dpram:wavemem\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"msx:the_msx\|escci:escci\|scc_wave:SccWave\|dpram:wavemem\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112803 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728112803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edu1 " "Found entity 1: altsyncram_edu1" {  } { { "db/altsyncram_edu1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_edu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728112861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728112861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_a\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_a\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728112872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_a\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"msx:the_msx\|vdp18_core:vdp\|dblscan:\\vo1_2:scandbl\|dpram:u_ram_a\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112873 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728112873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsg1 " "Found entity 1: altsyncram_qsg1" {  } { { "db/altsyncram_qsg1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_qsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728112927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728112927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728112950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19 " "Parameter \"NUMWORDS_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19 " "Parameter \"NUMWORDS_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728112950 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728112950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nbi1 " "Found entity 1: altsyncram_nbi1" {  } { { "db/altsyncram_nbi1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_nbi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|altsyncram:\\fifo_proc:memory_v_rtl_0 " "Elaborated megafunction instantiation \"msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|altsyncram:\\fifo_proc:memory_v_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|altsyncram:\\fifo_proc:memory_v_rtl_0 " "Instantiated megafunction \"msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|altsyncram:\\fifo_proc:memory_v_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113025 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpg1 " "Found entity 1: altsyncram_mpg1" {  } { { "db/altsyncram_mpg1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_mpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:keyb\|keymap:keymap\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"keyboard:keyb\|keymap:keymap\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:keyb\|keymap:keymap\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"keyboard:keyb\|keymap:keymap\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/msx_UAReloaded.ram0_keymap_db786545.hdl.mif " "Parameter \"INIT_FILE\" = \"db/msx_UAReloaded.ram0_keymap_db786545.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113094 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjh1 " "Found entity 1: altsyncram_sjh1" {  } { { "db/altsyncram_sjh1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_sjh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|EnvelopeGenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18 " "Parameter \"NUMWORDS_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 18 " "Parameter \"NUMWORDS_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113166 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ci1 " "Found entity 1: altsyncram_1ci1" {  } { { "db/altsyncram_1ci1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_1ci1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113238 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8i1 " "Found entity 1: altsyncram_t8i1" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_t8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38 " "Parameter \"NUMWORDS_A\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 38 " "Parameter \"NUMWORDS_B\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113314 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tg1 " "Found entity 1: altsyncram_4tg1" {  } { { "db/altsyncram_4tg1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1 " "Elaborated megafunction instantiation \"OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1 " "Instantiated megafunction \"OPLL:opll1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38 " "Parameter \"NUMWORDS_A\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 38 " "Parameter \"NUMWORDS_B\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113393 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113411 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8i1 " "Found entity 1: altsyncram_j8i1" {  } { { "db/altsyncram_j8i1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_j8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18 " "Parameter \"NUMWORDS_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 18 " "Parameter \"NUMWORDS_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113483 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpd1 " "Found entity 1: altsyncram_kpd1" {  } { { "db/altsyncram_kpd1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_kpd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_exprom:u_exprom\|altsyncram:explut_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_exprom:u_exprom\|altsyncram:explut_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_exprom:u_exprom\|altsyncram:explut_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_exprom:u_exprom\|altsyncram:explut_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 45 " "Parameter \"WIDTH_A\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/msx_UAReloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/msx_UAReloaded.ram0_jt51_exprom_4ea5c1b8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113558 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4181 " "Found entity 1: altsyncram_4181" {  } { { "db/altsyncram_4181.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4181.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|altsyncram:reg_op_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|altsyncram:reg_op_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|altsyncram:reg_op_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_mmr:u_mmr\|jt51_reg:u_reg\|altsyncram:reg_op_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 42 " "Parameter \"WIDTH_A\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 42 " "Parameter \"WIDTH_B\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/msx_UAReloaded.ram0_jt51_reg_c6db2313.hdl.mif " "Parameter \"INIT_FILE\" = \"db/msx_UAReloaded.ram0_jt51_reg_c6db2313.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113639 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6m1 " "Found entity 1: altsyncram_r6m1" {  } { { "db/altsyncram_r6m1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_r6m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_phrom:u_phrom\|altsyncram:sinetable_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_phrom:u_phrom\|altsyncram:sinetable_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_phrom:u_phrom\|altsyncram:sinetable_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_phrom:u_phrom\|altsyncram:sinetable_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 46 " "Parameter \"WIDTH_A\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/msx_UAReloaded.ram0_jt51_phrom_b981b872.hdl.mif " "Parameter \"INIT_FILE\" = \"db/msx_UAReloaded.ram0_jt51_phrom_b981b872.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113720 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qq71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qq71 " "Found entity 1: altsyncram_qq71" {  } { { "db/altsyncram_qq71.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_qq71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msx:the_msx\|ipl_rom:ipl\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"msx:the_msx\|ipl_rom:ipl\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msx:the_msx\|ipl_rom:ipl\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"msx:the_msx\|ipl_rom:ipl\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE msx_UAReloaded.UAReloaded_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"msx_UAReloaded.UAReloaded_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113802 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f411 " "Found entity 1: altsyncram_f411" {  } { { "db/altsyncram_f411.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_f411.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux21_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux21_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux21_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux21_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE msx_UAReloaded.UAReloaded_top1.rtl.mif " "Parameter \"INIT_FILE\" = \"msx_UAReloaded.UAReloaded_top1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113879 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s11 " "Found entity 1: altsyncram_3s11" {  } { { "db/altsyncram_3s11.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_3s11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728113934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728113934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728113956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE msx_UAReloaded.UAReloaded_top2.rtl.mif " "Parameter \"INIT_FILE\" = \"msx_UAReloaded.UAReloaded_top2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728113956 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728113956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s11 " "Found entity 1: altsyncram_4s11" {  } { { "db/altsyncram_4s11.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4s11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux17_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728114033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux17_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE msx_UAReloaded.UAReloaded_top3.rtl.mif " "Parameter \"INIT_FILE\" = \"msx_UAReloaded.UAReloaded_top3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114033 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728114033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d111.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d111 " "Found entity 1: altsyncram_d111" {  } { { "db/altsyncram_d111.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_d111.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux8_rtl_0 " "Elaborated megafunction instantiation \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728114109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux8_rtl_0 " "Instantiated megafunction \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE msx_UAReloaded.UAReloaded_top4.rtl.mif " "Parameter \"INIT_FILE\" = \"msx_UAReloaded.UAReloaded_top4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114109 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728114109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e111.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e111 " "Found entity 1: altsyncram_e111" {  } { { "db/altsyncram_e111.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_e111.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_cntsh\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_cntsh\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728114285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_cntsh\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_cntsh\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114285 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728114285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r7m " "Found entity 1: shift_taps_r7m" {  } { { "db/shift_taps_r7m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_r7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2h81 " "Found entity 1: altsyncram_2h81" {  } { { "db/altsyncram_2h81.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_2h81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_pqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_phsh\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_phsh\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728114586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_phsh\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|jt51_sh:u_phsh\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114587 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728114587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u7m " "Found entity 1: shift_taps_u7m" {  } { { "db/shift_taps_u7m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_u7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8h81 " "Found entity 1: altsyncram_8h81" {  } { { "db/altsyncram_8h81.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_8h81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_vqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_statesh\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_statesh\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728114840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_statesh\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_statesh\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728114840 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728114840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e6m " "Found entity 1: shift_taps_e6m" {  } { { "db/shift_taps_e6m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_e6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e81 " "Found entity 1: altsyncram_8e81" {  } { { "db/altsyncram_8e81.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_8e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728114947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728114947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqf " "Found entity 1: cntr_uqf" {  } { { "db/cntr_uqf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_uqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg1sh\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg1sh\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728115089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg1sh\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|jt51_sh:u_eg1sh\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 27 " "Parameter \"TAP_DISTANCE\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115089 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728115089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s7m " "Found entity 1: shift_taps_s7m" {  } { { "db/shift_taps_s7m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_s7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4h81 " "Found entity 1: altsyncram_4h81" {  } { { "db/altsyncram_4h81.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_4h81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqf " "Found entity 1: cntr_tqf" {  } { { "db/cntr_tqf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_tqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_sh:u_acc\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_sh:u_acc\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728115344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_sh:u_acc\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_acc:u_acc\|jt51_sh:u_acc\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 68 " "Parameter \"WIDTH\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115344 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728115344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o6m " "Found entity 1: shift_taps_o6m" {  } { { "db/shift_taps_o6m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_o6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe81 " "Found entity 1: altsyncram_oe81" {  } { { "db/altsyncram_oe81.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_oe81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_apf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|altshift_taps:eg_VIII_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|altshift_taps:eg_VIII_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728115657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|altshift_taps:eg_VIII_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_eg:u_eg\|altshift_taps:eg_VIII_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115657 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728115657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_86m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_86m " "Found entity 1: shift_taps_86m" {  } { { "db/shift_taps_86m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_86m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kd81 " "Found entity 1: altsyncram_kd81" {  } { { "db/altsyncram_kd81.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_kd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:out_padding\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:out_padding\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728115907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:out_padding\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_op:u_op\|jt51_sh:out_padding\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 25 " "Parameter \"WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728115907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728115907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/shift_taps_c6m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728115961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728115961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l31 " "Found entity 1: altsyncram_3l31" {  } { { "db/altsyncram_3l31.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_3l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|PhaseGenerator:pg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"OPLL:opll1\|PhaseGenerator:pg\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|PhaseGenerator:pg\|lpm_mult:Mult0 " "Instantiated megafunction \"OPLL:opll1\|PhaseGenerator:pg\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116225 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|PhaseGenerator:pg\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"OPLL:opll1\|PhaseGenerator:pg\|lpm_add_sub:Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|PhaseGenerator:pg\|lpm_add_sub:Add1 " "Instantiated megafunction \"OPLL:opll1\|PhaseGenerator:pg\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116321 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tvi " "Found entity 1: add_sub_tvi" {  } { { "db/add_sub_tvi.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/add_sub_tvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixers:mixer\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"mixers:mixer\|lpm_mult:Mult6\"" {  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixers:mixer\|lpm_mult:Mult6 " "Instantiated megafunction \"mixers:mixer\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116384 ""}  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n4t " "Found entity 1: mult_n4t" {  } { { "db/mult_n4t.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_n4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|LinearTableMul:u_linear_table_mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|LinearTableMul:u_linear_table_mul\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|LinearTableMul:u_linear_table_mul\|lpm_mult:Mult0 " "Instantiated megafunction \"OPLL:opll1\|OutputGenerator:og\|LinearTable:Ltbl\|LinearTableMul:u_linear_table_mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116452 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h4t " "Found entity 1: mult_h4t" {  } { { "db/mult_h4t.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_h4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\"" {  } { { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0 " "Instantiated megafunction \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116514 ""}  } { { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fbt " "Found entity 1: mult_fbt" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixers:mixer\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"mixers:mixer\|lpm_mult:Mult4\"" {  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixers:mixer\|lpm_mult:Mult4 " "Instantiated megafunction \"mixers:mixer\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116579 ""}  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l4t " "Found entity 1: mult_l4t" {  } { { "db/mult_l4t.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_l4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|InterpolateMul:u_interpolate_mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|InterpolateMul:u_interpolate_mul\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|InterpolateMul:u_interpolate_mul\|lpm_mult:Mult0 " "Instantiated megafunction \"OPLL:opll1\|Operator:op\|SineTable:u_sine_table\|InterpolateMul:u_interpolate_mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116638 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixers:mixer\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mixers:mixer\|lpm_mult:Mult3\"" {  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixers:mixer\|lpm_mult:Mult3 " "Instantiated megafunction \"mixers:mixer\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116700 ""}  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixers:mixer\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mixers:mixer\|lpm_mult:Mult2\"" {  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixers:mixer\|lpm_mult:Mult2 " "Instantiated megafunction \"mixers:mixer\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116709 ""}  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixers:mixer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mixers:mixer\|lpm_mult:Mult0\"" {  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixers:mixer\|lpm_mult:Mult0 " "Instantiated megafunction \"mixers:mixer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116719 ""}  } { { "../../src/audio/mixers.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixers.vhd" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\|AttackTableMul:u_attack_table_mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\|AttackTableMul:u_attack_table_mul\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\|AttackTableMul:u_attack_table_mul\|lpm_mult:Mult0 " "Instantiated megafunction \"OPLL:opll1\|EnvelopeGenerator:eg\|AttackTable:u_attack_table\|AttackTableMul:u_attack_table_mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116734 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_93t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_93t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_93t " "Found entity 1: mult_93t" {  } { { "db/mult_93t.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_93t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "msx:the_msx\|escci:escci\|scc_wave:SccWave\|scc_wave_mul:u_mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"msx:the_msx\|escci:escci\|scc_wave:SccWave\|scc_wave_mul:u_mul\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728116798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "msx:the_msx\|escci:escci\|scc_wave:SccWave\|scc_wave_mul:u_mul\|lpm_mult:Mult0 " "Instantiated megafunction \"msx:the_msx\|escci:escci\|scc_wave:SccWave\|scc_wave_mul:u_mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603728116798 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603728116798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_13t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_13t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_13t " "Found entity 1: mult_13t" {  } { { "db/mult_13t.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_13t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603728116850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728116850 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:keyb\|keymap:keymap\|altsyncram:ram_q_rtl_0\|altsyncram_sjh1:auto_generated\|ram_block1a7 " "Synthesized away node \"keyboard:keyb\|keymap:keymap\|altsyncram:ram_q_rtl_0\|altsyncram_sjh1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_sjh1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_sjh1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 113 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 531 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117024 "|UAReloaded_top|keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1603728117024 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1603728117024 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_t8i1:auto_generated\|ram_block1a14 " "Synthesized away node \"OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_t8i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_t8i1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/audio/vm2413/Controller.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd" 145 0 0 } } { "../../src/audio/vm2413/OPLL.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 177 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 800 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117034 "|UAReloaded_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_t8i1:auto_generated\|ram_block1a15 " "Synthesized away node \"OPLL:opll1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_t8i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/altsyncram_t8i1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/audio/vm2413/Controller.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd" 145 0 0 } } { "../../src/audio/vm2413/OPLL.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd" 177 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 800 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117034 "|UAReloaded_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_t8i1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1603728117034 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1603728117034 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le3a\[21\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le3a\[21\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117132 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le3a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[20\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[20\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117132 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[16\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[16\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117132 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[16]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1603728117132 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1603728117132 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le3a\[20\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le3a\[20\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117143 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le3a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le4a\[21\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le4a\[21\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117143 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le4a\[20\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le4a\[20\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117143 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le4a\[19\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le4a\[19\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117143 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le4a\[18\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le4a\[18\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117143 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[19\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[19\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117143 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[18\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[18\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117143 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[17\] " "Synthesized away node \"jt51_wrapper:jt51\|jt51:jt51_inst\|jt51_pg:u_pg\|lpm_mult:Mult0\|mult_fbt:auto_generated\|le5a\[17\]\"" {  } { { "db/mult_fbt.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/mult_fbt.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/audio/jt51/jt51_pg.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v" 219 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 172 0 0 } } { "../../src/audio/jt51/jt51_wrapper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd" 102 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 770 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728117143 "|UAReloaded_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[17]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1603728117143 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1603728117143 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "116 " "Ignored 116 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1603728118563 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "112 " "Ignored 112 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1603728118563 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1603728118563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 64 -1 0 } } { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 65 -1 0 } } { "../../src/peripheral/spi.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd" 128 -1 0 } } { "../../src/peripheral/spi.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd" 156 -1 0 } } { "../../src/peripheral/midiIntf.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd" 92 -1 0 } } { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 114 -1 0 } } { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 200 -1 0 } } { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } } { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 100 -1 0 } } { "../../src/peripheral/midiIntf.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd" 164 -1 0 } } { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 300 -1 0 } } { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 984 -1 0 } } { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 104 -1 0 } } { "../../src/peripheral/escci/escci.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd" 209 -1 0 } } { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 706 -1 0 } } { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 793 -1 0 } } { "../../src/ram/ssdram256Mb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd" 107 -1 0 } } { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 254 -1 0 } } { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 193 -1 0 } } { "../../src/peripheral/midiIntf.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd" 113 -1 0 } } { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 136 -1 0 } } { "../../src/msx.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd" 212 -1 0 } } { "../../src/peripheral/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd" 46 -1 0 } } { "../../src/audio/vm2413/SlotCounter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd" 60 -1 0 } } { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 47 -1 0 } } { "../../src/audio/vm2413/SumMixer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd" 55 -1 0 } } { "../../src/audio/vm2413/EnvelopeGenerator.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd" 120 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1603728118738 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1603728118738 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\] msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~_emulated msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~1 " "Register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]\" is converted into an equivalent circuit using register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~_emulated\" and latch \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~1\"" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\] msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~_emulated msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~5 " "Register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]\" is converted into an equivalent circuit using register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~_emulated\" and latch \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~5\"" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\] msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]~_emulated msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~5 " "Register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]\" is converted into an equivalent circuit using register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]~_emulated\" and latch \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~5\"" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\] msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]~_emulated msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~5 " "Register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]\" is converted into an equivalent circuit using register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]~_emulated\" and latch \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~5\"" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\] msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]~_emulated msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~5 " "Register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]\" is converted into an equivalent circuit using register \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]~_emulated\" and latch \"msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~5\"" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keyboard:keyb\|ps2_iobase:ps2_port\|ps2_data_io~en keyboard:keyb\|ps2_iobase:ps2_port\|ps2_data_io~en_emulated keyboard:keyb\|ps2_iobase:ps2_port\|ps2_data_io~1 " "Register \"keyboard:keyb\|ps2_iobase:ps2_port\|ps2_data_io~en\" is converted into an equivalent circuit using register \"keyboard:keyb\|ps2_iobase:ps2_port\|ps2_data_io~en_emulated\" and latch \"keyboard:keyb\|ps2_iobase:ps2_port\|ps2_data_io~1\"" {  } { { "../../src/peripheral/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|PIO:pio\|porta_r\[0\] msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|PIO:pio\|porta_r\[0\]\" is converted into an equivalent circuit using register \"msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|PIO:pio|porta_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|PIO:pio\|porta_r\[2\] msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|PIO:pio\|porta_r\[2\]\" is converted into an equivalent circuit using register \"msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|PIO:pio|porta_r[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|PIO:pio\|porta_r\[4\] msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|PIO:pio\|porta_r\[4\]\" is converted into an equivalent circuit using register \"msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|PIO:pio|porta_r[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|PIO:pio\|porta_r\[6\] msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|PIO:pio\|porta_r\[6\]\" is converted into an equivalent circuit using register \"msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|PIO:pio|porta_r[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|PIO:pio\|porta_r\[1\] msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|PIO:pio\|porta_r\[1\]\" is converted into an equivalent circuit using register \"msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|PIO:pio|porta_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|PIO:pio\|porta_r\[3\] msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|PIO:pio\|porta_r\[3\]\" is converted into an equivalent circuit using register \"msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|PIO:pio|porta_r[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|PIO:pio\|porta_r\[5\] msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|PIO:pio\|porta_r\[5\]\" is converted into an equivalent circuit using register \"msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|PIO:pio|porta_r[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|PIO:pio\|porta_r\[7\] msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|PIO:pio\|porta_r\[7\]\" is converted into an equivalent circuit using register \"msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|PIO:pio|porta_r[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|exp_slot:exp3\|exp_reg_s\[4\] msx:the_msx\|exp_slot:exp3\|exp_reg_s\[4\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[4\]\" is converted into an equivalent circuit using register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[4\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|exp_slot:exp3|exp_reg_s[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|exp_slot:exp3\|exp_reg_s\[2\] msx:the_msx\|exp_slot:exp3\|exp_reg_s\[2\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[2\]\" is converted into an equivalent circuit using register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[2\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|exp_slot:exp3|exp_reg_s[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|exp_slot:exp3\|exp_reg_s\[0\] msx:the_msx\|exp_slot:exp3\|exp_reg_s\[0\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[0\]\" is converted into an equivalent circuit using register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[0\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|exp_slot:exp3|exp_reg_s[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|exp_slot:exp3\|exp_reg_s\[6\] msx:the_msx\|exp_slot:exp3\|exp_reg_s\[6\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[6\]\" is converted into an equivalent circuit using register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[6\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|exp_slot:exp3|exp_reg_s[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|exp_slot:exp3\|exp_reg_s\[5\] msx:the_msx\|exp_slot:exp3\|exp_reg_s\[5\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[5\]\" is converted into an equivalent circuit using register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[5\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|exp_slot:exp3|exp_reg_s[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|exp_slot:exp3\|exp_reg_s\[3\] msx:the_msx\|exp_slot:exp3\|exp_reg_s\[3\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[3\]\" is converted into an equivalent circuit using register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[3\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|exp_slot:exp3|exp_reg_s[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|exp_slot:exp3\|exp_reg_s\[1\] msx:the_msx\|exp_slot:exp3\|exp_reg_s\[1\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[1\]\" is converted into an equivalent circuit using register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[1\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|exp_slot:exp3|exp_reg_s[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "msx:the_msx\|exp_slot:exp3\|exp_reg_s\[7\] msx:the_msx\|exp_slot:exp3\|exp_reg_s\[7\]~_emulated msx:the_msx\|PIO:pio\|porta_r\[0\]~1 " "Register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[7\]\" is converted into an equivalent circuit using register \"msx:the_msx\|exp_slot:exp3\|exp_reg_s\[7\]~_emulated\" and latch \"msx:the_msx\|PIO:pio\|porta_r\[0\]~1\"" {  } { { "../../src/peripheral/exp_slot.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603728118741 "|UAReloaded_top|msx:the_msx|exp_slot:exp3|exp_reg_s[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1603728118741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke_o VCC " "Pin \"sdram_cke_o\" is stuck at VCC" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603728131009 "|UAReloaded_top|sdram_cke_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba_o\[0\] GND " "Pin \"sdram_ba_o\[0\]\" is stuck at GND" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603728131009 "|UAReloaded_top|sdram_ba_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba_o\[1\] GND " "Pin \"sdram_ba_o\[1\]\" is stuck at GND" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603728131009 "|UAReloaded_top|sdram_ba_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n_o GND " "Pin \"sdram_cs_n_o\" is stuck at GND" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603728131009 "|UAReloaded_top|sdram_cs_n_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603728131009 "|UAReloaded_top|VGA_BLANK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603728131009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603728131650 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|bdivider\[2\] High " "Register i2s_transmitter:i2s\|bdivider\[2\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|bdivider\[1\] High " "Register i2s_transmitter:i2s\|bdivider\[1\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|bdivider\[0\] High " "Register i2s_transmitter:i2s\|bdivider\[0\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|bitcount\[4\] High " "Register i2s_transmitter:i2s\|bitcount\[4\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|lrdivider\[7\] High " "Register i2s_transmitter:i2s\|lrdivider\[7\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|lrdivider\[6\] High " "Register i2s_transmitter:i2s\|lrdivider\[6\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|lrdivider\[5\] High " "Register i2s_transmitter:i2s\|lrdivider\[5\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|lrdivider\[4\] High " "Register i2s_transmitter:i2s\|lrdivider\[4\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|lrdivider\[3\] High " "Register i2s_transmitter:i2s\|lrdivider\[3\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|lrdivider\[2\] High " "Register i2s_transmitter:i2s\|lrdivider\[2\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|lrdivider\[1\] High " "Register i2s_transmitter:i2s\|lrdivider\[1\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2s_transmitter:i2s\|lrdivider\[0\] High " "Register i2s_transmitter:i2s\|lrdivider\[0\] will power up to High" {  } { { "../../src/audio/i2s_transmitter.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/i2s_transmitter.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clocks:clks\|sw_ff_q\[0\] Low " "Register clocks:clks\|sw_ff_q\[0\] will power up to Low" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clocks:clks\|sw_ff_q\[1\] Low " "Register clocks:clks\|sw_ff_q\[1\] will power up to Low" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603728131996 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1603728131996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603728151193 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728151627 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1603728152618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msx_UAReloaded.sdc " "Synopsys Design Constraints File file not found: 'msx_UAReloaded.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1603728152633 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1603728152633 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1603728152691 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux0~1  from: datac  to: combout " "Cell: the_msx\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux1~1  from: datac  to: combout " "Cell: the_msx\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728152751 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1603728152751 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728152860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728152864 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1603728152867 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1603728152867 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  clock_50M_i " "  20.000  clock_50M_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clocks:clks\|clock_3m_s " "   1.000 clocks:clks\|clock_3m_s" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " "   1.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 keyboard:keyb\|extra_keys_s\[7\] " "   1.000 keyboard:keyb\|extra_keys_s\[7\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  keys_n_i\[0\] " "   1.000  keys_n_i\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  keys_n_i\[1\] " "   1.000  keys_n_i\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " "   1.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.665 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  46.665 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 125.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  40.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728152868 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728152868 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728153512 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1549 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1549 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1603728159834 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728159845 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1690 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1690 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1603728168439 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:17 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:17" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728168460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/output_files/msx_UAReloaded.map.smsg " "Generated suppressed messages file D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/output_files/msx_UAReloaded.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728168906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603728169652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603728169652 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2up " "No output dependent on input pin \"joy2up\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728170614 "|UAReloaded_top|joy2up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2down " "No output dependent on input pin \"joy2down\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728170614 "|UAReloaded_top|joy2down"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2left " "No output dependent on input pin \"joy2left\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728170614 "|UAReloaded_top|joy2left"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2right " "No output dependent on input pin \"joy2right\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728170614 "|UAReloaded_top|joy2right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2fire1 " "No output dependent on input pin \"joy2fire1\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728170614 "|UAReloaded_top|joy2fire1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2fire2 " "No output dependent on input pin \"joy2fire2\"" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603728170614 "|UAReloaded_top|joy2fire2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603728170614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13192 " "Implemented 13192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603728170614 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603728170614 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603728170614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12539 " "Implemented 12539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603728170614 ""} { "Info" "ICUT_CUT_TM_RAMS" "534 " "Implemented 534 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603728170614 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1603728170614 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1603728170614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603728170614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603728170719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 11:02:50 2020 " "Processing ended: Mon Oct 26 11:02:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603728170719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603728170719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603728170719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603728170719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603728172394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603728172402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 11:02:51 2020 " "Processing started: Mon Oct 26 11:02:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603728172402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603728172402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off msx_UAReloaded -c msx_UAReloaded " "Command: quartus_fit --read_settings_files=off --write_settings_files=off msx_UAReloaded -c msx_UAReloaded" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603728172402 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603728172562 ""}
{ "Info" "0" "" "Project  = msx_UAReloaded" {  } {  } 0 0 "Project  = msx_UAReloaded" 0 0 "Fitter" 0 0 1603728172562 ""}
{ "Info" "0" "" "Revision = msx_UAReloaded" {  } {  } 0 0 "Revision = msx_UAReloaded" 0 0 "Fitter" 0 0 1603728172562 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1603728172810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603728172824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603728172824 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msx_UAReloaded EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"msx_UAReloaded\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603728172939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603728172994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603728172994 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 3 7 0 0 " "Implementing clock multiplication of 3, clock division of 7, and phase shift of 0 degrees (0 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603728173052 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 12 7 0 0 " "Implementing clock multiplication of 12, clock division of 7, and phase shift of 0 degrees (0 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603728173052 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 12 7 -90 -2917 " "Implementing clock multiplication of 12, clock division of 7, and phase shift of -90 degrees (-2917 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603728173052 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603728173052 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603728173052 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1603728173052 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1603728173364 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603728173372 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603728173717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603728173717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603728173717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603728173717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603728173717 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603728173717 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 28482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603728173746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 28484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603728173746 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603728173746 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603728173746 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603728173746 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603728173754 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603728175012 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 97 " "No exact pin location assignment(s) for 2 pins of 97 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1603728175882 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1603728177383 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msx_UAReloaded.sdc " "Synopsys Design Constraints File file not found: 'msx_UAReloaded.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603728177401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603728177401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603728177460 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux0~1  from: datac  to: combout " "Cell: the_msx\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux1~1  from: datac  to: combout " "Cell: the_msx\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728177530 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1603728177530 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1603728177646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603728177650 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1603728177653 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1603728177653 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  clock_50M_i " "  20.000  clock_50M_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clocks:clks\|clock_3m_s " "   1.000 clocks:clks\|clock_3m_s" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " "   1.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 keyboard:keyb\|extra_keys_s\[7\] " "   1.000 keyboard:keyb\|extra_keys_s\[7\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  keys_n_i\[0\] " "   1.000  keys_n_i\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  keys_n_i\[1\] " "   1.000  keys_n_i\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " "   1.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  46.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 125.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  40.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603728177654 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603728177654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178920 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178920 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178920 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178920 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178921 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "Automatically promoted node jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|p1~0 " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|p1~0" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 20943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178921 ""}  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clks\|clock_3m_s  " "Automatically promoted node clocks:clks\|clock_3m_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|extra_keys_s\[6\] " "Destination node keyboard:keyb\|extra_keys_s\[6\]" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|por_o " "Destination node keyboard:keyb\|por_o" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|extra_keys_s\[5\] " "Destination node keyboard:keyb\|extra_keys_s\[5\]" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|Mux0~0 " "Destination node clocks:clks\|Mux0~0" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 10221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|clock_3m_s~0 " "Destination node clocks:clks\|clock_3m_s~0" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 11025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|clock_out1_s " "Destination node clocks:clks\|clock_out1_s" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178921 ""}  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clks\|Mux0  " "Automatically promoted node clocks:clks\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|req_inhibit_s " "Destination node msx:the_msx\|T80a:cpu\|req_inhibit_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|iorq_n_s " "Destination node msx:the_msx\|T80a:cpu\|iorq_n_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|rd_s " "Destination node msx:the_msx\|T80a:cpu\|rd_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|wr_n_s " "Destination node msx:the_msx\|T80a:cpu\|wr_n_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|M1_n " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|M1_n" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[0\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[0\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[1\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[1\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[3\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[3\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[4\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[4\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[5\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[5\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603728178921 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178921 ""}  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178922 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_reset " "Destination node msx:the_msx\|YM2149:psg\|env_reset" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178922 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_vol\[1\]~7 " "Destination node msx:the_msx\|YM2149:psg\|env_vol\[1\]~7" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 398 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 14773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178922 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_inc~6 " "Destination node msx:the_msx\|YM2149:psg\|env_inc~6" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 115 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 20565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178922 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178922 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 7260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178922 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "midiIntf:midi\|port1_w_s  " "Automatically promoted node midiIntf:midi\|port1_w_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178923 ""}  } { { "../../src/peripheral/midiIntf.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|exp_slot:exp1\|exp_wr_s~0  " "Automatically promoted node msx:the_msx\|exp_slot:exp1\|exp_wr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178923 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|exp_slot:exp3\|exp_wr_s~0  " "Automatically promoted node msx:the_msx\|exp_slot:exp3\|exp_wr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178923 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|PIO:pio\|wr_cs_s  " "Automatically promoted node msx:the_msx\|PIO:pio\|wr_cs_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178923 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178923 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178923 ""}  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[4\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[4\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[5\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[5\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[6\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[6\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[7\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[7\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178924 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 7261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:keyb\|extra_keys_s\[7\]  " "Automatically promoted node keyboard:keyb\|extra_keys_s\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|extra_keys_s\[7\]~4 " "Destination node keyboard:keyb\|extra_keys_s\[7\]~4" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178924 ""}  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "por_s~1  " "Automatically promoted node por_s~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_csw_o " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_csw_o" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_s " "Destination node reset_s" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]~8 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]~8" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]~12 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]~12" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~6 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~6" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~2 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~2" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]~10 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]~10" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[12\]~0 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[12\]~0" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 10681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[2\]~1 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[2\]~1" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 10683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[3\]~2 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[3\]~2" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 10971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178924 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603728178924 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178924 ""}  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_s  " "Automatically promoted node reset_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[3\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[3\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[2\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[2\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[1\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[1\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[0\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[0\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|vga_en_q " "Destination node msx:the_msx\|swioports:swiop\|vga_en_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|scanline_en_q " "Destination node msx:the_msx\|swioports:swiop\|scanline_en_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|ntsc_pal_q " "Destination node msx:the_msx\|swioports:swiop\|ntsc_pal_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|busy " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|busy" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|write_copy " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|write_copy" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 282 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[4\] " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[4\]" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603728178925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603728178925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603728178925 ""}  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|T80a:cpu\|reset_s  " "Automatically promoted node msx:the_msx\|T80a:cpu\|reset_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603728178926 ""}  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603728178926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603728180499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603728180516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603728180518 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603728180542 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603728180573 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603728180607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603728181985 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603728182006 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 Embedded multiplier block " "Packed 87 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603728182006 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603728182006 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1603728182117 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1603728182117 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1603728182117 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 14 19 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603728182119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 19 22 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603728182119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 28 14 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603728182119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603728182119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 9 32 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603728182119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603728182119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 35 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603728182119 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 33 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603728182119 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1603728182119 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1603728182119 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[0\] VGA_CLOCK~output " "PLL \"pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../src/syn-UAReloaded/pll1/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 173 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 315 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 75 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1603728182255 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[2\] sdram_clock_o~output " "PLL \"pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdram_clock_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../src/syn-UAReloaded/pll1/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 173 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 315 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1603728182256 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1603728183527 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1603728186641 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603728186835 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603728186858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603728189363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603728193476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603728193622 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603728241980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603728241980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603728244295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.1% " "2e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1603728264449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X22_Y21 X32_Y31 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X22_Y21 to location X32_Y31" {  } { { "loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X22_Y21 to location X32_Y31"} { { 12 { 0 ""} 22 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603728266618 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603728266618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:47 " "Fitter routing operations ending: elapsed time is 00:01:47" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603728353019 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 41.60 " "Total time spent on timing analysis during the Fitter is 41.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603728353515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603728353608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603728354863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603728354869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603728356624 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603728360038 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/output_files/msx_UAReloaded.fit.smsg " "Generated suppressed messages file D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/output_files/msx_UAReloaded.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603728362668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5731 " "Peak virtual memory: 5731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603728365211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 11:06:05 2020 " "Processing ended: Mon Oct 26 11:06:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603728365211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:14 " "Elapsed time: 00:03:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603728365211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:51 " "Total CPU time (on all processors): 00:04:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603728365211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603728365211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603728366536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603728366544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 11:06:06 2020 " "Processing started: Mon Oct 26 11:06:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603728366544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603728366544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off msx_UAReloaded -c msx_UAReloaded " "Command: quartus_asm --read_settings_files=off --write_settings_files=off msx_UAReloaded -c msx_UAReloaded" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603728366544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603728367184 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1603728369053 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603728369118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603728369831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 11:06:09 2020 " "Processing ended: Mon Oct 26 11:06:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603728369831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603728369831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603728369831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603728369831 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603728370595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603728371421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603728371429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 11:06:10 2020 " "Processing started: Mon Oct 26 11:06:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603728371429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728371429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta msx_UAReloaded -c msx_UAReloaded " "Command: quartus_sta msx_UAReloaded -c msx_UAReloaded" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728371429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1603728371589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728372103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728372103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728372157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728372157 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728372830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msx_UAReloaded.sdc " "Synopsys Design Constraints File file not found: 'msx_UAReloaded.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728373101 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728373102 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50M_i clock_50M_i " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50M_i clock_50M_i" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603728373150 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 3 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 3 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603728373150 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 12 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 12 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603728373150 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 12 -phase -90.00 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 12 -phase -90.00 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603728373150 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603728373150 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1603728373150 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728373150 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728373151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clocks:clks\|clock_3m_s clocks:clks\|clock_3m_s " "create_clock -period 1.000 -name clocks:clks\|clock_3m_s clocks:clks\|clock_3m_s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603728373162 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " "create_clock -period 1.000 -name msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603728373162 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keys_n_i\[1\] keys_n_i\[1\] " "create_clock -period 1.000 -name keys_n_i\[1\] keys_n_i\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603728373162 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keys_n_i\[0\] keys_n_i\[0\] " "create_clock -period 1.000 -name keys_n_i\[0\] keys_n_i\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603728373162 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name jt51_wrapper:jt51\|jt51:jt51_inst\|p1 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " "create_clock -period 1.000 -name jt51_wrapper:jt51\|jt51:jt51_inst\|p1 jt51_wrapper:jt51\|jt51:jt51_inst\|p1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603728373162 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:keyb\|extra_keys_s\[7\] keyboard:keyb\|extra_keys_s\[7\] " "create_clock -period 1.000 -name keyboard:keyb\|extra_keys_s\[7\] keyboard:keyb\|extra_keys_s\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603728373162 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728373162 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux0~1  from: datad  to: combout " "Cell: the_msx\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux1~1  from: datad  to: combout " "Cell: the_msx\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[1\]~10  from: dataa  to: combout " "Cell: the_msx\|pio\|porta_r\[1\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728373213 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728373213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728373268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728373274 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1603728373277 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603728373297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603728374041 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728374041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.715 " "Worst-case setup slack is -24.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.715           -9167.152 clocks:clks\|clock_3m_s  " "  -24.715           -9167.152 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.346            -338.757 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  -22.346            -338.757 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.805            -639.477 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -19.805            -639.477 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.435           -4042.511 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "  -19.435           -4042.511 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.486           -9039.105 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.486           -9039.105 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.735            -504.526 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "   -9.735            -504.526 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.158             -81.023 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -7.158             -81.023 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.365             -73.087 keys_n_i\[0\]  " "   -5.365             -73.087 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.904             -52.798 keys_n_i\[1\]  " "   -3.904             -52.798 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.170 keyboard:keyb\|extra_keys_s\[7\]  " "   -0.170              -0.170 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728374043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.879 " "Worst-case hold slack is -0.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.879              -0.879 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -0.108 keys_n_i\[1\]  " "   -0.108              -0.108 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "    0.426               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clocks:clks\|clock_3m_s  " "    0.430               0.000 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.430               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.448               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.449               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "    0.450               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 keyboard:keyb\|extra_keys_s\[7\]  " "    0.451               0.000 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 keys_n_i\[0\]  " "    1.259               0.000 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728374162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -19.697 " "Worst-case recovery slack is -19.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.697          -19568.474 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -19.697          -19568.474 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.578            -230.336 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -19.578            -230.336 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.149            -628.569 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  -18.149            -628.569 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.138            -821.681 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -18.138            -821.681 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.811           -4809.766 clocks:clks\|clock_3m_s  " "  -15.811           -4809.766 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.674             -29.348 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "  -14.674             -29.348 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.454           -1485.535 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "  -14.454           -1485.535 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.926            -109.159 keys_n_i\[0\]  " "   -6.926            -109.159 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.674             -89.095 keys_n_i\[1\]  " "   -5.674             -89.095 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728374234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.508 " "Worst-case removal slack is -1.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508             -81.382 clocks:clks\|clock_3m_s  " "   -1.508             -81.382 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 keys_n_i\[1\]  " "    0.478               0.000 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.846               0.000 keys_n_i\[0\]  " "    1.846               0.000 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.033               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.033               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.225               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "    3.225               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.206               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   10.206               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.016               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "   11.016               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.941               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   13.941               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.416               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   14.416               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728374305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -1769.224 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "   -4.000           -1769.224 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1884.937 clocks:clks\|clock_3m_s  " "   -3.201           -1884.937 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.171 keys_n_i\[1\]  " "   -3.000             -74.171 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.112 keys_n_i\[0\]  " "   -3.000             -74.112 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -209.667 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "   -1.487            -209.667 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 keyboard:keyb\|extra_keys_s\[7\]  " "   -1.487              -2.974 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.515               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.515               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.915               0.000 clock_50M_i  " "    9.915               0.000 clock_50M_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.661               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.661               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.893               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.893               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.163               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   62.163               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728374310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728374310 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603728375317 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728375317 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603728375331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728375391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728377285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux0~1  from: datad  to: combout " "Cell: the_msx\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux1~1  from: datad  to: combout " "Cell: the_msx\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[1\]~10  from: dataa  to: combout " "Cell: the_msx\|pio\|porta_r\[1\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728378027 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728378027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728378032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603728378238 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728378238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.122 " "Worst-case setup slack is -23.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.122           -8599.544 clocks:clks\|clock_3m_s  " "  -23.122           -8599.544 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.369            -308.842 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  -20.369            -308.842 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.137            -585.636 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.137            -585.636 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.946           -3717.588 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "  -17.946           -3717.588 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.204           -8308.948 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -14.204           -8308.948 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.406            -486.827 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "   -9.406            -486.827 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.465             -73.169 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -6.465             -73.169 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.311             -72.004 keys_n_i\[0\]  " "   -5.311             -72.004 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.973             -53.137 keys_n_i\[1\]  " "   -3.973             -53.137 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.064 keyboard:keyb\|extra_keys_s\[7\]  " "   -0.064              -0.064 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728378248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.960 " "Worst-case hold slack is -0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960              -0.960 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.960              -0.960 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.184 keys_n_i\[1\]  " "   -0.184              -0.184 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clocks:clks\|clock_3m_s  " "    0.381               0.000 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.381               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "    0.397               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.398               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.398               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 keyboard:keyb\|extra_keys_s\[7\]  " "    0.399               0.000 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "    0.399               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066               0.000 keys_n_i\[0\]  " "    1.066               0.000 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728378362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -18.471 " "Worst-case recovery slack is -18.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.471          -18308.778 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -18.471          -18308.778 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.353            -215.936 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.353            -215.936 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.954            -587.152 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  -16.954            -587.152 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.940            -767.515 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -16.940            -767.515 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.866           -4538.839 clocks:clks\|clock_3m_s  " "  -14.866           -4538.839 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.914             -27.828 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "  -13.914             -27.828 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.712           -1422.898 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "  -13.712           -1422.898 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.632            -105.781 keys_n_i\[0\]  " "   -6.632            -105.781 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.489             -87.477 keys_n_i\[1\]  " "   -5.489             -87.477 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728378435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.201 " "Worst-case removal slack is -1.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201             -64.752 clocks:clks\|clock_3m_s  " "   -1.201             -64.752 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 keys_n_i\[1\]  " "    0.076               0.000 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.334               0.000 keys_n_i\[0\]  " "    1.334               0.000 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.732               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.732               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "    2.746               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.135               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.135               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.994               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "    9.994               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.524               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   12.524               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.976               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.976               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728378507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -1769.224 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "   -4.000           -1769.224 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1884.982 clocks:clks\|clock_3m_s  " "   -3.201           -1884.982 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.470 keys_n_i\[1\]  " "   -3.000             -74.470 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.250 keys_n_i\[0\]  " "   -3.000             -74.250 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -210.221 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "   -1.487            -210.221 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 keyboard:keyb\|extra_keys_s\[7\]  " "   -1.487              -2.974 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.519               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.519               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.927               0.000 clock_50M_i  " "    9.927               0.000 clock_50M_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.642               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.642               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.912               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.912               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.143               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   62.143               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728378520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728378520 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603728379782 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728379782 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603728379804 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux0~1  from: datad  to: combout " "Cell: the_msx\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux1~1  from: datad  to: combout " "Cell: the_msx\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[1\]~10  from: dataa  to: combout " "Cell: the_msx\|pio\|porta_r\[1\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datad  to: combout " "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603728380246 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728380246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728380252 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603728380353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728380353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.839 " "Worst-case setup slack is -10.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.839           -3369.756 clocks:clks\|clock_3m_s  " "  -10.839           -3369.756 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.371            -141.812 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -9.371            -141.812 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.956            -289.571 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.956            -289.571 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.850           -1256.107 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "   -7.850           -1256.107 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.035           -4105.994 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.035           -4105.994 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.437            -167.100 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "   -4.437            -167.100 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.952             -31.132 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.952             -31.132 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129             -29.084 keys_n_i\[0\]  " "   -2.129             -29.084 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497             -20.224 keys_n_i\[1\]  " "   -1.497             -20.224 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 keyboard:keyb\|extra_keys_s\[7\]  " "    0.481               0.000 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728380370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.357 " "Worst-case hold slack is -0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -0.357 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.357              -0.357 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 clocks:clks\|clock_3m_s  " "   -0.017              -0.017 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 keys_n_i\[1\]  " "    0.014               0.000 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "    0.144               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.177               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "    0.184               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.184               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.184               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 keyboard:keyb\|extra_keys_s\[7\]  " "    0.185               0.000 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 keys_n_i\[0\]  " "    0.595               0.000 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728380486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.480 " "Worst-case recovery slack is -9.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.480           -9468.265 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.480           -9468.265 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.451            -111.367 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.451            -111.367 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.265            -286.571 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -8.265            -286.571 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.257            -374.268 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.257            -374.268 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.412           -2084.787 clocks:clks\|clock_3m_s  " "   -7.412           -2084.787 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.800             -13.600 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "   -6.800             -13.600 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.728            -691.521 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "   -6.728            -691.521 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.168             -50.408 keys_n_i\[0\]  " "   -3.168             -50.408 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.641             -41.936 keys_n_i\[1\]  " "   -2.641             -41.936 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728380567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.935 " "Worst-case removal slack is -0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935             -50.735 clocks:clks\|clock_3m_s  " "   -0.935             -50.735 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 keys_n_i\[1\]  " "    0.037               0.000 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 keys_n_i\[0\]  " "    0.609               0.000 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "    1.277               0.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.324               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.324               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.458               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.458               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.887               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "    4.887               0.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.338               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    6.338               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.534               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.534               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728380648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.945 keys_n_i\[0\]  " "   -3.000             -31.945 keys_n_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.647 keys_n_i\[1\]  " "   -3.000             -31.647 keys_n_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1263.000 clocks:clks\|clock_3m_s  " "   -1.000           -1263.000 clocks:clks\|clock_3m_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -934.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "   -1.000            -934.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -141.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]  " "   -1.000            -141.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 keyboard:keyb\|extra_keys_s\[7\]  " "   -1.000              -2.000 keyboard:keyb\|extra_keys_s\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.615               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.615               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.580               0.000 clock_50M_i  " "    9.580               0.000 clock_50M_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.782               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.782               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.082               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   23.082               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.281               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   62.281               0.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603728380668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728380668 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 93 synchronizer chains. " "Report Metastability: Found 93 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603728382356 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728382356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728383144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728383148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603728383498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 11:06:23 2020 " "Processing ended: Mon Oct 26 11:06:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603728383498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603728383498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603728383498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728383498 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 175 s " "Quartus Prime Full Compilation was successful. 0 errors, 175 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603728384494 ""}
