// Seed: 2095661844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_6;
  wire  id_7;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd65,
    parameter id_5 = 32'd48
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3
  );
  parameter id_4 = -1;
  wire [1 : 1  -  -1] _id_5;
  parameter [1 : id_2  ^  id_5] id_6 = (id_4 % -1 == id_4);
  assign id_1 = id_4;
  logic id_7;
endmodule
