/*******************************************************************************
 *
 *                Copyright (C), NXP Semiconductors
 *
 *                   (C) NXP Semiconductors
 *     All rights are reserved. Reproduction in whole or in part is
 *    prohibited without the written consent of the copyright owner.
 * NXP reserves the right to make changes without notice at any time.
 * NXP makes no warranty, expressed, implied or statutory, including but
 * not limited to any implied warranty of merchantability or fitness for any
 * particular purpose, or that the use will not infringe any third party patent,
 * copyright or trademark. NXP must not be liable for any loss or damage
 *                        arising from its use.
 *
 * *//** \file
 *
 * $Author: Purnank H G (ing05193) $
 * $Revision: 13872 $ (v04.13.00)
 * $Date: 2015-07-16 14:29:05 +0530 (Thu, 16 Jul 2015) $
 *
 *******************************************************************************/
#ifndef PN7462AU_IP_HIF_H_INCLUDED_RORW
#define PN7462AU_IP_HIF_H_INCLUDED_RORW

#define HOSTIF_STATUS_REG_R (0UL)
#define HOSTIF_CONTROL_REG_R (0UL)
#define HOSTIF_CONTROL_REG_W (0UL)
#define HOSTIF_HEADER_CONTROL_REG_R (0UL)
#define HOSTIF_HEADER_CONTROL_REG_W (0UL)
#define HOSTIF_I2C_CONTROL_REG_R (0UL)
#define HOSTIF_I2C_CONTROL_REG_W (0UL)
#define HOSTIF_SPI_CONTROL_REG_R (0UL)
#define HOSTIF_SPI_CONTROL_REG_W (0UL)
#define HOSTIF_HSU_CONTROL_REG_R (0UL)
#define HOSTIF_HSU_CONTROL_REG_W (0UL)
#define HOSTIF_HSU_SAMPLE_REG_R (0UL)
#define HOSTIF_HSU_SAMPLE_REG_W (0UL)
#define HOSTIF_HSU_EST_CLOCK_DIVIDER_REG_R (0UL)
#define HOSTIF_HSU_EST_CLOCK_CORRECT_REG_R (0UL)
#define HOSTIF_SMBUS_CONTROL_REG_R (0UL)
#define HOSTIF_SMBUS_CONTROL_REG_W (0UL)
#define HOSTIF_SMBUS_UDID_0_REG_R (0UL)
#define HOSTIF_SMBUS_UDID_0_REG_W (0UL)
#define HOSTIF_SMBUS_UDID_1_REG_R (0UL)
#define HOSTIF_SMBUS_UDID_1_REG_W (0UL)
#define HOSTIF_SMBUS_UDID_2_REG_R (0UL)
#define HOSTIF_SMBUS_UDID_2_REG_W (0UL)
#define HOSTIF_SMBUS_UDID_3_REG_R (0UL)
#define HOSTIF_SMBUS_UDID_3_REG_W (0UL)
#define HOSTIF_BUFFER_RX0_CFG_REG_R (0UL)
#define HOSTIF_BUFFER_RX0_CFG_REG_W (0UL)
#define HOSTIF_BUFFER_RX1_CFG_REG_R (0UL)
#define HOSTIF_BUFFER_RX1_CFG_REG_W (0UL)
#define HOSTIF_BUFFER_RX2_CFG_REG_R (0UL)
#define HOSTIF_BUFFER_RX2_CFG_REG_W (0UL)
#define HOSTIF_BUFFER_RX3_CFG_REG_R (0UL)
#define HOSTIF_BUFFER_RX3_CFG_REG_W (0UL)
#define HOSTIF_BUFFER_TX_CFG_REG_R (0UL)
#define HOSTIF_BUFFER_TX_CFG_REG_W (0UL)
#define HOSTIF_BUFFER_RX0_LEN_REG_R (0UL)
#define HOSTIF_BUFFER_RX1_LEN_REG_R (0UL)
#define HOSTIF_BUFFER_RX2_LEN_REG_R (0UL)
#define HOSTIF_BUFFER_RX3_LEN_REG_R (0UL)
#define HOSTIF_BUFFER_TX_LEN_REG_R (0UL)
#define HOSTIF_BUFFER_TX_LEN_REG_W (0UL)
#define HOSTIF_TIC_TIMEOUT_REG_R (0UL)
#define HOSTIF_TIC_TIMEOUT_REG_W (0UL)
#define HOSTIF_WATERLEVEL_REG_R (0UL)
#define HOSTIF_WATERLEVEL_REG_W (0UL)
#define HOSTIF_SET_DATA_READY_REG_WO (0UL)
#define HOSTIF_SET_DATA_READY_REG_W (0UL)
#define HOSTIF_CLR_DATA_READY_REG_WO (0UL)
#define HOSTIF_CLR_DATA_READY_REG_W (0UL)
#define HOSTIF_DATA_READY_STATUS_REG_R (0UL)
#define HOSTIF_DBG_RX_REG_R (0UL)
#define HOSTIF_DBG_RX_ADDR_REG_R (0UL)
#define HOSTIF_TBSEL_REG_R (0UL)
#define HOSTIF_TBSEL_REG_W (0UL)
#define HOSTIF_TBVALUE_REG_R (0UL)
#define HOSTIF_SPARE_REG_R (0UL)
#define HOSTIF_SPARE_REG_W (0UL)
#define HOSTIF_INT_CLR_ENABLE_REG_WO (0UL)
#define HOSTIF_INT_CLR_ENABLE_REG_W (0UL)
#define HOSTIF_INT_SET_ENABLE_REG_WO (0UL)
#define HOSTIF_INT_SET_ENABLE_REG_W (0UL)
#define HOSTIF_INT_STATUS_REG_R (0UL)
#define HOSTIF_INT_ENABLE_REG_R (0UL)
#define HOSTIF_INT_CLR_STATUS_REG_WO (0UL)
#define HOSTIF_INT_CLR_STATUS_REG_W (0UL)
#define HOSTIF_INT_SET_STATUS_REG_WO (0UL)
#define HOSTIF_INT_SET_STATUS_REG_W (0UL)

#endif /* PN7462AU_IP_HIF_H_INCLUDED_RORW */
