// Seed: 3527785589
module module_0 (
    output wor   id_0,
    output uwire id_1
    , id_3
);
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10,
    output logic id_11,
    input supply1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input supply1 id_15,
    input wor id_16,
    input tri1 id_17
);
  initial begin : LABEL_0
    id_11 <= 1;
    id_7 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_10
  );
  assign modCall_1.id_0 = 0;
  wire id_19;
endmodule
