[RF ET] Get Delay FreqInfo error : Freq Cnt(%d)
[RF ET] Get Delay FreqInfo error : Invalid Freq Info (freq: %d)
[RF ET][CL DELAY] Get Delay FreqInfo : freq_cnt[%d] freq_list[%d] center_delay[%d] delay_offset[%d] total_delay[%d]
[CL DELAY] FDAGC Pwr : pwr_l(%7d), pwr_u(%7d), ch_pwr(%7d), aclr_l (%4d), aclr_u (%4d)
[RF ET][CL DELAY][%s] Reg setting for mem dump is done!
[CL DELAY] Set MarconiSync Fail
[CL DELAY] start_total_delay[%d], total_delay[%d], aclr_list[%d], aclr_cnt[%d]
[CL DELAY] Get FDAGC Avg Pwr error!! (0x%x)
[CL DELAY] Check ACLR Data buf size!! (0x%x)
[RF ET][CL DELAY] RTG value is invalid!! rtg(%d) -> (%d)
[RF ET][CL DELAY] Get Opt Delay:: fdagc_list0(%d) fdagc_list1(%d) fdagc_list2(%d) fdagc_list3(%d)
[RF ET][CL DELAY] Get Opt Delay:: fdagc_pwr0(%d) fdagc_pwr1(%d) fdagc_pwr2(%d) fdagc_pwr3(%d)
[RF ET][CL DELAY] Warning!! pwr_l value is zero!!
[RF ET][CL DELAY] Warning!! pwr_u value is zero!!
[CL DELAY] FDAGC Pwr : ch_pwr (%7d), pwr_l (%7d), pwr_u(%7d), aclr_l (%7d), aclr_u (%7d)
[RF ET][CL DELAY] Get Opt Delay:: total_delay(%d) aclr_cur(%d)
[RF ET][CL DELAY] Warning!! Check CL Delay ACLR Min Option!!
[RF ET][CL DELAY] Get Opt Delay :: Low ACLR (%d) error
[RF_ET][CL DELAY] Get Opt Delay :: total_delay_best[%d], aclr_l[%d], aclr_u[%d], rtg_val[%d]
