<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DSP Link Application Programming Interface (API): dm648_hal_pci.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.7.2 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>dm648_hal_pci.h File Reference</h1>  </div>
</div>
<div class="contents">
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Hardware Abstraction Layer for PC-DM648 PCI interface. Defines interfaces to initialize the PCI interface. </p>
<p>============================================================================</p>
<dl class="user"><dt><b>Path:</b></dt><dd>/gpp/inc/sys/arch/DM648/</dd></dl>
<dl class="user"><dt><b>Version:</b></dt><dd>1.65.01.05_eng ============================================================================ </dd></dl>
<dl class="user"><dt><b>Copyright:</b></dt><dd>Copyright (C) 2002-2009, Texas Instruments Incorporated - <a href="http://www.ti.com/">http://www.ti.com/</a></dd></dl>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>* Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>* Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>* Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ============================================================================ </p>
<code>#include &lt;<a class="el" href="gpp_2inc_2dsplink_8h_source.html">dsplink.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="dm648__hal_8h_source.html">dm648_hal.h</a>&gt;</code><br/>
<!-- startSectionHeader --><div class="dynheader">
Include dependency graph for dm648_hal_pci.h:<!-- endSectionHeader --></div>
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
<div class="center"><img src="dm648__hal__pci_8h__incl.png" border="0" usemap="#dm648__hal__pci_8h" alt=""/></div>
<map name="dm648__hal__pci_8h" id="dm648__hal__pci_8h">
<area shape="rect" href="gpp_2inc_2dsplink_8h.html" title="dsplink.h" alt="" coords="258,233,328,257" /><area shape="rect" href="dm648__hal_8h.html" title="Hardware Abstraction Layer for DM648. Define the Platform specific HAL (Hardware Abstraction Layer) o..." alt="" coords="298,84,389,108" /><area shape="rect" href="gpptypes_8h.html" title="Defines the type system for DSP/BIOS Link." alt="" coords="157,382,237,406" /><area shape="rect" href="constants_8h.html" title="Defines the type system for DSP/BIOS Link." alt="" coords="58,308,138,332" /><area shape="rect" href="errbase_8h.html" title="Central repository for error and status code bases and ranges for DSP/BIOS LINK and any Algorithm Fra..." alt="" coords="162,308,232,332" /><area shape="rect" href="archdefs_8h.html" title="Defines platform specific attributes for user applications." alt="" coords="256,308,330,332" /><area shape="rect" href="linkcfgdefs_8h.html" title="Defines constants and interfaces for configuration of DSPLINK." alt="" coords="354,308,445,332" /><area shape="rect" href="linkcfgdefs__os_8h.html" title="Defines OS&#45;specific constants and interfaces for configuration of DSP/BIOS LINK." alt="" coords="386,382,496,406" /><area shape="rect" href="hal_8h.html" title="Defines interface exposed by HAL sub&#45;component." alt="" coords="349,158,397,182" /></map>
<!-- endSectionContent --></div>
<!-- startSectionHeader --><div class="dynheader">
This graph shows which files directly or indirectly include this file:<!-- endSectionHeader --></div>
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
<div class="center"><img src="dm648__hal__pci_8h__dep__incl.png" border="0" usemap="#dm648__hal__pci_8hdep" alt=""/></div>
<map name="dm648__hal__pci_8hdep" id="dm648__hal__pci_8hdep">
<area shape="rect" href="dm648__hal_8h.html" title="Hardware Abstraction Layer for DM648. Define the Platform specific HAL (Hardware Abstraction Layer) o..." alt="" coords="536,84,626,108" /><area shape="rect" href="dm648__hal__pci__boot_8h.html" title="BOOT controller module header file." alt="" coords="8,158,152,182" /><area shape="rect" href="dm648__hal__pci__dma_8h.html" title="DMA module header file." alt="" coords="176,158,320,182" /><area shape="rect" href="dm648__hal__pci__intgen_8h.html" title="Interrupt Generation module header file." alt="" coords="344,158,498,182" /><area shape="rect" href="dm648__hal__pci__map_8h.html" title="Map module header file." alt="" coords="688,158,832,182" /><area shape="rect" href="dm648__hal__pci__pwr_8h.html" title="Power Management module header file." alt="" coords="856,158,997,182" /><area shape="rect" href="dm648__hal__pci__rdwr_8h.html" title="Read Write module header file." alt="" coords="1021,158,1168,182" /><area shape="rect" href="dm648__phy__pci_8h.html" title="Hardware Abstraction Layer for DM648. Define the Platform specific HAL (Hardware Abstraction Layer) o..." alt="" coords="522,158,640,182" /></map>
<!-- endSectionContent --></div>

<p><a href="dm648__hal__pci_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m648__dev_regs__tag.html">DM648_devRegs_tag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m648__ddr_regs.html">DM648_ddrRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m648__param_entry__tags.html">DM648_paramEntry_tags</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m648__edma_regs__tag.html">DM648_edmaRegs_tag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m648__pci_regs__tag.html">DM648_pciRegs_tag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m648___hal_pci_phy_obj__tag.html">DM648_HalPciPhyObj_tag</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#acb3232e01f77278244a97ace813d5434">NUM_BARS</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of BAR registers. ============================================================================.  <a href="#acb3232e01f77278244a97ace813d5434"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a0af466cc1f0d11c210186fe46c7b82ee">PCI33_DMA_MAXTHROUGHPUT</a>&#160;&#160;&#160;132u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum through put of PCI interface. ============================================================================.  <a href="#a0af466cc1f0d11c210186fe46c7b82ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a599b5b64856bf4a0f010278b2942ddc5">SCRATCH_BAR_NUMBER</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BAR number for scratch. ============================================================================.  <a href="#a599b5b64856bf4a0f010278b2942ddc5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#ae23e80f0f149296233f47dbbee4ec79d">DDR_REGS_BAR_NO</a>&#160;&#160;&#160;1u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number for the BAR register used for DDR EMIF register access. ============================================================================.  <a href="#ae23e80f0f149296233f47dbbee4ec79d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#ae1261a2170fcbf0cfad772a9956595b6">CFG_REGS_BAR_NO</a>&#160;&#160;&#160;2u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number for the BAR register used for register access. ============================================================================.  <a href="#ae1261a2170fcbf0cfad772a9956595b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#ac4ccb89bdb23bf6315c8ed10f5a2706d">RWMEM_BAR_NO</a>&#160;&#160;&#160;4u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number for the BAR register used for L1DRAM access. ============================================================================.  <a href="#ac4ccb89bdb23bf6315c8ed10f5a2706d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#aeec8c1f6d521b953d7fa02121a4e1bb4">SHMEM_BAR_NO</a>&#160;&#160;&#160;5u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number for the BAR register used for shared memory access. ============================================================================.  <a href="#aeec8c1f6d521b953d7fa02121a4e1bb4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a52a56eb1f6bb9f722859fcd222b5a5a1">LPSC_GEM</a>&#160;&#160;&#160;33u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Module number for GEM. ============================================================================.  <a href="#a52a56eb1f6bb9f722859fcd222b5a5a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a9cfde5bfe827fd3be16fa91e77bea82d">LPSC_EDMA_TPCC</a>&#160;&#160;&#160;0u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Module number for EDMA TPCC. ============================================================================.  <a href="#a9cfde5bfe827fd3be16fa91e77bea82d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a02c8b6a05b4a3a76bb7222544553b607">LPSC_DDR</a>&#160;&#160;&#160;7u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Module number for DDR. ============================================================================.  <a href="#a02c8b6a05b4a3a76bb7222544553b607"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a9db0dce5a8008db0f913eb466b05bd32">DM648_BAR2_BASE</a>&#160;&#160;&#160;0x02000000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Default value contained in BAR2. ============================================================================.  <a href="#a9db0dce5a8008db0f913eb466b05bd32"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#abfeb9dcae9a29cc94b4918130daed62a">DM648_PCIMEM_BASE</a>&#160;&#160;&#160;0x40000000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PCI memory base in GEM memory space. ============================================================================.  <a href="#abfeb9dcae9a29cc94b4918130daed62a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a88cb259de5100b059473e115ae12dc04">DM648_DEVREG_BASE</a>&#160;&#160;&#160;0x02049000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Device config registers. ============================================================================.  <a href="#a88cb259de5100b059473e115ae12dc04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a3f904a4e7ae36b83b002fa1bb506f9d8">DM648_EDMAREG_BASE</a>&#160;&#160;&#160;0x02A00000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EDMA registers. ============================================================================.  <a href="#a3f904a4e7ae36b83b002fa1bb506f9d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a78badb26cc782e25de9414157aa7f034">DM648_DDRREG_BASE</a>&#160;&#160;&#160;0x78000000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of DDR PHY registers. ============================================================================.  <a href="#a78badb26cc782e25de9414157aa7f034"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#ae079d5558f12648fa597a85cc99c1ce3">DM648_MDCTL_BASE</a>&#160;&#160;&#160;0x02046A00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of MDCTL registers. ============================================================================.  <a href="#ae079d5558f12648fa597a85cc99c1ce3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a9c9fbe9b114ec9dbca941296673f9732">DM648_MDSTAT_BASE</a>&#160;&#160;&#160;0x02046800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of MDSTAT registers. ============================================================================.  <a href="#a9c9fbe9b114ec9dbca941296673f9732"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#acc691a48cc93ca9e0c2dbaa9eee9db24">DM648_PTCMD_BASE</a>&#160;&#160;&#160;0x02046120</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of MDCTL register. ============================================================================.  <a href="#acc691a48cc93ca9e0c2dbaa9eee9db24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a90e7d44d90a0f5073afdc43d5f5ef78e">DM648_PTSTAT_BASE</a>&#160;&#160;&#160;0x02046128</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of MDCTL registers. ============================================================================.  <a href="#a90e7d44d90a0f5073afdc43d5f5ef78e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#ae9f7275e9686f332993ab67baa017760">DM648_PCIREG_BASE</a>&#160;&#160;&#160;0x02048400u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PCI backend registers. ============================================================================.  <a href="#ae9f7275e9686f332993ab67baa017760"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a7fc1cded9425fb3eec7d3f68e32f5732">DM648_SOFTINT0_MASK</a>&#160;&#160;&#160;0x01000000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for generating soft int0 (DSP-&gt;GPP) ============================================================================.  <a href="#a7fc1cded9425fb3eec7d3f68e32f5732"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#af8313992285aa94362b61b4aa499c4ca">DM648_SOFTINT1_MASK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for generating soft int1 (GPP-&gt;DSP) ============================================================================.  <a href="#af8313992285aa94362b61b4aa499c4ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a23594db3f8bd4fa2e2d5fb18ca8e1462">DM648_LRESET_MASK</a>&#160;&#160;&#160;0x00000100u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for reseting/releasing GEM. ============================================================================.  <a href="#a23594db3f8bd4fa2e2d5fb18ca8e1462"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#aed0ab1f3280427421f905944354bf161">DM648_INTSTATUS_MASK</a>&#160;&#160;&#160;0x00080000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Interrupt status (DSP-&gt;GPP) ============================================================================.  <a href="#aed0ab1f3280427421f905944354bf161"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a9219231d54510e186f5253009f93a8b8">DM648_BOOTCMPLTBC_MASK</a>&#160;&#160;&#160;0x00000001u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Setting BC bit in BOOTCOMPLT register. ============================================================================.  <a href="#a9219231d54510e186f5253009f93a8b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a664e71863820308badf21b472092a187">DM648_PCIADLEN</a>&#160;&#160;&#160;0x00800000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Length each segment of addressable PCI Space.. ============================================================================.  <a href="#a664e71863820308badf21b472092a187"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a5c36a15a3a3fb580a4e7687039f407dd">DM648_PCIADWRBITMASK</a>&#160;&#160;&#160;0xFF800000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask indicating writeable bits in PCI Address Window registers. ============================================================================.  <a href="#a5c36a15a3a3fb580a4e7687039f407dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#ace64eda2682415e1d7245e227ae2103c">DM648_PAGEWRBITMASK</a>&#160;&#160;&#160;0xFF800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask indicating writeable bits in PCI Base Address Mask Register5. ============================================================================.  <a href="#ace64eda2682415e1d7245e227ae2103c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a52ea41916d7c5ad4b623befdceee1c0e">HAL_CONFIGURE_MAP</a>&#160;&#160;&#160;0x1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Value indicating mapping has to be done. ============================================================================.  <a href="#a52ea41916d7c5ad4b623befdceee1c0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a1133d289592eebaaec5fedbf453283b1">HAL_CONFIGURE_UNMAP</a>&#160;&#160;&#160;0x2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Value indicating unmapping has to be done. ============================================================================.  <a href="#a1133d289592eebaaec5fedbf453283b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a1b74ca1938804a44644fb950923d9a85">HAL_CONFIGURE_SET</a>&#160;&#160;&#160;0x3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Value indicating simply set the dsp for the given address. ============================================================================.  <a href="#a1b74ca1938804a44644fb950923d9a85"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM648_devRegs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register Overlay Structure for Device config registers. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m648__dev_regs__tag.html">DM648_devRegs_tag</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#af60d7eb4f30af9ff8c9694e67231f31a">DM648_devRegs</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM648_paramEntry</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register Overlay Structure for PARAMENTRY. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="struct_d_m648__param_entry__tags.html">DM648_paramEntry_tags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a4519149514ef81178f9592487f7180d0">DM648_paramEntry</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM648_edmaRegs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register Overlay Structure for EDMA. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m648__edma_regs__tag.html">DM648_edmaRegs_tag</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#afa517dd7c917e20ea89a0c3673adfdf0">DM648_edmaRegs</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM648_pciRegs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PCI Back end register overlay structure. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m648__pci_regs__tag.html">DM648_pciRegs_tag</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#abfdf329bcb4d3e6c9e91c8cd6efa65ca">DM648_pciRegs</a></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="acb3232e01f77278244a97ace813d5434"></a><!-- doxytag: member="dm648_hal_pci.h::NUM_BARS" ref="acb3232e01f77278244a97ace813d5434" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_BARS&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of BAR registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>NUM_BARS </dd></dl>

</div>
</div>
<a class="anchor" id="a0af466cc1f0d11c210186fe46c7b82ee"></a><!-- doxytag: member="dm648_hal_pci.h::PCI33_DMA_MAXTHROUGHPUT" ref="a0af466cc1f0d11c210186fe46c7b82ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI33_DMA_MAXTHROUGHPUT&#160;&#160;&#160;132u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Maximum through put of PCI interface. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>PCI33_DMA_MAXTHROUGHPUT </dd></dl>

</div>
</div>
<a class="anchor" id="a599b5b64856bf4a0f010278b2942ddc5"></a><!-- doxytag: member="dm648_hal_pci.h::SCRATCH_BAR_NUMBER" ref="a599b5b64856bf4a0f010278b2942ddc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCRATCH_BAR_NUMBER&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>BAR number for scratch. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>SCRATCH_BAR_NUMBER </dd></dl>

</div>
</div>
<a class="anchor" id="ae23e80f0f149296233f47dbbee4ec79d"></a><!-- doxytag: member="dm648_hal_pci.h::DDR_REGS_BAR_NO" ref="ae23e80f0f149296233f47dbbee4ec79d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDR_REGS_BAR_NO&#160;&#160;&#160;1u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number for the BAR register used for DDR EMIF register access. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DDR_REGS_BAR_NO </dd></dl>

</div>
</div>
<a class="anchor" id="ae1261a2170fcbf0cfad772a9956595b6"></a><!-- doxytag: member="dm648_hal_pci.h::CFG_REGS_BAR_NO" ref="ae1261a2170fcbf0cfad772a9956595b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_REGS_BAR_NO&#160;&#160;&#160;2u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number for the BAR register used for register access. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>CFG_REGS_BAR_NO </dd></dl>

</div>
</div>
<a class="anchor" id="ac4ccb89bdb23bf6315c8ed10f5a2706d"></a><!-- doxytag: member="dm648_hal_pci.h::RWMEM_BAR_NO" ref="ac4ccb89bdb23bf6315c8ed10f5a2706d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RWMEM_BAR_NO&#160;&#160;&#160;4u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number for the BAR register used for L1DRAM access. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>RWMEM_BAR_NO </dd></dl>

</div>
</div>
<a class="anchor" id="aeec8c1f6d521b953d7fa02121a4e1bb4"></a><!-- doxytag: member="dm648_hal_pci.h::SHMEM_BAR_NO" ref="aeec8c1f6d521b953d7fa02121a4e1bb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHMEM_BAR_NO&#160;&#160;&#160;5u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number for the BAR register used for shared memory access. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>SHMEM_BAR_NO </dd></dl>

</div>
</div>
<a class="anchor" id="a52a56eb1f6bb9f722859fcd222b5a5a1"></a><!-- doxytag: member="dm648_hal_pci.h::LPSC_GEM" ref="a52a56eb1f6bb9f722859fcd222b5a5a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSC_GEM&#160;&#160;&#160;33u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Module number for GEM. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LPSC_GEM </dd></dl>

</div>
</div>
<a class="anchor" id="a9cfde5bfe827fd3be16fa91e77bea82d"></a><!-- doxytag: member="dm648_hal_pci.h::LPSC_EDMA_TPCC" ref="a9cfde5bfe827fd3be16fa91e77bea82d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSC_EDMA_TPCC&#160;&#160;&#160;0u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Module number for EDMA TPCC. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LPSC_EDMA_TPCC </dd></dl>

</div>
</div>
<a class="anchor" id="a02c8b6a05b4a3a76bb7222544553b607"></a><!-- doxytag: member="dm648_hal_pci.h::LPSC_DDR" ref="a02c8b6a05b4a3a76bb7222544553b607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSC_DDR&#160;&#160;&#160;7u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Module number for DDR. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LPSC_DDR </dd></dl>

</div>
</div>
<a class="anchor" id="a9db0dce5a8008db0f913eb466b05bd32"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_BAR2_BASE" ref="a9db0dce5a8008db0f913eb466b05bd32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_BAR2_BASE&#160;&#160;&#160;0x02000000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Default value contained in BAR2. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_BAR2_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="abfeb9dcae9a29cc94b4918130daed62a"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PCIMEM_BASE" ref="abfeb9dcae9a29cc94b4918130daed62a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_PCIMEM_BASE&#160;&#160;&#160;0x40000000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PCI memory base in GEM memory space. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_PCIMEM_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a88cb259de5100b059473e115ae12dc04"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_DEVREG_BASE" ref="a88cb259de5100b059473e115ae12dc04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_DEVREG_BASE&#160;&#160;&#160;0x02049000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of Device config registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_DEVREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a3f904a4e7ae36b83b002fa1bb506f9d8"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_EDMAREG_BASE" ref="a3f904a4e7ae36b83b002fa1bb506f9d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_EDMAREG_BASE&#160;&#160;&#160;0x02A00000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of EDMA registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_EDMAREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a78badb26cc782e25de9414157aa7f034"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_DDRREG_BASE" ref="a78badb26cc782e25de9414157aa7f034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_DDRREG_BASE&#160;&#160;&#160;0x78000000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of DDR PHY registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_DDRREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="ae079d5558f12648fa597a85cc99c1ce3"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_MDCTL_BASE" ref="ae079d5558f12648fa597a85cc99c1ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_MDCTL_BASE&#160;&#160;&#160;0x02046A00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of MDCTL registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_MDCTL_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a9c9fbe9b114ec9dbca941296673f9732"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_MDSTAT_BASE" ref="a9c9fbe9b114ec9dbca941296673f9732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_MDSTAT_BASE&#160;&#160;&#160;0x02046800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of MDSTAT registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_MDSTAT_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="acc691a48cc93ca9e0c2dbaa9eee9db24"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PTCMD_BASE" ref="acc691a48cc93ca9e0c2dbaa9eee9db24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_PTCMD_BASE&#160;&#160;&#160;0x02046120</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of MDCTL register. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_PTCMD_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a90e7d44d90a0f5073afdc43d5f5ef78e"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PTSTAT_BASE" ref="a90e7d44d90a0f5073afdc43d5f5ef78e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_PTSTAT_BASE&#160;&#160;&#160;0x02046128</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of MDCTL registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_PTSTAT_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="ae9f7275e9686f332993ab67baa017760"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PCIREG_BASE" ref="ae9f7275e9686f332993ab67baa017760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_PCIREG_BASE&#160;&#160;&#160;0x02048400u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of PCI backend registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_PCIREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a7fc1cded9425fb3eec7d3f68e32f5732"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_SOFTINT0_MASK" ref="a7fc1cded9425fb3eec7d3f68e32f5732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_SOFTINT0_MASK&#160;&#160;&#160;0x01000000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mask for generating soft int0 (DSP-&gt;GPP) ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_SOFTINT0_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="af8313992285aa94362b61b4aa499c4ca"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_SOFTINT1_MASK" ref="af8313992285aa94362b61b4aa499c4ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_SOFTINT1_MASK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mask for generating soft int1 (GPP-&gt;DSP) ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_SOFTINT1_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="a23594db3f8bd4fa2e2d5fb18ca8e1462"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_LRESET_MASK" ref="a23594db3f8bd4fa2e2d5fb18ca8e1462" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_LRESET_MASK&#160;&#160;&#160;0x00000100u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mask for reseting/releasing GEM. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_LRESET_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="aed0ab1f3280427421f905944354bf161"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_INTSTATUS_MASK" ref="aed0ab1f3280427421f905944354bf161" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_INTSTATUS_MASK&#160;&#160;&#160;0x00080000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bitmask for Interrupt status (DSP-&gt;GPP) ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_INTSTATUS_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="a9219231d54510e186f5253009f93a8b8"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_BOOTCMPLTBC_MASK" ref="a9219231d54510e186f5253009f93a8b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_BOOTCMPLTBC_MASK&#160;&#160;&#160;0x00000001u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bitmask for Setting BC bit in BOOTCOMPLT register. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_BOOTCMPLTBC_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="a664e71863820308badf21b472092a187"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PCIADLEN" ref="a664e71863820308badf21b472092a187" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_PCIADLEN&#160;&#160;&#160;0x00800000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Length each segment of addressable PCI Space.. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_PCIADLEN </dd></dl>

</div>
</div>
<a class="anchor" id="a5c36a15a3a3fb580a4e7687039f407dd"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PCIADWRBITMASK" ref="a5c36a15a3a3fb580a4e7687039f407dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_PCIADWRBITMASK&#160;&#160;&#160;0xFF800000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mask indicating writeable bits in PCI Address Window registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_PCIADWRBITMASK </dd></dl>

</div>
</div>
<a class="anchor" id="ace64eda2682415e1d7245e227ae2103c"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PAGEWRBITMASK" ref="ace64eda2682415e1d7245e227ae2103c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM648_PAGEWRBITMASK&#160;&#160;&#160;0xFF800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mask indicating writeable bits in PCI Base Address Mask Register5. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM648_PAGEWRBITMASK </dd></dl>

</div>
</div>
<a class="anchor" id="a52ea41916d7c5ad4b623befdceee1c0e"></a><!-- doxytag: member="dm648_hal_pci.h::HAL_CONFIGURE_MAP" ref="a52ea41916d7c5ad4b623befdceee1c0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAL_CONFIGURE_MAP&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Value indicating mapping has to be done. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>HAL_CONFIGURE_MAP </dd></dl>

</div>
</div>
<a class="anchor" id="a1133d289592eebaaec5fedbf453283b1"></a><!-- doxytag: member="dm648_hal_pci.h::HAL_CONFIGURE_UNMAP" ref="a1133d289592eebaaec5fedbf453283b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAL_CONFIGURE_UNMAP&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Value indicating unmapping has to be done. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>HAL_CONFIGURE_UNMAP </dd></dl>

</div>
</div>
<a class="anchor" id="a1b74ca1938804a44644fb950923d9a85"></a><!-- doxytag: member="dm648_hal_pci.h::HAL_CONFIGURE_SET" ref="a1b74ca1938804a44644fb950923d9a85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAL_CONFIGURE_SET&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Value indicating simply set the dsp for the given address. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>HAL_CONFIGURE_SETP </dd></dl>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="af60d7eb4f30af9ff8c9694e67231f31a"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_devRegs" ref="af60d7eb4f30af9ff8c9694e67231f31a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m648__dev_regs__tag.html">DM648_devRegs_tag</a>  <a class="el" href="struct_d_m648__dev_regs__tag.html">DM648_devRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4519149514ef81178f9592487f7180d0"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_paramEntry" ref="a4519149514ef81178f9592487f7180d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m648__param_entry__tags.html">DM648_paramEntry_tags</a>  <a class="el" href="struct_d_m648__param_entry__tags.html">DM648_paramEntry</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afa517dd7c917e20ea89a0c3673adfdf0"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_edmaRegs" ref="afa517dd7c917e20ea89a0c3673adfdf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m648__edma_regs__tag.html">DM648_edmaRegs_tag</a>  <a class="el" href="struct_d_m648__edma_regs__tag.html">DM648_edmaRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abfdf329bcb4d3e6c9e91c8cd6efa65ca"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_pciRegs" ref="abfdf329bcb4d3e6c9e91c8cd6efa65ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m648__pci_regs__tag.html">DM648_pciRegs_tag</a>  <a class="el" href="struct_d_m648__pci_regs__tag.html">DM648_pciRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1" /><small>
Copyright  2011, Texas Instruments Incorporated</small>
</body>
</html>
