#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 31 22:42:30 2024
# Process ID: 10884
# Current directory: E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8284 E:\Vivado\Verilog\Gate_Level_Designs\ripple_carry_4bits_adder\ripple_carry_4bits_adder.xpr
# Log file: E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/vivado.log
# Journal file: E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 812.598 ; gain = 77.660
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ripple_carry_4bit_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ripple_carry_4bit_adder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 48a6538f583c43349c38667f4e5c324d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ripple_carry_4bit_adder_tb_behav xil_defaultlib.ripple_carry_4bit_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ripple_carry_4bit_adder_tb_behav -key {Behavioral:sim_1:Functional:ripple_carry_4bit_adder_tb} -tclbatch {ripple_carry_4bit_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ripple_carry_4bit_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100 A=0010 B=0011 S=0101 C_out=0

Time=                 200 A=1001 B=1001 S=0010 C_out=1

Time=                 300 A=0101 B=1000 S=1101 C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'ripple_carry_4bit_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 867.762 ; gain = 10.004
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ripple_carry_4bit_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ripple_carry_4bit_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/half_adder/half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.srcs/sources_1/new/ripple_carry_4bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_4bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.srcs/sim_1/new/ripple_carry_4bit_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_4bit_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 48a6538f583c43349c38667f4e5c324d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ripple_carry_4bit_adder_tb_behav xil_defaultlib.ripple_carry_4bit_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_4bit_adder
Compiling module xil_defaultlib.ripple_carry_4bit_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ripple_carry_4bit_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Time=                 100 A=0010 B=0011 S=0101 C_out=0

Time=                 200 A=0011 B=0101 S=1000 C_out=0

Time=                 300 A=0100 B=0010 S=0110 C_out=0

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 867.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: ripple_carry_4bit_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 979.938 ; gain = 103.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ripple_carry_4bit_adder' [E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.srcs/sources_1/new/ripple_carry_4bit_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [E:/Vivado/Verilog/Gate_Level_Designs/half_adder/half_adder.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [E:/Vivado/Verilog/Gate_Level_Designs/half_adder/half_adder.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripple_carry_4bit_adder' (3#1) [E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.srcs/sources_1/new/ripple_carry_4bit_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.773 ; gain = 157.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.773 ; gain = 157.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.773 ; gain = 157.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1570.164 ; gain = 694.000
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1570.164 ; gain = 694.000
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ripple_carry_4bit_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ripple_carry_4bit_adder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 48a6538f583c43349c38667f4e5c324d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ripple_carry_4bit_adder_tb_behav xil_defaultlib.ripple_carry_4bit_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/ripple_carry_4bits_adder/ripple_carry_4bits_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ripple_carry_4bit_adder_tb_behav -key {Behavioral:sim_1:Functional:ripple_carry_4bit_adder_tb} -tclbatch {ripple_carry_4bit_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ripple_carry_4bit_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=                 100 A=0010 B=0011 S=0101 C_out=0

Time=                 200 A=0011 B=0101 S=1000 C_out=0

Time=                 300 A=0100 B=0010 S=0110 C_out=0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'ripple_carry_4bit_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 22:57:55 2024...
