

================================================================
== Vitis HLS Report for 'fir16'
================================================================
* Date:           Fri Sep 26 22:00:29 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        KhanhTran_Lab2
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.399 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      260|      260|  2.600 us|  2.600 us|  256|  256|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_i  |      258|      258|         4|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    304|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    162|    -|
|Register         |        -|   -|    408|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    408|    498|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln35_1_fu_502_p2  |         +|   0|  0|  21|          21|          21|
    |add_ln35_2_fu_412_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln35_3_fu_510_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln35_4_fu_520_p2  |         +|   0|  0|  21|          21|          21|
    |add_ln35_fu_406_p2    |         +|   0|  0|  20|          20|          20|
    |i_fu_221_p2           |         +|   0|  0|  15|           8|           1|
    |tmp2_fu_318_p2        |         +|   0|  0|  24|          17|          17|
    |tmp41_fu_354_p2       |         +|   0|  0|  24|          17|          17|
    |tmp6_fu_372_p2        |         +|   0|  0|  24|          17|          17|
    |p_neg_fu_394_p2       |         -|   0|  0|  21|           1|          21|
    |tmp3_fu_340_p2        |         -|   0|  0|  20|          20|          20|
    |tmp7_fu_400_p2        |         -|   0|  0|  21|          21|          21|
    |tmp_fu_312_p2         |         -|   0|  0|  24|          17|          17|
    |ap_condition_105      |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_227_p2   |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 304|         226|         234|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i16_load         |   9|          2|    8|         16|
    |i16_fu_56                         |   9|          2|    8|         16|
    |shift_reg15_fu_108                |   9|          2|   16|         32|
    |shift_reg_10_fu_100               |   9|          2|   16|         32|
    |shift_reg_11_fu_104               |   9|          2|   16|         32|
    |shift_reg_131_fu_52               |   9|          2|   16|         32|
    |shift_reg_1_fu_64                 |   9|          2|   16|         32|
    |shift_reg_2_fu_68                 |   9|          2|   16|         32|
    |shift_reg_3_fu_72                 |   9|          2|   16|         32|
    |shift_reg_4_fu_76                 |   9|          2|   16|         32|
    |shift_reg_5_fu_80                 |   9|          2|   16|         32|
    |shift_reg_6_fu_84                 |   9|          2|   16|         32|
    |shift_reg_7_fu_88                 |   9|          2|   16|         32|
    |shift_reg_8_fu_92                 |   9|          2|   16|         32|
    |shift_reg_9_fu_96                 |   9|          2|   16|         32|
    |shift_reg_fu_60                   |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 162|         36|  242|        484|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln35_2_reg_664                |  17|   0|   17|          0|
    |add_ln35_4_reg_669                |  21|   0|   21|          0|
    |add_ln35_reg_659                  |  20|   0|   20|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i16_fu_56                         |   8|   0|    8|          0|
    |shift_reg15_fu_108                |  16|   0|   16|          0|
    |shift_reg_10_fu_100               |  16|   0|   16|          0|
    |shift_reg_11_fu_104               |  16|   0|   16|          0|
    |shift_reg_131_fu_52               |  16|   0|   16|          0|
    |shift_reg_1_fu_64                 |  16|   0|   16|          0|
    |shift_reg_2_fu_68                 |  16|   0|   16|          0|
    |shift_reg_3_fu_72                 |  16|   0|   16|          0|
    |shift_reg_4_fu_76                 |  16|   0|   16|          0|
    |shift_reg_5_fu_80                 |  16|   0|   16|          0|
    |shift_reg_6_fu_84                 |  16|   0|   16|          0|
    |shift_reg_7_fu_88                 |  16|   0|   16|          0|
    |shift_reg_8_fu_92                 |  16|   0|   16|          0|
    |shift_reg_9_fu_96                 |  16|   0|   16|          0|
    |shift_reg_fu_60                   |  16|   0|   16|          0|
    |tmp7_reg_654                      |  21|   0|   21|          0|
    |tmp_reg_649                       |  17|   0|   17|          0|
    |zext_ln18_reg_635                 |   8|   0|   64|         56|
    |zext_ln18_reg_635                 |  64|  32|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 408|  32|  464|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|         fir16|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|         fir16|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|         fir16|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|         fir16|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|         fir16|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|         fir16|  return value|
|x_address0  |  out|    8|   ap_memory|             x|         array|
|x_ce0       |  out|    1|   ap_memory|             x|         array|
|x_q0        |   in|   16|   ap_memory|             x|         array|
|y_address0  |  out|    8|   ap_memory|             y|         array|
|y_ce0       |  out|    1|   ap_memory|             y|         array|
|y_we0       |  out|    1|   ap_memory|             y|         array|
|y_d0        |  out|   24|   ap_memory|             y|         array|
+------------+-----+-----+------------+--------------+--------------+

