<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from en.wikipedia.org/wiki/Branch_prediction by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 05 May 2022 18:32:06 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Branch predictor - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"17b4b58c-fc62-4b79-94c3-297a46eaf002","wgCSPNonce":false,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Branch_predictor","wgTitle":"Branch predictor","wgCurRevisionId":1084928349,"wgRevisionId":1084928349,"wgArticleId":416129,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 errors: missing periodical","Articles with short description","Short description is different from Wikidata","All articles with unsourced statements","Articles with unsourced statements from September 2015","Articles with unsourced statements from April 2009",
"Articles with unsourced statements from May 2013","Instruction processing","Speculative execution"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Branch_predictor","wgRelevantArticleId":416129,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Branch_prediction","wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"nearby":true,"watchlist":true,"tagline":false},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":40000,"wgNoticeProject":"wikipedia","wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":10,"wgULSCurrentAutonym":"English","wgInternalRedirectTargetUrl":"/wiki/Branch_predictor","wgEditSubmitButtonLabelPublish":true,"wgCentralAuthMobileDomain":false,"wgULSPosition":
"interlanguage","wgULSisCompactLinksEnabled":true,"wgWikibaseItemId":"Q679552"};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.vector.styles.legacy":"ready","jquery.makeCollapsible.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.wikimediaBadges":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready"};RLPAGEMODULES=["mediawiki.action.view.redirect","ext.cite.ux-enhancements","site","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","https://en.wikipedia.org/wiki/skins.vector.legacy.js","mmv.head","mmv.bootstrap.autostart","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.cx.eventlogging.campaigns","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.charinsert",
"ext.gadget.extra-toolbar-buttons","ext.gadget.refToolbar","ext.gadget.switcher","ext.centralauth.centralautologin","ext.popups","ext.uls.compactlinks","ext.uls.interface","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1i9g4",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});});});</script>
<link rel="stylesheet" href="https://en.wikipedia.org/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://en.wikipedia.org/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://en.wikipedia.org/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.39.0-wmf.10"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta name="format-detection" content="telephone=no"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Pipeline%2C_4_stage.svg/1200px-Pipeline%2C_4_stage.svg.png"/>
<meta property="og:image:width" content="1200"/>
<meta property="og:image:height" content="1149"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Pipeline%2C_4_stage.svg/800px-Pipeline%2C_4_stage.svg.png"/>
<meta property="og:image:width" content="800"/>
<meta property="og:image:height" content="766"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Pipeline%2C_4_stage.svg/640px-Pipeline%2C_4_stage.svg.png"/>
<meta property="og:image:width" content="640"/>
<meta property="og:image:height" content="613"/>
<meta property="og:title" content="Branch predictor - Wikipedia"/>
<meta property="og:type" content="website"/>
<link rel="preconnect" href="http://upload.wikimedia.org/"/>
<link rel="alternate" media="only screen and (max-width: 720px)" href="http://en.m.wikipedia.org/wiki/Branch_predictor"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit"/>
<link rel="apple-touch-icon" href="https://en.wikipedia.org/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="https://en.wikipedia.org/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="http://en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="https://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Branch_predictor"/>
<link rel="dns-prefetch" href="http://meta.wikimedia.org/" />
<link rel="dns-prefetch" href="http://login.wikimedia.org/"/>
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Branch_predictor rootpage-Branch_predictor skin-vector action-view skin-vector-legacy"><div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice"><!-- CentralNotice --></div>
	<div class="mw-indicators">
	</div>
	<h1 id="firstHeading" class="firstHeading mw-first-heading">Branch predictor</h1>
	<div id="bodyContent" class="vector-body">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"><span class="mw-redirectedfrom">&#160;&#160;(Redirected from <a href="https://en.wikipedia.org/w/index.php?title=Branch_prediction&amp;redirect=no" class="mw-redirect" title="Branch prediction">Branch prediction</a>)</span></div>
		<div id="contentSub2"></div>
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#searchInput">Jump to search</a>
		<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Digital circuit</div>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style><div role="note" class="hatnote navigation-not-searchable">Not to be confused with <a href="https://en.wikipedia.org/wiki/Branch_predication" class="mw-redirect" title="Branch predication">Branch predication</a>.</div>
<p>In <a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">computer architecture</a>, a <b>branch predictor</b><sup id="cite_ref-dbp-class-report_1-0" class="reference"><a href="#cite_note-dbp-class-report-1">&#91;1&#93;</a></sup><sup id="cite_ref-schemes-and-performances_2-0" class="reference"><a href="#cite_note-schemes-and-performances-2">&#91;2&#93;</a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup><sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup> is a <a href="https://en.wikipedia.org/wiki/Digital_electronics" title="Digital electronics">digital circuit</a> that tries to guess which way a <a href="https://en.wikipedia.org/wiki/Branch_(computer_science)" title="Branch (computer science)">branch</a> (e.g., an <a href="https://en.wikipedia.org/wiki/Conditional_(programming)" class="mw-redirect" title="Conditional (programming)">if–then–else structure</a>) will go before this is known definitively. The purpose of the branch predictor is to improve the flow in the <a href="https://en.wikipedia.org/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a>. Branch predictors play a critical role in achieving high <a href="https://en.wikipedia.org/wiki/Computer_performance" title="Computer performance">performance</a> in many modern <a href="https://en.wikipedia.org/wiki/Pipeline_(computing)" title="Pipeline (computing)">pipelined</a> <a href="https://en.wikipedia.org/wiki/Microprocessor" title="Microprocessor">microprocessor</a> architectures such as <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a>.
</p>
<div class="thumb tright"><div class="thumbinner" style="width:332px;"><a href="https://en.wikipedia.org/wiki/File:Pipeline,_4_stage.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Pipeline%2C_4_stage.svg/330px-Pipeline%2C_4_stage.svg.png" decoding="async" width="330" height="316" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Pipeline%2C_4_stage.svg/495px-Pipeline%2C_4_stage.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/cb/Pipeline%2C_4_stage.svg/660px-Pipeline%2C_4_stage.svg.png 2x" data-file-width="940" data-file-height="900" /></a>  <div class="thumbcaption"><div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Pipeline,_4_stage.svg" class="internal" title="Enlarge"></a></div>Example of 4-stage pipeline. The colored boxes represent instructions independent of each other.</div></div></div>
<p>Two-way branching is usually implemented with a <a href="https://en.wikipedia.org/wiki/Branch_(computer_science)" title="Branch (computer science)">conditional jump</a> instruction. A conditional jump can either be "not taken" and continue execution with the first branch of code which follows immediately after the conditional jump, or it can be "taken" and jump to a different place in program memory where the second branch of code is stored. It is not known for certain whether a conditional jump will be taken or not taken until the condition has been calculated and the conditional jump has passed the execution stage in the instruction pipeline (see fig. 1).
</p><p>Without branch prediction, the processor would have to wait until the conditional jump instruction has passed the execute stage before the next instruction can enter the fetch stage in the pipeline. The branch predictor attempts to avoid this waste of time by trying to guess whether the conditional jump is most likely to be taken or not taken. The branch that is guessed to be the most likely is then fetched and <a href="https://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">speculatively executed</a>. If it is later detected that the guess was wrong, then the speculatively executed or partially executed instructions are discarded and the pipeline starts over with the correct branch, incurring a delay.
</p><p>The time that is wasted in case of a <b>branch misprediction</b> is equal to the number of stages in the pipeline from the fetch stage to the execute stage. Modern microprocessors tend to have quite long pipelines so that the misprediction delay is between 10 and 20 <a href="https://en.wikipedia.org/wiki/Clock_cycle" class="mw-redirect" title="Clock cycle">clock cycles</a>. As a result, making a pipeline longer increases the need for a more advanced branch predictor.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup>
</p><p>The first time a conditional jump instruction is encountered, there is not much information to base a prediction on. But the branch predictor keeps records of whether branches are taken or not taken. When it encounters a conditional jump that has been seen several times before, then it can base the prediction on the history. The branch predictor may, for example, recognize that the conditional jump is taken more often than not, or that it is taken every second time.
</p><p>Branch prediction is not the same as <a href="https://en.wikipedia.org/wiki/Branch_target_predictor" title="Branch target predictor">branch target prediction</a>. Branch prediction attempts to guess whether a conditional jump will be taken or not. Branch target prediction attempts to guess the target of a taken conditional or unconditional jump before it is computed by decoding and executing the instruction itself. Branch prediction and branch target prediction are often combined into the same circuitry.
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Implementation"><span class="tocnumber">1</span> <span class="toctext">Implementation</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Static_branch_prediction"><span class="tocnumber">1.1</span> <span class="toctext">Static branch prediction</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Dynamic_branch_prediction"><span class="tocnumber">1.2</span> <span class="toctext">Dynamic branch prediction</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Random_branch_prediction"><span class="tocnumber">1.3</span> <span class="toctext">Random branch prediction</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Next_line_prediction"><span class="tocnumber">1.4</span> <span class="toctext">Next line prediction</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#One-level_branch_prediction"><span class="tocnumber">1.5</span> <span class="toctext">One-level branch prediction</span></a>
<ul>
<li class="toclevel-3 tocsection-7"><a href="#Saturating_counter"><span class="tocnumber">1.5.1</span> <span class="toctext">Saturating counter</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-8"><a href="#Two-level_predictor"><span class="tocnumber">1.6</span> <span class="toctext">Two-level predictor</span></a>
<ul>
<li class="toclevel-3 tocsection-9"><a href="#Two-level_adaptive_predictor"><span class="tocnumber">1.6.1</span> <span class="toctext">Two-level adaptive predictor</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#Two-level_neural_predictor"><span class="tocnumber">1.6.2</span> <span class="toctext">Two-level neural predictor</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-11"><a href="#Local_branch_prediction"><span class="tocnumber">1.7</span> <span class="toctext">Local branch prediction</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Global_branch_prediction"><span class="tocnumber">1.8</span> <span class="toctext">Global branch prediction</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Alloyed_branch_prediction"><span class="tocnumber">1.9</span> <span class="toctext">Alloyed branch prediction</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Agree_predictor"><span class="tocnumber">1.10</span> <span class="toctext">Agree predictor</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Hybrid_predictor"><span class="tocnumber">1.11</span> <span class="toctext">Hybrid predictor</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Loop_predictor"><span class="tocnumber">1.12</span> <span class="toctext">Loop predictor</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#Indirect_branch_predictor"><span class="tocnumber">1.13</span> <span class="toctext">Indirect branch predictor</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#Prediction_of_function_returns"><span class="tocnumber">1.14</span> <span class="toctext">Prediction of function returns</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#Overriding_branch_prediction"><span class="tocnumber">1.15</span> <span class="toctext">Overriding branch prediction</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#Neural_branch_prediction"><span class="tocnumber">1.16</span> <span class="toctext">Neural branch prediction</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-21"><a href="#History"><span class="tocnumber">2</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#See_also"><span class="tocnumber">3</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-23"><a href="#References"><span class="tocnumber">4</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-24"><a href="#External_links"><span class="tocnumber">5</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Implementation">Implementation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=1" title="Edit section: Implementation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Static_branch_prediction">Static branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=2" title="Edit section: Static branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Static prediction is the simplest branch prediction technique because it does not rely on information about the dynamic history of code executing. Instead, it predicts the outcome of a branch based solely on the branch instruction.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup>
</p><p>The early implementations of <a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a> and <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> (two of the first commercial <a href="https://en.wikipedia.org/wiki/RISC" class="mw-redirect" title="RISC">RISC</a> architectures) used single-direction static branch prediction: they always predict that a conditional jump will not be taken, so they always fetch the next sequential instruction. Only when the branch or jump is evaluated and found to be taken, does the instruction pointer get set to a non-sequential address.
</p><p>Both CPUs evaluate branches in the decode stage and have a single cycle instruction fetch. As a result, the branch target recurrence is two cycles long, and the machine always fetches the instruction immediately after any taken branch. Both architectures define <a href="https://en.wikipedia.org/wiki/Branch_delay_slot" class="mw-redirect" title="Branch delay slot">branch delay slots</a> in order to utilize these fetched instructions.
</p><p>A more advanced form of static prediction presumes that backward branches will be taken and that forward branches will not. A backward branch is one that has a target address that is lower than its own address. This technique can help with prediction accuracy of loops, which are usually backward-pointing branches, and are taken more often than not taken.
</p><p>Some processors allow branch prediction hints to be inserted into the code to tell whether the static prediction should be taken or not taken. The Intel <a href="https://en.wikipedia.org/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> accepts branch prediction hints, but this feature was abandoned in later Intel processors.<sup id="cite_ref-Fog_Microarchitecture_8-0" class="reference"><a href="#cite_note-Fog_Microarchitecture-8">&#91;8&#93;</a></sup>
</p><p>Static prediction is used as a fall-back technique in some processors with dynamic branch prediction when dynamic predictors do not have sufficient information to use. Both the Motorola <a href="https://en.wikipedia.org/wiki/PowerPC_G4#PowerPC_7450_.22Voyager.22" title="PowerPC G4">MPC7450 (G4e)</a> and the Intel <a href="https://en.wikipedia.org/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> use this technique as a fall-back.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup>
</p><p>In static prediction, all decisions are made at compile time, before the execution of the program.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Dynamic_branch_prediction">Dynamic branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=3" title="Edit section: Dynamic branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Dynamic branch prediction<sup id="cite_ref-schemes-and-performances_2-1" class="reference"><a href="#cite_note-schemes-and-performances-2">&#91;2&#93;</a></sup> uses information about taken or not taken branches gathered at run-time to predict the outcome of a branch.<sup id="cite_ref-dbp-class-report_1-1" class="reference"><a href="#cite_note-dbp-class-report-1">&#91;1&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Random_branch_prediction">Random branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=4" title="Edit section: Random branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Using a random or pseudorandom bit (a pure guess) would guarantee every branch a 50% correct prediction rate, which cannot be improved (or worsened) by reordering instructions. (With the simplest static prediction of "assume take", <a href="https://en.wikipedia.org/wiki/Compiler" title="Compiler">compilers</a> can reorder instructions to get better than 50% correct prediction.) Also, it would make timing [much more] nondeterministic.
</p>
<h3><span class="mw-headline" id="Next_line_prediction">Next line prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=5" title="Edit section: Next line prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Some <a href="https://en.wikipedia.org/wiki/Superscalar_processor" title="Superscalar processor">superscalar processors</a> (MIPS <a href="https://en.wikipedia.org/wiki/R8000" title="R8000">R8000</a>, <a href="https://en.wikipedia.org/wiki/Alpha_21264" title="Alpha 21264">Alpha 21264</a>, and <a href="https://en.wikipedia.org/wiki/Alpha_21464" title="Alpha 21464">Alpha 21464</a> (EV8)) fetch each line of instructions with a pointer to the next line. This next-line predictor handles <a href="https://en.wikipedia.org/wiki/Branch_target_predictor" title="Branch target predictor">branch target prediction</a> as well as branch direction prediction.
</p><p>When a next-line predictor points to aligned groups of 2, 4, or 8 instructions, the branch target will usually not be the first instruction fetched, and so the initial instructions fetched are wasted. Assuming for simplicity, a uniform distribution of branch targets, 0.5, 1.5, and 3.5 instructions fetched are discarded, respectively.
</p><p>Since the branch itself will generally not be the last instruction in an aligned group, instructions after the taken branch (or its <a href="https://en.wikipedia.org/wiki/Delay_slot" title="Delay slot">delay slot</a>) will be discarded. Once again, assuming a uniform distribution of branch instruction placements, 0.5, 1.5, and 3.5 instructions fetched are discarded.
</p><p>The discarded instructions at the branch and destination lines add up to nearly a complete fetch cycle, even for a single-cycle next-line predictor.
</p>
<h3><span class="mw-headline" id="One-level_branch_prediction">One-level branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=6" title="Edit section: One-level branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Saturating_counter">Saturating counter</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=7" title="Edit section: Saturating counter">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>A 1-bit saturating counter (essentially a <a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">flip-flop</a>) records the last outcome of the branch. This is the most simple version of dynamic branch predictor possible, although it is not very accurate.
</p><p>A 2-bit <a href="https://en.wikipedia.org/wiki/Saturation_arithmetic" title="Saturation arithmetic">saturating counter</a><sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;11&#93;</a></sup> is a <a href="https://en.wikipedia.org/wiki/State_machine" class="mw-redirect" title="State machine">state machine</a> with four states:
</p>
<div class="thumb tright"><div class="thumbinner" style="width:602px;"><a href="https://en.wikipedia.org/wiki/File:Branch_prediction_2bit_saturating_counter-dia.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Branch_prediction_2bit_saturating_counter-dia.svg/600px-Branch_prediction_2bit_saturating_counter-dia.svg.png" decoding="async" width="600" height="124" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Branch_prediction_2bit_saturating_counter-dia.svg/900px-Branch_prediction_2bit_saturating_counter-dia.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Branch_prediction_2bit_saturating_counter-dia.svg/1200px-Branch_prediction_2bit_saturating_counter-dia.svg.png 2x" data-file-width="985" data-file-height="203" /></a>  <div class="thumbcaption"><div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Branch_prediction_2bit_saturating_counter-dia.svg" class="internal" title="Enlarge"></a></div>Figure 2: State diagram of 2-bit saturating counter</div></div></div>
<ul><li>Strongly not taken</li>
<li>Weakly not taken</li>
<li>Weakly taken</li>
<li>Strongly taken</li></ul>
<p>When a branch is evaluated, the corresponding state machine is updated. Branches evaluated as not taken change the state toward strongly not taken, and branches evaluated as taken change the state toward strongly taken. The advantage of the two-bit counter scheme over a one-bit scheme is that a conditional jump has to deviate twice from what it has done most in the past before the prediction changes. For example, a loop-closing conditional jump is mispredicted once rather than twice.
</p><p>The original, non-MMX <a href="https://en.wikipedia.org/wiki/Original_Intel_Pentium_(P5_microarchitecture)" class="mw-redirect" title="Original Intel Pentium (P5 microarchitecture)">Intel Pentium</a> processor uses a saturating counter, though with an imperfect implementation.<sup id="cite_ref-Fog_Microarchitecture_8-1" class="reference"><a href="#cite_note-Fog_Microarchitecture-8">&#91;8&#93;</a></sup>
</p><p>On the <a href="https://en.wikipedia.org/wiki/Standard_Performance_Evaluation_Corporation" title="Standard Performance Evaluation Corporation">SPEC</a>'89 benchmarks, very large bimodal predictors saturate at 93.5% correct, once every branch maps to a unique counter.<sup id="cite_ref-decwrl-tn-36_12-0" class="reference"><a href="#cite_note-decwrl-tn-36-12">&#91;12&#93;</a></sup><sup class="reference nowrap"><span title="Page / location: 3">&#58;&#8202;3&#8202;</span></sup>
</p><p>The predictor table is indexed with the instruction <a href="https://en.wikipedia.org/wiki/Memory_address" title="Memory address">address</a> bits, so that the processor can fetch a prediction for every instruction before the instruction is decoded.
</p>
<h3><span class="mw-headline" id="Two-level_predictor">Two-level predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=8" title="Edit section: Two-level predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Two-Level Branch Predictor, also referred to as Correlation-Based Branch Predictor, uses a two-dimensional table of counters, also called "Pattern History Table". The table entries are two-bit counters.
</p>
<h4><span class="mw-headline" id="Two-level_adaptive_predictor">Two-level adaptive predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=9" title="Edit section: Two-level adaptive predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="thumb tright"><div class="thumbinner" style="width:422px;"><a href="https://en.wikipedia.org/wiki/File:Two-level_branch_prediction.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/c/ce/Two-level_branch_prediction.svg/420px-Two-level_branch_prediction.svg.png" decoding="async" width="420" height="306" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/ce/Two-level_branch_prediction.svg/630px-Two-level_branch_prediction.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/ce/Two-level_branch_prediction.svg/840px-Two-level_branch_prediction.svg.png 2x" data-file-width="240" data-file-height="175" /></a>  <div class="thumbcaption"><div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Two-level_branch_prediction.svg" class="internal" title="Enlarge"></a></div>Figure 3: Two-level adaptive branch predictor. Every entry in the pattern history table represents a 2-bit saturating counter of the type shown in figure 2.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup></div></div></div>
<p>If an <code>if</code> statement is executed three times, the decision made on the third execution might depend upon whether the previous two were taken or not. In such scenarios, a two-level adaptive predictor works more efficiently than a saturation counter. Conditional jumps that are taken every second time or have some other regularly recurring pattern are not predicted well by the saturating counter. A two-level adaptive predictor remembers the history of the last n occurrences of the branch and uses one saturating counter for each of the possible 2<sup>n</sup> history patterns. This method is illustrated in figure 3.
</p><p>Consider the example of n&#160;= 2. This means that the last two occurrences of the branch are stored in a two-bit <a href="https://en.wikipedia.org/wiki/Shift_register" title="Shift register">shift register</a>. This branch history register can have four different <a href="https://en.wikipedia.org/wiki/Binary_numeral_system" class="mw-redirect" title="Binary numeral system">binary</a> values, 00, 01, 10, and 11, where zero means "not taken" and one means "taken". A pattern history table contains four entries per branch, one for each of the 2<sup>2</sup>&#160;= 4 possible branch histories, and each entry in the table contains a two-bit saturating counter of the same type as in figure 2 for each branch. The branch history register is used for choosing which of the four saturating counters to use. If the history is 00, then the first counter is used; if the history is 11, then the last of the four counters is used.
</p><p>Assume, for example, that a conditional jump is taken every third time. The branch sequence is 001001001... In this case, entry number 00 in the pattern history table will go to state "strongly taken", indicating that after two zeroes comes a one. Entry number 01 will go to state "strongly not taken", indicating that after 01 comes a zero. The same is the case with entry number 10, while entry number 11 is never used because there are never two consecutive ones.
</p><p>The general rule for a two-level adaptive predictor with an n-bit history is that it can predict any repetitive sequence with any period if all n-bit <a href="https://en.wikipedia.org/wiki/Subsequence" title="Subsequence">sub-sequences</a> are different.<sup id="cite_ref-Fog_Microarchitecture_8-2" class="reference"><a href="#cite_note-Fog_Microarchitecture-8">&#91;8&#93;</a></sup>
</p><p>The advantage of the two-level adaptive predictor is that it can quickly learn to predict an arbitrary repetitive pattern. This method was invented by T.-Y. Yeh and <a href="https://en.wikipedia.org/wiki/Yale_Patt" title="Yale Patt">Yale Patt</a> at the <a href="https://en.wikipedia.org/wiki/University_of_Michigan" title="University of Michigan">University of Michigan</a>.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup> Since the initial publication in 1991, this method has become very popular. Variants of this prediction method are used in most modern microprocessors.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (September 2015)">citation needed</span></a></i>&#93;</sup>
</p>
<h4><span class="mw-headline" id="Two-level_neural_predictor">Two-level neural predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=10" title="Edit section: Two-level neural predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>A two-level branch predictor where the second level is replaced with a <a href="https://en.wikipedia.org/wiki/Neural_network" title="Neural network">neural network</a> has been proposed.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;15&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Local_branch_prediction">Local branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=11" title="Edit section: Local branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A local branch predictor has a separate history buffer for each conditional jump instruction. It may use a two-level adaptive predictor. The history buffer is separate for each conditional jump instruction, while the pattern history table may be separate as well or it may be shared between all conditional jumps.
</p><p>The <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a> <a href="https://en.wikipedia.org/wiki/Pentium_MMX" class="mw-redirect" title="Pentium MMX">Pentium MMX</a>, <a href="https://en.wikipedia.org/wiki/Pentium_II" title="Pentium II">Pentium II</a>, and <a href="https://en.wikipedia.org/wiki/Pentium_III" title="Pentium III">Pentium III</a> have local branch predictors with a local 4-bit history and a local pattern history table with 16 entries for each conditional jump.
</p><p>On the <a href="https://en.wikipedia.org/wiki/Standard_Performance_Evaluation_Corporation" title="Standard Performance Evaluation Corporation">SPEC</a>'89 benchmarks, very large local predictors saturate at 97.1% correct.<sup id="cite_ref-decwrl-tn-36_12-1" class="reference"><a href="#cite_note-decwrl-tn-36-12">&#91;12&#93;</a></sup><sup class="reference nowrap"><span title="Page / location: 6">&#58;&#8202;6&#8202;</span></sup>
</p>
<h3><span class="mw-headline" id="Global_branch_prediction">Global branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=12" title="Edit section: Global branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A global branch predictor does not keep a separate history record for each conditional jump. Instead it keeps a shared history of all conditional jumps. The advantage of a shared history is that any <a href="https://en.wikipedia.org/wiki/Correlation" title="Correlation">correlation</a> between different conditional jumps is part of making the predictions. The disadvantage is that the history is diluted by irrelevant information if the different conditional jumps are uncorrelated, and that the history buffer may not include any bits from the same branch if there are many other branches in between. It may use a two-level adaptive predictor.
</p><p>This scheme is better than the saturating counter scheme only for large table sizes, and it is rarely as good as local prediction. The history buffer must be longer in order to make a good prediction. The size of the pattern history table grows <a href="https://en.wikipedia.org/wiki/Exponential_function" title="Exponential function">exponentially</a> with the size of the history buffer. Hence, the big pattern history table must be shared among all conditional jumps.
</p><p>A two-level adaptive predictor with globally shared history buffer and pattern history table is called a "gshare" predictor if it <a href="https://en.wikipedia.org/wiki/XOR_gate" title="XOR gate">xors</a> the global history and branch PC, and "gselect" if it <a href="https://en.wikipedia.org/wiki/Concatenation" title="Concatenation">concatenates</a> them. Global branch prediction is used in <a href="https://en.wikipedia.org/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a> processors, and in Intel <a href="https://en.wikipedia.org/wiki/Pentium_M" title="Pentium M">Pentium M</a>, <a href="https://en.wikipedia.org/wiki/Intel_core" class="mw-redirect" title="Intel core">Core</a>, <a href="https://en.wikipedia.org/wiki/Intel_core_2" class="mw-redirect" title="Intel core 2">Core 2</a>, and <a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a>-based <a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a> processors.
</p>
<h3><span class="mw-headline" id="Alloyed_branch_prediction">Alloyed branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=13" title="Edit section: Alloyed branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>An alloyed branch predictor<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup> combines the local and global prediction principles by <a href="https://en.wikipedia.org/wiki/Concatenation" title="Concatenation">concatenating</a> local and global branch histories, possibly with some bits from the <a href="https://en.wikipedia.org/wiki/Program_counter" title="Program counter">program counter</a> as well. Tests indicate that the <a href="https://en.wikipedia.org/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a> processor may be using this technique.<sup id="cite_ref-Fog_Microarchitecture_8-3" class="reference"><a href="#cite_note-Fog_Microarchitecture-8">&#91;8&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Agree_predictor">Agree predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=14" title="Edit section: Agree predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>An agree predictor is a two-level adaptive predictor with globally shared history buffer and pattern history table, and an additional local saturating counter. The outputs of the local and the global predictors are XORed with each other to give the final prediction. The purpose is to reduce contentions in the pattern history table where two branches with opposite prediction happen to share the same entry in the pattern history table.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;17&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Hybrid_predictor">Hybrid predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=15" title="Edit section: Hybrid predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A hybrid predictor, also called combined predictor, implements more than one prediction mechanism. The final prediction is based either on a meta-predictor that remembers which of the predictors has made the best predictions in the past, or a majority vote function based on an odd number of different predictors.
</p><p><a href="https://en.wikipedia.org/w/index.php?title=Scott_McFarling&amp;action=edit&amp;redlink=1" class="new" title="Scott McFarling (page does not exist)">Scott McFarling</a> proposed combined branch prediction in his 1993 paper.<sup id="cite_ref-decwrl-tn-36_12-2" class="reference"><a href="#cite_note-decwrl-tn-36-12">&#91;12&#93;</a></sup>
</p><p>On the SPEC'89 benchmarks, such a predictor is about as good as the local predictor.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (April 2009)">citation needed</span></a></i>&#93;</sup>
</p><p>Predictors like gshare use multiple table entries to track the behavior of any particular branch. This multiplication of entries makes it much more likely that two branches will map to the same table entry (a situation called aliasing), which in turn makes it much more likely that prediction accuracy will suffer for those branches. Once you have multiple predictors, it is beneficial to arrange that each predictor will have different aliasing patterns, so that it is more likely that at least one predictor will have no aliasing. Combined predictors with different indexing functions for the different predictors are called <i>gskew</i> predictors, and are analogous to <a href="https://en.wikipedia.org/wiki/CPU_cache#Two-way_skewed_associative_cache" title="CPU cache">skewed associative caches</a> used for data and instruction caching.
</p>
<h3><span class="mw-headline" id="Loop_predictor">Loop predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=16" title="Edit section: Loop predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A <a href="https://en.wikipedia.org/wiki/Conditional_jump" class="mw-redirect" title="Conditional jump">conditional jump</a> that controls a <a href="https://en.wikipedia.org/wiki/Control_flow#Loops" title="Control flow">loop</a> is best predicted with a special loop predictor. A conditional jump in the bottom of a loop that repeats N times will be taken N-1 times and then not taken once. If the conditional jump is placed at the top of the loop, it will be not taken N-1 times and then taken once. A conditional jump that goes many times one way and then the other way once is detected as having loop behavior. Such a conditional jump can be predicted easily with a simple counter. A loop predictor is part of a hybrid predictor where a meta-predictor detects whether the conditional jump has loop behavior.
</p>
<h3><span class="mw-headline" id="Indirect_branch_predictor">Indirect branch predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=17" title="Edit section: Indirect branch predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>An <a href="https://en.wikipedia.org/wiki/Indirect_branch" title="Indirect branch">indirect jump</a> instruction can choose among more than two branches. Some processors have specialized indirect branch predictors.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup><sup id="cite_ref-19" class="reference"><a href="#cite_note-19">&#91;19&#93;</a></sup> Newer processors from Intel<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup> and AMD<sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;21&#93;</a></sup> can predict indirect branches by using a two-level adaptive predictor. This kind of instruction contributes more than one bit to the history buffer. The <a href="https://en.wikipedia.org/wiki/IBM_zEC12_(microprocessor)" title="IBM zEC12 (microprocessor)">zEC12</a> and later <a href="https://en.wikipedia.org/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a> processors from IBM support a <style data-mw-deduplicate="TemplateStyles:r886049734">.mw-parser-output .monospaced{font-family:monospace,monospace}</style><span class="monospaced">BRANCH PREDICTION PRELOAD</span> instruction that can preload the branch predictor entry for a given instruction with a branch target address constructed by adding the contents of a general-purpose register to an immediate displacement value.<sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup><sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;23&#93;</a></sup>
</p><p>Processors without this mechanism will simply predict an indirect jump to go to the same target as it did last time.<sup id="cite_ref-Fog_Microarchitecture_8-4" class="reference"><a href="#cite_note-Fog_Microarchitecture-8">&#91;8&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Prediction_of_function_returns">Prediction of function returns</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=18" title="Edit section: Prediction of function returns">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A <a href="https://en.wikipedia.org/wiki/Subroutine" title="Subroutine">function</a> will normally return to where it is called from. The <a href="https://en.wikipedia.org/wiki/Return_statement" title="Return statement">return instruction</a> is an indirect jump that reads its target address from the <a href="https://en.wikipedia.org/wiki/Call_stack" title="Call stack">call stack</a>. Many microprocessors have a separate prediction mechanism for return instructions. This mechanism is based on a so-called <i>return stack buffer</i>, which is a local mirror of the call stack. The size of the return stack buffer is typically 4–16 entries.<sup id="cite_ref-Fog_Microarchitecture_8-5" class="reference"><a href="#cite_note-Fog_Microarchitecture-8">&#91;8&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Overriding_branch_prediction">Overriding branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=19" title="Edit section: Overriding branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <a href="https://en.wikipedia.org/wiki/Trade-off" title="Trade-off">trade-off</a> between fast branch prediction and good branch prediction is sometimes dealt with by having two branch predictors. The first branch predictor is fast and simple. The second branch predictor, which is slower, more complicated, and with bigger tables, will override a possibly wrong prediction made by the first predictor.
</p><p>The Alpha 21264 and Alpha EV8 microprocessors used a fast single-cycle next-line predictor to handle the branch target recurrence and provide a simple and fast branch prediction. Because the next-line predictor is so inaccurate, and the branch resolution recurrence takes so long, both cores have two-cycle secondary branch predictors that can override the prediction of the next-line predictor at the cost of a single lost fetch cycle.
</p><p>The <a href="https://en.wikipedia.org/wiki/Intel_Core_i7" class="mw-redirect" title="Intel Core i7">Intel Core i7</a> has two <a href="https://en.wikipedia.org/wiki/Branch_target_predictor" title="Branch target predictor">branch target buffers</a> and possibly two or more branch predictors.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;24&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Neural_branch_prediction">Neural branch prediction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=20" title="Edit section: Neural branch prediction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="https://en.wikipedia.org/wiki/Machine_learning" title="Machine learning">Machine learning</a> for branch prediction using <a href="https://en.wikipedia.org/wiki/Learning_vector_quantization" title="Learning vector quantization">LVQ</a> and <a href="https://en.wikipedia.org/wiki/Multi-layer_perceptron" class="mw-redirect" title="Multi-layer perceptron">multi-layer perceptrons</a>, called "<a href="https://en.wikipedia.org/wiki/Artificial_neural_network" title="Artificial neural network">neural</a> branch prediction", was proposed by Lucian Vintan (<a href="https://en.wikipedia.org/wiki/Lucian_Blaga_University_of_Sibiu" title="Lucian Blaga University of Sibiu">Lucian Blaga University of Sibiu</a>).<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;25&#93;</a></sup>
One year later he developed the perceptron branch predictor.<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;26&#93;</a></sup>
The neural branch predictor research was developed much further by Daniel Jimenez.<sup id="cite_ref-jimenez-perceptrons_27-0" class="reference"><a href="#cite_note-jimenez-perceptrons-27">&#91;27&#93;</a></sup>
In 2001,<sup id="cite_ref-jimenez-perceptrons_27-1" class="reference"><a href="#cite_note-jimenez-perceptrons-27">&#91;27&#93;</a></sup> the first <a href="https://en.wikipedia.org/wiki/Perceptron" title="Perceptron">perceptron</a> predictor was presented that was feasible to implement in hardware. The first commercial implementation of a perceptron branch predictor was in AMD's <a href="https://en.wikipedia.org/wiki/Piledriver_(microarchitecture)" title="Piledriver (microarchitecture)">Piledriver microarchitecture</a>.<sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;28&#93;</a></sup>
</p><p>The main advantage of the neural predictor is its ability to exploit long histories while requiring only linear resource growth. Classical predictors require exponential resource growth. Jimenez reports a global improvement of 5.7% over a McFarling-style hybrid predictor.<sup id="cite_ref-jimenez-micro-36_29-0" class="reference"><a href="#cite_note-jimenez-micro-36-29">&#91;29&#93;</a></sup> He also used a gshare/perceptron overriding hybrid predictors.<sup id="cite_ref-jimenez-micro-36_29-1" class="reference"><a href="#cite_note-jimenez-micro-36-29">&#91;29&#93;</a></sup>
</p><p>The main disadvantage of the perceptron predictor is its high latency. Even after taking advantage of high-speed arithmetic tricks, the computation latency is relatively high compared to the clock period of many modern microarchitectures. In order to reduce the prediction latency, Jimenez proposed in 2003 the <i>fast-path neural predictor</i>, where the perceptron predictor chooses its weights according to the current branch's path, rather than according to the branch's PC. Many other researchers developed this concept (A. Seznec, M. Monchiero, D. Tarjan &amp; K. Skadron, V. Desmet, Akkary et al., K. Aasaraai, Michael Black, etc.).<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2013)">citation needed</span></a></i>&#93;</sup>
</p><p>Most of the state-of-the-art branch predictors are using a perceptron predictor (see Intel's "Championship Branch Prediction Competition"<sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;30&#93;</a></sup>). Intel already implements this idea in one of the <a href="https://en.wikipedia.org/wiki/IA-64" title="IA-64">IA-64</a>'s simulators (2003).<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;31&#93;</a></sup>
</p><p>The <a href="https://en.wikipedia.org/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> <a href="https://en.wikipedia.org/wiki/Ryzen" title="Ryzen">Ryzen</a><sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;32&#93;</a></sup><sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;33&#93;</a></sup><sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;34&#93;</a></sup> multi-core processor's <a href="https://en.wikipedia.org/wiki/Infinity_Control_Fabric" class="mw-redirect" title="Infinity Control Fabric">Infinity Fabric</a> and the <a href="https://en.wikipedia.org/wiki/Samsung" title="Samsung">Samsung</a> <a href="https://en.wikipedia.org/wiki/Exynos" title="Exynos">Exynos</a> processor include a perceptron-based neural branch predictor.
</p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=21" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The <a href="https://en.wikipedia.org/wiki/IBM_7030_Stretch" title="IBM 7030 Stretch">IBM 7030 Stretch</a>, designed in the late 1950s, pre-executes all unconditional branches and any conditional branches that depended on the index registers. For other conditional branches, the first two production models implemented predict untaken; subsequent models were changed to implement predictions based on the current values of the indicator bits (corresponding to today's condition codes).<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;35&#93;</a></sup> The Stretch designers had considered static hint bits in the branch instructions early in the project but decided against them. Misprediction recovery was provided by the lookahead unit on Stretch, and part of Stretch's reputation for less-than-stellar performance was blamed on the time required for misprediction recovery. Subsequent IBM large computer designs did not use branch prediction with speculative execution until the <a href="https://en.wikipedia.org/wiki/IBM_3090" title="IBM 3090">IBM 3090</a> in 1985.
</p><p>Two-bit predictors were introduced by Tom McWilliams and Curt Widdoes in 1977 for the Lawrence Livermore National Lab S-1 supercomputer and independently by Jim Smith in 1979 at CDC.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;36&#93;</a></sup>
</p><p>Microprogrammed processors, popular from the 1960s to the 1980s and beyond, took multiple cycles per instruction, and generally did not require branch prediction. However, in addition to the IBM 3090, there are several other examples of microprogrammed designs that incorporated branch prediction.
</p><p>The <a href="https://en.wikipedia.org/wiki/Burroughs_B2500" class="mw-redirect" title="Burroughs B2500">Burroughs B4900</a>, a microprogrammed COBOL machine released around 1982, was pipelined and used branch prediction. The B4900 branch prediction history state is stored back into the in-memory instructions during program execution. The B4900 implements 4-state branch prediction by using 4 semantically equivalent branch opcodes to represent each branch operator type. The opcode used indicated the history of that particular branch instruction. If the hardware determines that the branch prediction state of a particular branch needs to be updated, it rewrites the opcode with the semantically equivalent opcode that hinted the proper history. This scheme obtains a 93% hit rate. <span><a rel="nofollow" class="external text" href="https://patents.google.com/patent/US4435756">US patent 4,435,756</a></span> and others were granted on this scheme.
</p><p>The <a href="https://en.wikipedia.org/wiki/VAX_9000" title="VAX 9000">VAX 9000</a>, announced in 1989, is both microprogrammed and pipelined, and performs branch prediction.<sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;37&#93;</a></sup>
</p><p>The first commercial RISC processors, the <a href="https://en.wikipedia.org/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS</a> <a href="https://en.wikipedia.org/wiki/R2000_(microprocessor)" title="R2000 (microprocessor)">R2000</a> and <a href="https://en.wikipedia.org/wiki/R3000" title="R3000">R3000</a> and the earlier <a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a> processors, do only trivial "not-taken" branch prediction. Because they use branch delay slots, fetched just one instruction per cycle, and execute in-order, there is no performance loss. The later <a href="https://en.wikipedia.org/wiki/R4000" title="R4000">R4000</a> uses the same trivial "not-taken" branch prediction, and loses two cycles to each taken branch because the branch resolution recurrence is four cycles long.
</p><p>Branch prediction became more important with the introduction of pipelined superscalar processors like the Intel <a href="https://en.wikipedia.org/wiki/Pentium_(brand)" class="mw-redirect" title="Pentium (brand)">Pentium</a>, DEC <a href="https://en.wikipedia.org/wiki/Alpha_21064" title="Alpha 21064">Alpha 21064</a>, the MIPS <a href="https://en.wikipedia.org/wiki/R8000" title="R8000">R8000</a>, and the <a href="https://en.wikipedia.org/wiki/IBM_Power_microprocessors" title="IBM Power microprocessors">IBM POWER</a> series. These processors all rely on one-bit or simple bimodal predictors.
</p><p>The DEC <a href="https://en.wikipedia.org/wiki/Alpha_21264" title="Alpha 21264">Alpha 21264</a> (EV6) uses a next-line predictor overridden by a combined local predictor and global predictor, where the combining choice is made by a bimodal predictor.<sup id="cite_ref-seznec_38-0" class="reference"><a href="#cite_note-seznec-38">&#91;38&#93;</a></sup>
</p><p>The <a href="https://en.wikipedia.org/wiki/AMD_K8" title="AMD K8">AMD K8</a> has a combined bimodal and global predictor, where the combining choice is another bimodal predictor. This processor caches the base and choice bimodal predictor counters in bits of the L2 cache otherwise used for ECC. As a result, it has effectively very large base and choice predictor tables, and parity rather than ECC on instructions in the L2 cache. The parity design is sufficient, since any instruction suffering a parity error can be invalidated and refetched from memory.
</p><p>The <a href="https://en.wikipedia.org/wiki/Alpha_21464" title="Alpha 21464">Alpha 21464</a><sup id="cite_ref-seznec_38-1" class="reference"><a href="#cite_note-seznec-38">&#91;38&#93;</a></sup> (EV8, cancelled late in design) had a minimum branch misprediction penalty of 14 cycles. It was to use a complex but fast next-line predictor overridden by a combined bimodal and majority-voting predictor. The majority vote was between the bimodal and two gskew predictors.
</p><p>In 2018 a catastrophic <a href="https://en.wikipedia.org/wiki/Vulnerability_(computing)" title="Vulnerability (computing)">security vulnerability</a> called <a href="https://en.wikipedia.org/wiki/Spectre_(security_vulnerability)" title="Spectre (security vulnerability)">Spectre</a> was made public by Google's <a href="https://en.wikipedia.org/wiki/Project_Zero" title="Project Zero">Project Zero</a> and other researchers. Affecting virtually all modern <a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">CPUs</a>, the vulnerability involves extracting private data from the leftover data caches of branch mispredictions.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;39&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=22" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="https://en.wikipedia.org/wiki/Branch_target_predictor" title="Branch target predictor">Branch target predictor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Branch_predication" class="mw-redirect" title="Branch predication">Branch predication</a></li>
<li><a href="https://en.wikipedia.org/wiki/Branch_prediction_analysis_attacks" class="mw-redirect" title="Branch prediction analysis attacks">Branch prediction analysis attacks</a> – on <a href="https://en.wikipedia.org/wiki/RSA_(cryptosystem)" title="RSA (cryptosystem)">RSA</a> <a href="https://en.wikipedia.org/wiki/Public-key_cryptography" title="Public-key cryptography">public-key cryptography</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_prefetching" title="Cache prefetching">Cache prefetching</a></li>
<li><a href="https://en.wikipedia.org/wiki/Indirect_branch_control" class="mw-redirect" title="Indirect branch control">Indirect branch control</a> (IBC)</li>
<li><a href="https://en.wikipedia.org/wiki/Indirect_branch_prediction_barrier" class="mw-redirect" title="Indirect branch prediction barrier">Indirect branch prediction barrier</a> (IBPB)</li>
<li><a href="https://en.wikipedia.org/wiki/Indirect_branch_restricted_speculation" class="mw-redirect" title="Indirect branch restricted speculation">Indirect branch restricted speculation</a> (IBRS)</li>
<li><a href="https://en.wikipedia.org/wiki/Single_thread_indirect_branch_predictor" class="mw-redirect" title="Single thread indirect branch predictor">Single thread indirect branch predictor</a> (STIBP)</li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=23" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1011085734">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-dbp-class-report-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-dbp-class-report_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-dbp-class-report_1-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1067248974">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:linear-gradient(transparent,transparent),url("http://upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:linear-gradient(transparent,transparent),url("http://upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:linear-gradient(transparent,transparent),url("http://upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:linear-gradient(transparent,transparent),url("http://upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#3a3;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style><cite id="CITEREFMalishevskyBeckSchmidLandry" class="citation web cs1">Malishevsky, Alexey; Beck, Douglas; Schmid, Andreas; Landry, Eric. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190717130447/http://web.engr.oregonstate.edu/~benl/Projects/branch_pred/">"Dynamic Branch Prediction"</a>. Archived from <a rel="nofollow" class="external text" href="http://web.engr.oregonstate.edu/~benl/Projects/branch_pred/">the original</a> on 2019-07-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-03-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Dynamic+Branch+Prediction&amp;rft.aulast=Malishevsky&amp;rft.aufirst=Alexey&amp;rft.au=Beck%2C+Douglas&amp;rft.au=Schmid%2C+Andreas&amp;rft.au=Landry%2C+Eric&amp;rft_id=http%3A%2F%2Fweb.engr.oregonstate.edu%2F~benl%2FProjects%2Fbranch_pred%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-schemes-and-performances-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-schemes-and-performances_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-schemes-and-performances_2-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFCheng" class="citation web cs1">Cheng, Chih-Cheng. <a rel="nofollow" class="external text" href="http://bwrcs.eecs.berkeley.edu/Classes/CS252/Projects/Reports/terry_chen.pdf">"The Schemes and Performances of Dynamic Branch predictors"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Schemes+and+Performances+of+Dynamic+Branch+predictors&amp;rft.aulast=Cheng&amp;rft.aufirst=Chih-Cheng&amp;rft_id=http%3A%2F%2Fbwrcs.eecs.berkeley.edu%2FClasses%2FCS252%2FProjects%2FReports%2Fterry_chen.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFParihar" class="citation web cs1">Parihar, Raj. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170516211522/http://www.cse.iitd.ernet.in/~srsarangi/col_718_2017/papers/branchpred/branch-pred-many.pdf">"Branch Prediction Techniques and Optimizations"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.cse.iitd.ernet.in/~srsarangi/col_718_2017/papers/branchpred/branch-pred-many.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2017-05-16<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-04-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Branch+Prediction+Techniques+and+Optimizations&amp;rft.aulast=Parihar&amp;rft.aufirst=Raj&amp;rft_id=http%3A%2F%2Fwww.cse.iitd.ernet.in%2F~srsarangi%2Fcol_718_2017%2Fpapers%2Fbranchpred%2Fbranch-pred-many.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFMutlu2013" class="citation web cs1">Mutlu, Onur (2013-02-11). <a rel="nofollow" class="external text" href="https://www.ece.cmu.edu/~ece447/s13/lib/exe/fetch.php?media=onur-447-spring13-lecture11-branch-prediction-afterlecture.pdf">"18-447 Computer Architecture Lecture 11: Branch Prediction"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=18-447+Computer+Architecture+Lecture+11%3A+Branch+Prediction&amp;rft.date=2013-02-11&amp;rft.aulast=Mutlu&amp;rft.aufirst=Onur&amp;rft_id=https%3A%2F%2Fwww.ece.cmu.edu%2F~ece447%2Fs13%2Flib%2Fexe%2Ffetch.php%3Fmedia%3Donur-447-spring13-lecture11-branch-prediction-afterlecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFMichaudSeznecUhlig1996" class="citation journal cs1">Michaud, Pierre; Seznec, André; Uhlig, Richard (September 1996). "Skewed branch predictors". <a href="https://en.wikipedia.org/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:3712157">3712157</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Skewed+branch+predictors&amp;rft.date=1996-09&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A3712157%23id-name%3DS2CID&amp;rft.aulast=Michaud&amp;rft.aufirst=Pierre&amp;rft.au=Seznec%2C+Andr%C3%A9&amp;rft.au=Uhlig%2C+Richard&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span> <span class="cs1-hidden-error citation-comment"><code class="cs1-code">{{<a href="https://en.wikipedia.org/wiki/Template:Cite_journal" title="Template:Cite journal">cite journal</a>}}</code>: </span><span class="cs1-hidden-error citation-comment">Cite journal requires <code class="cs1-code">&#124;journal=</code> (<a href="https://en.wikipedia.org/wiki/Help:CS1_errors#missing_periodical" title="Help:CS1 errors">help</a>)</span></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFEyermanSmithEeckhout2006" class="citation journal cs1">Eyerman, S.; Smith, J.E.; Eeckhout, L. (2006). <a rel="nofollow" class="external text" href="https://dx.doi.org/10.1109/ispass.2006.1620789">"Characterizing the branch misprediction penalty"</a>. <i>2006 IEEE International Symposium on Performance Analysis of Systems and Software</i>. IEEE: 48–58. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2Fispass.2006.1620789">10.1109/ispass.2006.1620789</a>. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/1-4244-0186-0" title="Special:BookSources/1-4244-0186-0"><bdi>1-4244-0186-0</bdi></a>. <a href="https://en.wikipedia.org/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:72217">72217</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=2006+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software&amp;rft.atitle=Characterizing+the+branch+misprediction+penalty&amp;rft.pages=48-58&amp;rft.date=2006&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A72217%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1109%2Fispass.2006.1620789&amp;rft.isbn=1-4244-0186-0&amp;rft.aulast=Eyerman&amp;rft.aufirst=S.&amp;rft.au=Smith%2C+J.E.&amp;rft.au=Eeckhout%2C+L.&amp;rft_id=http%3A%2F%2Fdx.doi.org%2F10.1109%2Fispass.2006.1620789&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFShenLipasti2005" class="citation book cs1">Shen, John P.; Lipasti, Mikko (2005). <span class="cs1-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/modernprocessord00shen"><i>Modern processor design: fundamentals of superscalar processors</i></a></span>. Boston: <a href="https://en.wikipedia.org/wiki/McGraw-Hill_Higher_Education" class="mw-redirect" title="McGraw-Hill Higher Education">McGraw-Hill Higher Education</a>. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/modernprocessord00shen/page/n236">455</a>. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0-07-057064-7" title="Special:BookSources/0-07-057064-7"><bdi>0-07-057064-7</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Modern+processor+design%3A+fundamentals+of+superscalar+processors&amp;rft.place=Boston&amp;rft.pages=455&amp;rft.pub=McGraw-Hill+Higher+Education&amp;rft.date=2005&amp;rft.isbn=0-07-057064-7&amp;rft.aulast=Shen&amp;rft.aufirst=John+P.&amp;rft.au=Lipasti%2C+Mikko&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fmodernprocessord00shen&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-Fog_Microarchitecture-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-Fog_Microarchitecture_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Fog_Microarchitecture_8-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Fog_Microarchitecture_8-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Fog_Microarchitecture_8-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-Fog_Microarchitecture_8-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-Fog_Microarchitecture_8-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFFog2016" class="citation web cs1">Fog, Agner (2016-12-01). <a rel="nofollow" class="external text" href="http://www.agner.org/optimize/microarchitecture.pdf">"The microarchitecture of Intel, AMD, and VIA CPUs"</a> <span class="cs1-format">(PDF)</span>. p.&#160;36<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-03-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+microarchitecture+of+Intel%2C+AMD%2C+and+VIA+CPUs&amp;rft.pages=36&amp;rft.date=2016-12-01&amp;rft.aulast=Fog&amp;rft.aufirst=Agner&amp;rft_id=http%3A%2F%2Fwww.agner.org%2Foptimize%2Fmicroarchitecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://arstechnica.com/articles/paedia/cpu/p4andg4e.ars/4">The Pentium 4 and the G4e: an Architectural Comparison</a>, Ars Technica</span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFPlusquellic" class="citation web cs1">Plusquellic, Jim. <a rel="nofollow" class="external text" href="http://ece-research.unm.edu/jimp/611/slides/chap4_5.html">"CMSC 611: Advanced Computer Architecture, Chapter 4 (Part V)"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CMSC+611%3A+Advanced+Computer+Architecture%2C+Chapter+4+%28Part+V%29&amp;rft.aulast=Plusquellic&amp;rft.aufirst=Jim&amp;rft_id=http%3A%2F%2Fece-research.unm.edu%2Fjimp%2F611%2Fslides%2Fchap4_5.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190717130447/http://web.engr.oregonstate.edu/~benl/Projects/branch_pred/">"Dynamic Branch Prediction"</a>. <i>web.engr.oregonstate.edu</i>. Archived from <a rel="nofollow" class="external text" href="http://web.engr.oregonstate.edu/~benl/Projects/branch_pred/">the original</a> on 2019-07-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-11-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=web.engr.oregonstate.edu&amp;rft.atitle=Dynamic+Branch+Prediction&amp;rft_id=http%3A%2F%2Fweb.engr.oregonstate.edu%2F~benl%2FProjects%2Fbranch_pred%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-decwrl-tn-36-12"><span class="mw-cite-backlink">^ <a href="#cite_ref-decwrl-tn-36_12-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-decwrl-tn-36_12-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-decwrl-tn-36_12-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFMcFarling1993" class="citation web cs1">McFarling, Scott (June 1993). <a rel="nofollow" class="external text" href="http://www.hpl.hp.com/techreports/Compaq-DEC/WRL-TN-36.pdf">"Combining Branch Predictors"</a> <span class="cs1-format">(PDF)</span>. Digital Western Research Lab (WRL) Technical Report, TN-36.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Combining+Branch+Predictors&amp;rft.date=1993-06&amp;rft.aulast=McFarling&amp;rft.aufirst=Scott&amp;rft_id=http%3A%2F%2Fwww.hpl.hp.com%2Ftechreports%2FCompaq-DEC%2FWRL-TN-36.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.cs.cmu.edu/afs/cs/academic/class/15213-f00/docs/mpr-branchpredict.pdf">"New Algorithm Improves Branch Prediction: 3/27/95"</a> <span class="cs1-format">(PDF)</span>. <a href="https://en.wikipedia.org/wiki/Carnegie_Mellon_University" title="Carnegie Mellon University">Carnegie Mellon University</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=New+Algorithm+Improves+Branch+Prediction%3A+3%2F27%2F95&amp;rft.pub=Carnegie+Mellon+University&amp;rft_id=https%3A%2F%2Fwww.cs.cmu.edu%2Fafs%2Fcs%2Facademic%2Fclass%2F15213-f00%2Fdocs%2Fmpr-branchpredict.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFYehPatt1991" class="citation conference cs1">Yeh, T.-Y.; Patt, Y. N. (1991). "Two-Level Adaptive Training Branch Prediction". <i>Proceedings of the 24th annual international symposium on Microarchitecture</i>. Albuquerque, New Mexico, Puerto Rico: ACM. pp.&#160;51–61.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=Two-Level+Adaptive+Training+Branch+Prediction&amp;rft.btitle=Proceedings+of+the+24th+annual+international+symposium+on+Microarchitecture&amp;rft.place=Albuquerque%2C+New+Mexico%2C+Puerto+Rico&amp;rft.pages=51-61&amp;rft.pub=ACM&amp;rft.date=1991&amp;rft.aulast=Yeh&amp;rft.aufirst=T.-Y.&amp;rft.au=Patt%2C+Y.+N.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFEganStevenQuickAnguera2003" class="citation journal cs1">Egan, Colin; Steven, Gordon; Quick, P.; Anguera, R.; Vintan, Lucian (December 2003). <a rel="nofollow" class="external text" href="https://www.researchgate.net/publication/264708564">"Two-Level Branch Prediction using Neural Networks"</a>. <i>Journal of Systems Architecture</i>. <b>49</b> (12–15): 557–570. <a href="https://en.wikipedia.org/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1016%2FS1383-7621(03)00095-X">10.1016/S1383-7621(03)00095-X</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Journal+of+Systems+Architecture&amp;rft.atitle=Two-Level+Branch+Prediction+using+Neural+Networks&amp;rft.volume=49&amp;rft.issue=12%E2%80%9315&amp;rft.pages=557-570&amp;rft.date=2003-12&amp;rft_id=info%3Adoi%2F10.1016%2FS1383-7621%2803%2900095-X&amp;rft.aulast=Egan&amp;rft.aufirst=Colin&amp;rft.au=Steven%2C+Gordon&amp;rft.au=Quick%2C+P.&amp;rft.au=Anguera%2C+R.&amp;rft.au=Vintan%2C+Lucian&amp;rft_id=https%3A%2F%2Fwww.researchgate.net%2Fpublication%2F264708564&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFSkadronMartonosiClark2000" class="citation conference cs1">Skadron, K.; Martonosi, M.; Clark, D. W. (October 2000). "A Taxonomy of Branch Mispredictions, and Alloyed Prediction as a Robust Solution to Wrong-History Mispredictions". <i>Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques</i>. Philadelphia.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=A+Taxonomy+of+Branch+Mispredictions%2C+and+Alloyed+Prediction+as+a+Robust+Solution+to+Wrong-History+Mispredictions&amp;rft.btitle=Proceedings+of+the+2000+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques&amp;rft.place=Philadelphia&amp;rft.date=2000-10&amp;rft.aulast=Skadron&amp;rft.aufirst=K.&amp;rft.au=Martonosi%2C+M.&amp;rft.au=Clark%2C+D.+W.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFSprangle1997" class="citation conference cs1">Sprangle, E.;  et&#160;al. (June 1997). "The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference". <i>Proceedings of the 24th International Symposium on Computer Architecture</i>. Denver.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=The+Agree+Predictor%3A+A+Mechanism+for+Reducing+Negative+Branch+History+Interference&amp;rft.btitle=Proceedings+of+the+24th+International+Symposium+on+Computer+Architecture&amp;rft.place=Denver&amp;rft.date=1997-06&amp;rft.aulast=Sprangle&amp;rft.aufirst=E.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0438h/BABEHAJJ.html">"Cortex-A15 MPCore Technical Reference Manual, section 6.5.3 "Indirect predictor"<span class="cs1-kern-right"></span>"</a>. <i><a href="https://en.wikipedia.org/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM Holdings</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+Holdings&amp;rft.atitle=Cortex-A15+MPCore+Technical+Reference+Manual%2C+section+6.5.3+%22Indirect+predictor%22&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0438h%2FBABEHAJJ.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFDriesenHölzle1997" class="citation web cs1">Driesen, Karel; Hölzle, Urs (1997-06-25). <a rel="nofollow" class="external text" href="http://hoelzle.org/publications/TRCS97-10.pdf">"Limits of Indirect Branch Prediction"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Limits+of+Indirect+Branch+Prediction&amp;rft.date=1997-06-25&amp;rft.aulast=Driesen&amp;rft.aufirst=Karel&amp;rft.au=H%C3%B6lzle%2C+Urs&amp;rft_id=http%3A%2F%2Fhoelzle.org%2Fpublications%2FTRCS97-10.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFStokes2004" class="citation web cs1">Stokes, Jon (2004-02-25). <a rel="nofollow" class="external text" href="https://arstechnica.com/features/2004/02/pentium-m/">"A Look at Centrino's Core: The Pentium M"</a>. pp.&#160;2–3.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=A+Look+at+Centrino%27s+Core%3A+The+Pentium+M&amp;rft.pages=2-3&amp;rft.date=2004-02-25&amp;rft.aulast=Stokes&amp;rft.aufirst=Jon&amp;rft_id=https%3A%2F%2Farstechnica.com%2Ffeatures%2F2004%2F02%2Fpentium-m%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFKanter2008" class="citation web cs1">Kanter, Aaron (2008-10-28). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/cpu-perf-analysis/5/">"Performance Analysis for Core 2 and K8: Part 1"</a>. p.&#160;5.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Performance+Analysis+for+Core+2+and+K8%3A+Part+1&amp;rft.pages=5&amp;rft.date=2008-10-28&amp;rft.aulast=Kanter&amp;rft.aufirst=Aaron&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fcpu-perf-analysis%2F5%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://publibfp.dhe.ibm.com/epubs/pdf/dz9zr010.pdf">"z/Architecture Principles of Operation"</a> <span class="cs1-format">(PDF)</span>. <a href="https://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a>. March 2015. pp.&#160;7–40, 7–43. SA22-7832-10.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=z%2FArchitecture+Principles+of+Operation&amp;rft.pages=7-40%2C+7-43&amp;rft.pub=IBM&amp;rft.date=2015-03&amp;rft_id=http%3A%2F%2Fpublibfp.dhe.ibm.com%2Fepubs%2Fpdf%2Fdz9zr010.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.redbooks.ibm.com/redbooks/pdfs/sg248138.pdf">"IBM zEnterprise BC12 Technical Guide"</a> <span class="cs1-format">(PDF)</span>. <a href="https://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a>. February 2014. p.&#160;78.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+zEnterprise+BC12+Technical+Guide&amp;rft.pages=78&amp;rft.pub=IBM&amp;rft.date=2014-02&amp;rft_id=http%3A%2F%2Fwww.redbooks.ibm.com%2Fredbooks%2Fpdfs%2Fsg248138.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1041539562">.mw-parser-output .citation{word-wrap:break-word}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}</style><span class="citation patent" id="CITEREFYehSharangpani2000"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=WO2000/014628">WO 2000/014628</a>,&#32;Yeh, Tse-Yu&#32;&amp;&#32;Sharangpani, H. P.,&#32;"A method and apparatus for branch prediction using a second level branch prediction table",&#32;published 2000-03-16</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=2000/014628&amp;rft.cc=WO&amp;rft.title=A+method+and+apparatus+for+branch+prediction+using+a+second+level+branch+prediction+table&amp;rft.inventor=Yeh&amp;rft.pubdate=2000-03-16"><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFVintan1999" class="citation conference cs1">Vintan, Lucian N. (1999). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190713224752/http://webspace.ulbsibiu.ro/lucian.vintan/html/USA.pdf"><i>Towards a High Performance Neural Branch Predictor</i></a> <span class="cs1-format">(PDF)</span>. Proceedings International Journal Conference on Neural Networks (IJCNN). Archived from <a rel="nofollow" class="external text" href="http://webspace.ulbsibiu.ro/lucian.vintan/html/USA.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2019-07-13<span class="reference-accessdate">. Retrieved <span class="nowrap">2010-12-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Towards+a+High+Performance+Neural+Branch+Predictor&amp;rft.date=1999&amp;rft.aulast=Vintan&amp;rft.aufirst=Lucian+N.&amp;rft_id=http%3A%2F%2Fwebspace.ulbsibiu.ro%2Flucian.vintan%2Fhtml%2FUSA.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFVintan2000" class="citation journal cs1">Vintan, Lucian N. (2000). <a rel="nofollow" class="external text" href="http://webspace.ulbsibiu.ro/lucian.vintan/html/Rom_JIST.pdf">"Towards a Powerful Dynamic Branch Predictor"</a> <span class="cs1-format">(PDF)</span>. <i>Romanian Journal of Information Science and Technology</i>. Bucharest: Romanian Academy. <b>3</b> (3): 287–301. <a href="https://en.wikipedia.org/wiki/ISSN_(identifier)" class="mw-redirect" title="ISSN (identifier)">ISSN</a>&#160;<a rel="nofollow" class="external text" href="http://www.worldcat.org/issn/1453-8245">1453-8245</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Romanian+Journal+of+Information+Science+and+Technology&amp;rft.atitle=Towards+a+Powerful+Dynamic+Branch+Predictor&amp;rft.volume=3&amp;rft.issue=3&amp;rft.pages=287-301&amp;rft.date=2000&amp;rft.issn=1453-8245&amp;rft.aulast=Vintan&amp;rft.aufirst=Lucian+N.&amp;rft_id=http%3A%2F%2Fwebspace.ulbsibiu.ro%2Flucian.vintan%2Fhtml%2FRom_JIST.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-jimenez-perceptrons-27"><span class="mw-cite-backlink">^ <a href="#cite_ref-jimenez-perceptrons_27-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-jimenez-perceptrons_27-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFJimenezLin2001" class="citation conference cs1">Jimenez, D. A.; Lin, C. (2001). <i>Dynamic Branch Prediction with Perceptrons</i>. Proceedings of the 7-th International Symposium on High Performance Computer Architecture (HPCA-7). Monterrey, NL, Mexico. pp.&#160;197–296.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Dynamic+Branch+Prediction+with+Perceptrons&amp;rft.place=Monterrey%2C+NL%2C+Mexico&amp;rft.pages=197-296&amp;rft.date=2001&amp;rft.aulast=Jimenez&amp;rft.aufirst=D.+A.&amp;rft.au=Lin%2C+C.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFWalton2012" class="citation web cs1">Walton, Jarred (2012-05-15). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/5831/amd-trinity-review-a10-4600m-a-new-hope">"The AMD Trinity Review (A10-4600M): A New Hope"</a>. <i><a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=The+AMD+Trinity+Review+%28A10-4600M%29%3A+A+New+Hope&amp;rft.date=2012-05-15&amp;rft.aulast=Walton&amp;rft.aufirst=Jarred&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F5831%2Famd-trinity-review-a10-4600m-a-new-hope&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-jimenez-micro-36-29"><span class="mw-cite-backlink">^ <a href="#cite_ref-jimenez-micro-36_29-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-jimenez-micro-36_29-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFJimenez2003" class="citation conference cs1">Jimenez, Daniel A. (December 2003). <a rel="nofollow" class="external text" href="http://www.microarch.org/micro36/html/pdf/jimenez-FastPath.pdf"><i>Fast Path-Based Neural Branch Prediction</i></a> <span class="cs1-format">(PDF)</span>. The 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-36). San Diego, USA<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-04-08</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Fast+Path-Based+Neural+Branch+Prediction&amp;rft.place=San+Diego%2C+USA&amp;rft.date=2003-12&amp;rft.aulast=Jimenez&amp;rft.aufirst=Daniel+A.&amp;rft_id=http%3A%2F%2Fwww.microarch.org%2Fmicro36%2Fhtml%2Fpdf%2Fjimenez-FastPath.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.jilp.org/cbp2016/">"Championship Branch Prediction"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Championship+Branch+Prediction&amp;rft_id=https%3A%2F%2Fwww.jilp.org%2Fcbp2016%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFBrekelbaumRupleyWilkersonBlack2002" class="citation conference cs1">Brekelbaum, Edward; Rupley, Jeff; Wilkerson, Chris; Black, Bryan (December 2002). <i>Hierarchical scheduling windows</i>. Proceedings of the 34th International Symposium on Microarchitecture. Istanbul, Turkey.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Hierarchical+scheduling+windows&amp;rft.place=Istanbul%2C+Turkey&amp;rft.date=2002-12&amp;rft.aulast=Brekelbaum&amp;rft.aufirst=Edward&amp;rft.au=Rupley%2C+Jeff&amp;rft.au=Wilkerson%2C+Chris&amp;rft.au=Black%2C+Bryan&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFJames2017" class="citation web cs1">James, Dave (2017-12-06). <a rel="nofollow" class="external text" href="https://www.pcgamesn.com/amd/amd-zen-release-date-specs-prices-rumours">"AMD Ryzen reviews, news, performance, pricing, and availability"</a>. <i><a href="https://en.wikipedia.org/wiki/PCGamesN" title="PCGamesN">PCGamesN</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PCGamesN&amp;rft.atitle=AMD+Ryzen+reviews%2C+news%2C+performance%2C+pricing%2C+and+availability&amp;rft.date=2017-12-06&amp;rft.aulast=James&amp;rft.aufirst=Dave&amp;rft_id=https%3A%2F%2Fwww.pcgamesn.com%2Famd%2Famd-zen-release-date-specs-prices-rumours&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.amd.com/en-us/press-releases/Pages/amd-takes-computing-2016dec13.aspx">"AMD Takes Computing to a New Horizon with Ryzen™ Processors"</a>. <i>www.amd.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-12-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.amd.com&amp;rft.atitle=AMD+Takes+Computing+to+a+New+Horizon+with+Ryzen%E2%84%A2+Processors&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fen-us%2Fpress-releases%2FPages%2Famd-takes-computing-2016dec13.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://arstechnica.co.uk/gadgets/2016/12/amd-zen-performance-details-release-date/">"AMD's Zen CPU is now called Ryzen, and it might actually challenge Intel"</a>. <i>Ars Technica UK</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-12-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Ars+Technica+UK&amp;rft.atitle=AMD%27s+Zen+CPU+is+now+called+Ryzen%2C+and+it+might+actually+challenge+Intel&amp;rft_id=http%3A%2F%2Farstechnica.co.uk%2Fgadgets%2F2016%2F12%2Famd-zen-performance-details-release-date%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://people.cs.clemson.edu/~mark/stretch.html">IBM Stretch (7030) -- Aggressive Uniprocessor Parallelism</a></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://people.cs.clemson.edu/~mark/s1.html">S-1 Supercomputer</a></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=63652">Micro-architecture of the VAX 9000</a></span>
</li>
<li id="cite_note-seznec-38"><span class="mw-cite-backlink">^ <a href="#cite_ref-seznec_38-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-seznec_38-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Seznec, Felix, Krishnan, Sazeides. <a rel="nofollow" class="external text" href="http://citeseer.ist.psu.edu/seznec02design.html">Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor</a></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFGibbs2018" class="citation web cs1">Gibbs, Samuel (2018-01-04). <a rel="nofollow" class="external text" href="https://www.theguardian.com/technology/2018/jan/04/meltdown-spectre-worst-cpu-bugs-ever-found-affect-computers-intel-processors-security-flaw">"Meltdown and Spectre: 'worst ever' CPU bugs affect virtually all computers"</a>. <i>the Guardian</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-05-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=the+Guardian&amp;rft.atitle=Meltdown+and+Spectre%3A+%27worst+ever%27+CPU+bugs+affect+virtually+all+computers&amp;rft.date=2018-01-04&amp;rft.aulast=Gibbs&amp;rft.aufirst=Samuel&amp;rft_id=https%3A%2F%2Fwww.theguardian.com%2Ftechnology%2F2018%2Fjan%2F04%2Fmeltdown-spectre-worst-cpu-bugs-ever-found-affect-computers-intel-processors-security-flaw&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit&amp;section=24" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Seznec et al. (1996). "<a rel="nofollow" class="external text" href="http://citeseer.ist.psu.edu/seznec96multipleblock.html">Multiple-Block Ahead Branch Predictors</a>"&#160;&#8211;&#32; demonstrates prediction accuracy is not impaired by indexing with previous branch address.</li>
<li>Seznec et al. (2002). "<a rel="nofollow" class="external text" href="http://citeseer.ist.psu.edu/seznec02design.html">Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor</a>"&#160;&#8211;&#32; describes the Alpha EV8 branch predictor. This paper does an excellent job discussing how they arrived at their design from various hardware constraints and simulation studies.</li>
<li>Jimenez (2003). "<a rel="nofollow" class="external text" href="http://citeseer.ist.psu.edu/jimenez03reconsidering.html">Reconsidering Complex Branch Predictors</a>"&#160;&#8211;&#32; describes the EV6 and K8 branch predictors, and pipelining considerations.</li>
<li><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFFog2009" class="citation web cs1">Fog, Agner (2009). <a rel="nofollow" class="external text" href="http://www.agner.org/optimize/#manuals">"The microarchitecture of Intel, AMD and VIA CPUs"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2009-10-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+microarchitecture+of+Intel%2C+AMD+and+VIA+CPUs&amp;rft.date=2009&amp;rft.aulast=Fog&amp;rft.aufirst=Agner&amp;rft_id=http%3A%2F%2Fwww.agner.org%2Foptimize%2F%23manuals&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFAndrews2007" class="citation web cs1">Andrews, Jeff (2007-10-30). <a rel="nofollow" class="external text" href="https://software.intel.com/en-us/articles/branch-and-loop-reorganization-to-prevent-mispredicts">"Branch and Loop Reorganization to Prevent Mispredicts"</a>. <i>Intel Software Network</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-11-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Software+Network&amp;rft.atitle=Branch+and+Loop+Reorganization+to+Prevent+Mispredicts&amp;rft.date=2007-10-30&amp;rft.aulast=Andrews&amp;rft.aufirst=Jeff&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fen-us%2Farticles%2Fbranch-and-loop-reorganization-to-prevent-mispredicts&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="https://en.wikipedia.org/wiki/mw-data:TemplateStyles:r1067248974"/><cite id="CITEREFYee" class="citation web cs1">Yee, Alexander. <a rel="nofollow" class="external text" href="https://stackoverflow.com/questions/11227809/why-is-processing-a-sorted-array-faster-than-an-unsorted-array#11227902">"What is Branch Prediction? – Stack Overflow Example"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=What+is+Branch+Prediction%3F+%E2%80%93+Stack+Overflow+Example&amp;rft.aulast=Yee&amp;rft.aufirst=Alexander&amp;rft_id=https%3A%2F%2Fstackoverflow.com%2Fquestions%2F11227809%2Fwhy-is-processing-a-sorted-array-faster-than-an-unsorted-array%2311227902&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABranch+predictor" class="Z3988"></span></li></ul>
<div class="navbox-styles nomobile"><style data-mw-deduplicate="TemplateStyles:r1061467846">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style></div><div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Processor_technologies&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Abstract_machine" title="Abstract machine">Abstract machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stored-program_computer" title="Stored-program computer">Stored-program computer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Finite-state_machine_with_datapath" class="mw-redirect" title="Finite-state machine with datapath">with datapath</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="https://en.wikipedia.org/wiki/Deterministic_finite_automaton" title="Deterministic finite automaton">Deterministic finite automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cellular_automaton" title="Cellular automaton">Cellular automaton</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_cellular_automaton" title="Quantum cellular automaton">Quantum cellular automaton</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Alternating_Turing_machine" title="Alternating Turing machine">Alternating Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Post–Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Nondeterministic_Turing_machine" title="Nondeterministic Turing machine">Nondeterministic Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Probabilistic_Turing_machine" title="Probabilistic Turing machine">Probabilistic Turing machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hypercomputation" title="Hypercomputation">Hypercomputation</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zeno_machine" title="Zeno machine">Zeno machine</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture" title="History of general-purpose CPUs">Belt machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="https://en.wikipedia.org/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="https://en.wikipedia.org/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="https://en.wikipedia.org/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="https://en.wikipedia.org/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Uniform_memory_access" title="Uniform memory access">HUMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Load–store_architecture" title="Load–store architecture">Load–store</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register–memory_architecture" title="Register–memory architecture">Register/memory</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="https://en.wikipedia.org/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">Orthogonal instruction set</a></li>
<li><a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="https://en.wikipedia.org/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="https://en.wikipedia.org/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/One-instruction_set_computer" title="One-instruction set computer">OISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zero_instruction_set_computer" class="mw-redirect" title="Zero instruction set computer">ZISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction<br />sets</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Motorola_68000_series" title="Motorola 68000 series">Motorola 68000 series</a></li>
<li><a href="https://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a></li>
<li><a href="https://en.wikipedia.org/wiki/PDP-11_architecture" title="PDP-11 architecture">PDP-11</a></li>
<li><a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></li>
<li><a href="https://en.wikipedia.org/wiki/ARM_architecture" class="mw-redirect" title="ARM architecture">ARM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li>Power
<ul><li><a href="https://en.wikipedia.org/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a></li>
<li><a href="https://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Power_ISA" title="Power ISA">Power ISA</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="https://en.wikipedia.org/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="https://en.wikipedia.org/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="https://en.wikipedia.org/wiki/ETRAX_CRIS" title="ETRAX CRIS">ETRAX CRIS</a></li>
<li><a href="https://en.wikipedia.org/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="https://en.wikipedia.org/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="https://en.wikipedia.org/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="https://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="https://en.wikipedia.org/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li>System/3x0
<ul><li><a href="https://en.wikipedia.org/wiki/IBM_System/360_architecture" title="IBM System/360 architecture">S/360</a></li>
<li><a href="https://en.wikipedia.org/wiki/IBM_System/370" title="IBM System/370">S/370</a></li>
<li><a href="https://en.wikipedia.org/wiki/IBM_System/390" title="IBM System/390">S/390</a></li>
<li><a href="https://en.wikipedia.org/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li></ul></li>
<li>Tilera ISA</li>
<li><a href="https://en.wikipedia.org/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Adapteva#Products" title="Adapteva">Epiphany architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="https://en.wikipedia.org/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="https://en.wikipedia.org/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="https://en.wikipedia.org/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="https://en.wikipedia.org/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="https://en.wikipedia.org/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Scoreboarding" title="Scoreboarding">Scoreboarding</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tomasulo_algorithm" title="Tomasulo algorithm">Tomasulo algorithm</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="https://en.wikipedia.org/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
<li><a href="https://en.wikipedia.org/wiki/Wide-issue" title="Wide-issue">Wide-issue</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a class="mw-selflink selflink">Branch prediction</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="https://en.wikipedia.org/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="https://en.wikipedia.org/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="https://en.wikipedia.org/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cooperative_multitasking" title="Cooperative multitasking">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Single_instruction,_single_data" title="Single instruction, single data">SISD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">Array processing (SIMT)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Pipelined_processor" title="Flynn&#39;s taxonomy">Pipelined processing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flynn%27s_taxonomy#Associative_processor" title="Flynn&#39;s taxonomy">Associative processing</a></li>
<li><a href="https://en.wikipedia.org/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Multiple_instruction,_single_data" title="Multiple instruction, single data">MISD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multiple_instruction,_multiple_data" title="Multiple instruction, multiple data">MIMD</a>
<ul><li><a href="https://en.wikipedia.org/wiki/SPMD" title="SPMD">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="https://en.wikipedia.org/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="https://en.wikipedia.org/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="https://en.wikipedia.org/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="https://en.wikipedia.org/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="https://en.wikipedia.org/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="https://en.wikipedia.org/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="https://en.wikipedia.org/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="https://en.wikipedia.org/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Field-programmable_object_array" title="Field-programmable object array">FPOA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="https://en.wikipedia.org/wiki/System_in_a_package" title="System in a package">System in a package</a> (SiP)</li>
<li><a href="https://en.wikipedia.org/wiki/Package_on_a_package" title="Package on a package">Package on a package</a> (PoP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="https://en.wikipedia.org/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="https://en.wikipedia.org/wiki/Notebook_processor" title="Notebook processor">Notebook</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="https://en.wikipedia.org/wiki/Multiprocessor_system_on_a_chip" title="Multiprocessor system on a chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="https://en.wikipedia.org/wiki/Cypress_PSoC" title="Cypress PSoC">Programmable</a> (PSoC)</li>
<li><a href="https://en.wikipedia.org/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Image_processor" title="Image processor">Image processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="https://en.wikipedia.org/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a> (TPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/24-bit_computing" title="24-bit computing">24-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)#Variable-word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="https://en.wikipedia.org/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">Core</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Scratchpad_memory" title="Scratchpad memory">Scratchpad memory</a></li>
<li><a href="https://en.wikipedia.org/wiki/Data_cache" class="mw-redirect" title="Data cache">Data cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_cache" class="mw-redirect" title="Instruction cache">Instruction cache</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="https://en.wikipedia.org/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Execution_unit" title="Execution unit">Functional<br />units</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="https://en.wikipedia.org/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="https://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="https://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="https://en.wikipedia.org/wiki/Load–store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a class="mw-selflink selflink">Branch predictor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Branch_target_predictor" title="Branch target predictor">Branch target predictor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)
<ul><li><a href="https://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">Instruction decoder</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">Logic</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="https://en.wikipedia.org/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_address_register" title="Memory address register">Memory address register</a></li>
<li><a href="https://en.wikipedia.org/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Control_unit" title="Control unit">Control unit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Hardwired_control_unit" class="mw-redirect" title="Hardwired control unit">Hardwired control unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="https://en.wikipedia.org/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">Microcode</a> <a href="https://en.wikipedia.org/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microcode#Horizontal_microcode" title="Microcode">Horizontal microcode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="https://en.wikipedia.org/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="https://en.wikipedia.org/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sum-addressed_decoder" title="Sum-addressed decoder">Sum-addressed decoder</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="https://en.wikipedia.org/wiki/Circuit_(computer_science)" title="Circuit (computer science)">Digital</a></li>
<li><a href="https://en.wikipedia.org/wiki/Analogue_electronics" title="Analogue electronics">Analog</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="https://en.wikipedia.org/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="https://en.wikipedia.org/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="https://en.wikipedia.org/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="https://en.wikipedia.org/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="https://en.wikipedia.org/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tick–tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pin_grid_array" title="Pin grid array">Pin grid array</a></li>
<li><a href="https://en.wikipedia.org/wiki/Chip_carrier" title="Chip carrier">Chip carrier</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1385
Cached time: 20220429151153
Cache expiry: 1814400
Reduced expiry: false
Complications: [vary‐revision‐sha1]
CPU time usage: 0.743 seconds
Real time usage: 0.854 seconds
Preprocessor visited node count: 3564/1000000
Post‐expand include size: 142994/2097152 bytes
Template argument size: 3126/2097152 bytes
Highest expansion depth: 16/100
Expensive parser function count: 4/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 111912/5000000 bytes
Lua time usage: 0.399/10.000 seconds
Lua memory usage: 7301545/52428800 bytes
Number of Wikibase entities loaded: 0/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  687.176      1 -total
 52.33%  359.568      1 Template:Reflist
 30.61%  210.347     23 Template:Cite_web
 11.96%   82.153      6 Template:Navbox
 11.17%   76.771      1 Template:CPU_technologies
 10.09%   69.352      1 Template:Short_description
  8.54%   58.699      3 Template:Citation_needed
  7.08%   48.637      3 Template:Fix
  6.88%   47.273      7 Template:Cite_conference
  6.18%   42.483      1 Template:Pagetype
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:416129-0!canonical and timestamp 20220429151152 and revision id 1084928349. Serialized with JSON.
 -->
</div><noscript><img src="http://en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript>
<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;oldid=1084928349">https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;oldid=1084928349</a>"</div></div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="https://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Instruction_processing" title="Category:Instruction processing">Instruction processing</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Speculative_execution" title="Category:Speculative execution">Speculative execution</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="https://en.wikipedia.org/wiki/Category:CS1_errors:_missing_periodical" title="Category:CS1 errors: missing periodical">CS1 errors: missing periodical</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="https://en.wikipedia.org/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_September_2015" title="Category:Articles with unsourced statements from September 2015">Articles with unsourced statements from September 2015</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_April_2009" title="Category:Articles with unsourced statements from April 2009">Articles with unsourced statements from April 2009</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_May_2013" title="Category:Articles with unsourced statements from May 2013">Articles with unsourced statements from May 2013</a></li></ul></div></div>
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
	<h2>Navigation menu</h2>
	<div id="mw-head">
		
<nav id="p-personal" class="mw-portlet mw-portlet-personal vector-user-menu-legacy vector-menu" aria-labelledby="p-personal-label" role="navigation" 
	 >
	<label id="p-personal-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">Personal tools</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="pt-anonuserpage" class="mw-list-item"><span title="The user page for the IP address you are editing as">Not logged in</span></li><li id="pt-anontalk" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li><li id="pt-anoncontribs" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-createaccount" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Special:CreateAccount&amp;returnto=Branch+predictor" title="You are encouraged to create an account and log in; however, it is not mandatory"><span>Create account</span></a></li><li id="pt-login" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Branch+predictor" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span>Log in</span></a></li></ul>
		
	</div>
</nav>

		<div id="left-navigation">
			
<nav id="p-namespaces" class="mw-portlet mw-portlet-namespaces vector-menu vector-menu-tabs" aria-labelledby="p-namespaces-label" role="navigation" 
	 >
	<label id="p-namespaces-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">Namespaces</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-nstab-main" class="selected mw-list-item"><a href="https://en.wikipedia.org/wiki/Branch_predictor" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Talk:Branch_predictor" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li></ul>
		
	</div>
</nav>

			
<nav id="p-variants" class="mw-portlet mw-portlet-variants emptyPortlet vector-menu-dropdown-noicon vector-menu vector-menu-dropdown" aria-labelledby="p-variants-label" role="navigation" 
	 >
	<input type="checkbox"
		id="p-variants-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-variants"
		class="vector-menu-checkbox" aria-labelledby="p-variants-label" />
	<label id="p-variants-label" aria-label="Change language variant" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">English</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

		</div>
		<div id="right-navigation">
			
<nav id="p-views" class="mw-portlet mw-portlet-views vector-menu vector-menu-tabs" aria-labelledby="p-views-label" role="navigation" 
	 >
	<label id="p-views-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">Views</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-view" class="selected mw-list-item"><a href="https://en.wikipedia.org/wiki/Branch_predictor"><span>Read</span></a></li><li id="ca-edit" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li></ul>
		
	</div>
</nav>

			
<nav id="p-cactions" class="mw-portlet mw-portlet-cactions emptyPortlet vector-menu-dropdown-noicon vector-menu vector-menu-dropdown" aria-labelledby="p-cactions-label" role="navigation"  title="More options"
	 >
	<input type="checkbox"
		id="p-cactions-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-cactions"
		class="vector-menu-checkbox" aria-labelledby="p-cactions-label" />
	<label id="p-cactions-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">More</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<div>
			<h3 >
				<label for="searchInput">Search</label>
			</h3>
		<form action="https://en.wikipedia.org/w/index.php" id="searchform"
			class="vector-search-box-form">
			<div id="simpleSearch"
				class="vector-search-box-inner"
				 data-search-loc="header-navigation">
				<input class="vector-search-box-input"
					 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
				/>
				<input type="hidden" name="title" value="Special:Search"/>
				<input id="mw-searchButton"
					 class="searchButton mw-fallbackSearchButton" type="submit" name="fulltext" title="Search Wikipedia for this text" value="Search" />
				<input id="searchButton"
					 class="searchButton" type="submit" name="go" title="Go to a page with this exact name if it exists" value="Go" />
			</div>
		</form>
	</div>
</div>

		</div>
	</div>
	

<div id="mw-panel">
	<div id="p-logo" role="banner">
		<a class="mw-wiki-logo" href="https://en.wikipedia.org/wiki/Main_Page"
			title="Visit the main page"></a>
	</div>
	
<nav id="p-navigation" class="mw-portlet mw-portlet-navigation vector-menu vector-menu-portal portal" aria-labelledby="p-navigation-label" role="navigation" 
	 >
	<label id="p-navigation-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">Navigation</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-mainpage-description" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Main_Page" icon="home" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:Random" icon="die" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li></ul>
		
	</div>
</nav>

	
<nav id="p-interaction" class="mw-portlet mw-portlet-interaction vector-menu vector-menu-portal portal" aria-labelledby="p-interaction-label" role="navigation" 
	 >
	<label id="p-interaction-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">Contribute</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-help" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Help:Contents" icon="help" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:RecentChanges" icon="recentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li></ul>
		
	</div>
</nav>

<nav id="p-tb" class="mw-portlet mw-portlet-tb vector-menu vector-menu-portal portal" aria-labelledby="p-tb-label" role="navigation" 
	 >
	<label id="p-tb-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">Tools</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="t-whatlinkshere" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:WhatLinksHere/Branch_predictor" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:RecentChangesLinked/Branch_predictor" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="https://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;oldid=1084928349" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Special:CiteThisPage&amp;page=Branch_predictor&amp;id=1084928349&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q679552" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li></ul>
		
	</div>
</nav>

<nav id="p-coll-print_export" class="mw-portlet mw-portlet-coll-print_export vector-menu vector-menu-portal portal" aria-labelledby="p-coll-print_export-label" role="navigation" 
	 >
	<label id="p-coll-print_export-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">Print/export</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="coll-download-as-rl" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Special:DownloadAsPdf&amp;page=Branch_predictor&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="https://en.wikipedia.org/w/index.php?title=Branch_predictor&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li></ul>
		
	</div>
</nav>

	
<nav id="p-lang" class="mw-portlet mw-portlet-lang vector-menu vector-menu-portal portal" aria-labelledby="p-lang-label" role="navigation" 
	 >
	<label id="p-lang-label" aria-label="" class="vector-menu-heading "  >
		<span class="vector-menu-heading-label">Languages</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li class="interlanguage-link interwiki-ar mw-list-item"><a href="https://ar.wikipedia.org/wiki/متنبئ_فروع" title="متنبئ فروع – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target"><span>العربية</span></a></li><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Predictor_de_salts" title="Predictor de salts – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-de mw-list-item"><a href="https://de.wikipedia.org/wiki/Sprungvorhersage" title="Sprungvorhersage – German" lang="de" hreflang="de" class="interlanguage-link-target"><span>Deutsch</span></a></li><li class="interlanguage-link interwiki-et mw-list-item"><a href="https://et.wikipedia.org/wiki/Siirete_ennustamine" title="Siirete ennustamine – Estonian" lang="et" hreflang="et" class="interlanguage-link-target"><span>Eesti</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/Predictor_de_saltos" title="Predictor de saltos – Spanish" lang="es" hreflang="es" class="interlanguage-link-target"><span>Español</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/پیش‌بینی‌کننده_پرش" title="پیش‌بینی‌کننده پرش – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"><span>فارسی</span></a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/Prédiction_de_branchement" title="Prédiction de branchement – French" lang="fr" hreflang="fr" class="interlanguage-link-target"><span>Français</span></a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/분기_예측" title="분기 예측 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"><span>한국어</span></a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/Predizione_delle_diramazioni" title="Predizione delle diramazioni – Italian" lang="it" hreflang="it" class="interlanguage-link-target"><span>Italiano</span></a></li><li class="interlanguage-link interwiki-lmo mw-list-item"><a href="https://lmo.wikipedia.org/wiki/Branch_predictor" title="Branch predictor – Lombard" lang="lmo" hreflang="lmo" class="interlanguage-link-target"><span>Lombard</span></a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/分岐予測" title="分岐予測 – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"><span>日本語</span></a></li><li class="interlanguage-link interwiki-no mw-list-item"><a href="https://no.wikipedia.org/wiki/Hopp-predikator" title="Hopp-predikator – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target"><span>Norsk bokmål</span></a></li><li class="interlanguage-link interwiki-pt mw-list-item"><a href="https://pt.wikipedia.org/wiki/Branch_prediction" title="Branch prediction – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target"><span>Português</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/Предсказатель_переходов" title="Предсказатель переходов – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"><span>Русский</span></a></li><li class="interlanguage-link interwiki-simple mw-list-item"><a href="https://simple.wikipedia.org/wiki/Branch_prediction" title="Branch prediction – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target"><span>Simple English</span></a></li><li class="interlanguage-link interwiki-sr mw-list-item"><a href="https://sr.wikipedia.org/wiki/Предвиђање_гранања" title="Предвиђање гранања – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target"><span>Српски / srpski</span></a></li><li class="interlanguage-link interwiki-fi mw-list-item"><a href="https://fi.wikipedia.org/wiki/Haarautumisen_ennakointi" title="Haarautumisen ennakointi – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target"><span>Suomi</span></a></li><li class="interlanguage-link interwiki-sv mw-list-item"><a href="https://sv.wikipedia.org/wiki/Branch_prediction" title="Branch prediction – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target"><span>Svenska</span></a></li><li class="interlanguage-link interwiki-tr mw-list-item"><a href="https://tr.wikipedia.org/wiki/Dallanma_öngörüsü" title="Dallanma öngörüsü – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target"><span>Türkçe</span></a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/Модуль_передбачення_переходів" title="Модуль передбачення переходів – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"><span>Українська</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/分支預測器" title="分支預測器 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"><span>中文</span></a></li></ul>
		<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q679552#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
	</div>
</nav>

</div>

</div>

<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 27 April 2022, at 11:25<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License 3.0</a><a rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="http://foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="http://foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="http://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimer"><a href="https://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-mobileview"><a href="http://en.m.wikipedia.org/w/index.php?title=Branch_predictor&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="https://en.wikipedia.org/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="https://en.wikipedia.org/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"/></a></li>
</ul>

</footer>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.743","walltime":"0.854","ppvisitednodes":{"value":3564,"limit":1000000},"postexpandincludesize":{"value":142994,"limit":2097152},"templateargumentsize":{"value":3126,"limit":2097152},"expansiondepth":{"value":16,"limit":100},"expensivefunctioncount":{"value":4,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":111912,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00%  687.176      1 -total"," 52.33%  359.568      1 Template:Reflist"," 30.61%  210.347     23 Template:Cite_web"," 11.96%   82.153      6 Template:Navbox"," 11.17%   76.771      1 Template:CPU_technologies"," 10.09%   69.352      1 Template:Short_description","  8.54%   58.699      3 Template:Citation_needed","  7.08%   48.637      3 Template:Fix","  6.88%   47.273      7 Template:Cite_conference","  6.18%   42.483      1 Template:Pagetype"]},"scribunto":{"limitreport-timeusage":{"value":"0.399","limit":"10.000"},"limitreport-memusage":{"value":7301545,"limit":52428800}},"cachereport":{"origin":"mw1385","timestamp":"20220429151153","ttl":1814400,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Branch predictor","url":"https:\/\/en.wikipedia.org\/wiki\/Branch_predictor","sameAs":"http:\/\/www.wikidata.org\/entity\/Q679552","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q679552","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2003-12-30T21:52:59Z","dateModified":"2022-04-27T11:25:56Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/c\/cb\/Pipeline%2C_4_stage.svg","headline":"digital circuit that guesses which way a branch will go to improve flow in the instruction pipeline"}</script><script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Branch predictor","url":"https:\/\/en.wikipedia.org\/wiki\/Branch_predictor","sameAs":"http:\/\/www.wikidata.org\/entity\/Q679552","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q679552","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2003-12-30T21:52:59Z","dateModified":"2022-04-27T11:25:56Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/c\/cb\/Pipeline%2C_4_stage.svg","headline":"digital circuit that guesses which way a branch will go to improve flow in the instruction pipeline"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":154,"wgHostname":"mw1418"});});</script>
</body>

<!-- Mirrored from en.wikipedia.org/wiki/Branch_prediction by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 05 May 2022 18:32:06 GMT -->
</html>