\hypertarget{_u_a_r_t___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+U\+A\+R\+T\+\_\+\+P\+DD.h File Reference}
\label{_u_a_r_t___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for U\+A\+R\+T\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a45e994f0dd0adc380a86aebb4d6c25ef}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER}~\hyperlink{group___u_a_r_t___register___masks_ga0b4f935e44fda4076d7c8964c9d1e409}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aec78697e39744e3a7598513edaf55e53}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~\hyperlink{group___u_a_r_t___register___masks_ga74dd6677d7d42454ae44951e847f13bc}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad1415847fb2d76b861abbdc5c2045aaa}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER}~\hyperlink{group___u_a_r_t___register___masks_gaa2cb31ebff38bb70191a8852eb0216aa}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac2f4a4152a8fbf04e29bb4af82317595}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE}~\hyperlink{group___u_a_r_t___register___masks_ga646831f578232754b613c506d70eb282}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_adae1117a3afc3c4cfff2f4952897f555}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}~\hyperlink{group___u_a_r_t___register___masks_gadf1ad2301848b5812b84658d02cc2006}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a99d550feb2db5bc9b57e0fea318f66ac}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR}~\hyperlink{group___u_a_r_t___register___masks_gaf165d0ae5fd464a2ec367e29d1dedcb2}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae713e70f75a6128d5365af724e354238}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR}~\hyperlink{group___u_a_r_t___register___masks_ga1e485aea10f0176919ae060d0ee1d709}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a10208c297034c85b6ef888387f4d2634}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR}~\hyperlink{group___u_a_r_t___register___masks_ga85999d87eca30c526580b0d060f2aff5}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a62f519af56697f3a183d633080f30b2a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_gaa7d30e83d1a7d0a544393186508a667e}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_acda63e5f3473e2b0034d648efa0221e3}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_ga8a78686c3c82eeb352b85f0699361558}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a2bc0e933128e9deedbe3efd4be08b7dc}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_gab62f7e1b8548b5bbe5686f31c4beae61}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a4e8171a9706e80f1ff0d79bc787f56eb}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_gac1b555f14295616d01152013fe7704b9}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_acc789880c30a5f0fe67833ff5454cdd6}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_gac8102fb901477551dcc8505b3afb5272}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a780da1f32583cbce44f33eb1c436a3be}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_gadfaa4f856facd373c0441b6e89bd87ba}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_acf04adb5061bc54b25e99bc309b20f12}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_ga83b62a5246fdb7f0aaaffb92074c9e0f}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a66246b0f21ec86db05180223c111d39c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_ga4116bba67a2cf49c9623e62e3b499ee3}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a999b0b94f51302bf6e15a10221ca2932}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_ga874d96e3755d584279e6f058522c2c4a}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac0630186e1ad3499fdfc594bb56c8fdc}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_ga17b9dd16869c5185f2be9c1394fcede5}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa02a03337d35186a600907502be53859}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t___register___masks_gaa16c5c48ff5ecf080e485880145828c0}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a3a76259158dd9c5f654ff91c4372f98c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+N\+O\+I\+SE}~U\+A\+R\+T\+\_\+\+E\+D\+\_\+\+N\+O\+I\+S\+Y\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5aa1c5a84bd4dbc03ee7dcf670abd70d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}~U\+A\+R\+T\+\_\+\+E\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5920458d1ae54653f42695b7c8517fe6}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE}~U\+A\+R\+T\+\_\+\+P\+F\+I\+F\+O\+\_\+\+T\+X\+F\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a6b8642ff5f5c97a0fd0745f1b79db5a6}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE}~U\+A\+R\+T\+\_\+\+P\+F\+I\+F\+O\+\_\+\+R\+X\+F\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a938595e8f3e45470acdab1bcf8035b07}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH}~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+T\+X\+F\+L\+U\+S\+H\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae525a46c3238d9d8f31b94c05ac4f08b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH}~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+R\+X\+F\+L\+U\+S\+H\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af494258dd5819f9e4ed26d2a387242dc}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+R\+X\+O\+F\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a6c8288e9945c1f07d7545c973068db34}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+T\+X\+O\+F\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a30e227d7a0cd81c0eb4527a08300b9ee}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+R\+X\+U\+F\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a675e4012e5a2ba11c80984b0e0fdaa01}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+T\+X\+E\+M\+P\+T\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad67526af73ca20cc4b796604106f50dd}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+R\+X\+E\+M\+P\+T\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad174631226e3b0b7df9c1157a5d239a8}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+R\+X\+O\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af8d525d1d6af16c409cc1bb1fde70197}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+T\+X\+O\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9319cb8a526c462033993a670dd57111}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+R\+X\+U\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af0d1f0fc4ae87f6021353f520316306c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+T\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af660e4083c6e6b03e9db1f64f3df09d4}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+T\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_accc861d1905dbdfca338673780898362}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+T\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_adbc4ebee4bdfb77e310a747a826dd8fa}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+D\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a78b6fe23e30a6eeff61bb8d2deed3095}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+V\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a0a78c39bde12f272deaad738eee5aaba}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+T\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac4761779bdaaedf04467c4c9a4902ac2}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT}~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+T\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a77dd6be7032e37a05b52a57e79580715}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+W\+T\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac3f9a0982db5c7c73134978909af906d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+W\+T\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a44ad7eca4a391d86a0f7f8009778d2d0}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+W\+T\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a4b7aede8202d678d5cb099cb9411c4b2}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+T\+D\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a766b0db3bca9764deb30362551c6c70d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+T\+V\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac41b2f796ea0b3fdaa1d4ebfedd29368}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+X\+T\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a104e7f4275179b130264e07e1b6185d3}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+X\+T\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a88bbd668b8971c963272e6b80120b95d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+E\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a35e4e7562dc85adbf9b5925b7700bca4}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+W\+B\+A\+S\+E\+\_\+\+E\+X\+P\+I\+R\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S3\+\_\+\+W\+B\+E\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a93014f805e5ce3142b5e3702ef77a469}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+I\+N\+I\+T\+\_\+\+S\+Y\+N\+C\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S3\+\_\+\+I\+S\+D\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aafa637a2992e3eefc86a428674190c22}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+R\+X\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a10dc2c53cd807ebeb0d75048e4fb07eb}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+T\+X\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a865fff6b5fe3e23060c5aa9d7c92922d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+C\+T\+E\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa7ba4a96d10e03b6d0b1b10098fafbab}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+S\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aee2de28f18cf6750c6d0c556565cd565}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+T\+R\+A\+N\+S\+M\+I\+S\+S\+I\+O\+N\+\_\+\+F\+A\+I\+L\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S3\+\_\+\+T\+X\+F\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad1cb28b5f4e9180b1a2f1ab86a7582b0}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S4\+\_\+\+C\+D\+E\+T\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af383adf2ef32d70f32dd458eab73ccda}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}~U\+A\+R\+T\+\_\+\+S4\+\_\+\+F\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5544f8a142d7fd7ec59ead8e1da46064}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a86f09f6e84f16fbde81b7aef0ade818b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP}~0x80U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aec24b4f803f841d48919d20550e89890}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN}~0x\+A0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad731ba40c066c5130c7dcfe883b1faae}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a183f852ffda8d77a07ef854ba578ddb1}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9}~0x1U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a7f7326466178ba124acf751e5746de67}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10}~0x2U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac162d9f964af9a7a30a125bd5cda88b1}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8b889e6122c51a5de861afa56b7bf858}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK}~0x8U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad3b0a6aa3adedb556cb9eac736cc2d26}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af8cae470d5670ded6d352912d5313eaf}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}~0x4U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac6569404c6fef9b145219139fed6a453}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a350d869bd49a98540c5565c2a62380b2}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}~0x2U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a7565f4d4769f6136ca6e4fedade393a2}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}~0x3U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae4c9dcd148971ebc2087f168902ac7e5}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab02dc40ba621f2218abe4dc79b10cb6e}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY}~0x2U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a1f90f3639f3bc34b54f368cb2b16d78b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}~0x20U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae39667ffa05d076f023b2df81b9dc165}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a00f4ed6237913a068dc9395fdb4e9bac}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af56887de713b307f55c5b6c559f1ef90}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS}~0x4U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9248c91aa64176d6708a4c02d6b5cd5f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a2c817c2e0dfde8db5a80d7b9f41efa5c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT}~0x20U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a488a4ebbdab6ea74d4181695d5171216}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5291361fd695e3369fe2130bfd557bb4}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10}~0x20U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aac6a04a7bf62a368501727479456e4a7}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a19f32b08d503343c37e73b39385ca5c7}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}~0x4U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a721c0b9343c94d5b2a6322f99e2e0faa}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+3\+\_\+\+D\+I\+V\+\_\+16}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a6dca521e5511b32caea06ca80e477e7c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+16}~0x1U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab9d41e76bc3691020265c119c69ab4c7}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+32}~0x2U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab352f9f2ff6442ef8334a189d6c2c92b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+4}~0x3U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a60d2b6496650a1fe77360d85903e831d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_afdcfc006f3efc4e5d38e8e7336cf850a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4}~0x10U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a17a28aee829afa0b3bef5bd81769e7a5}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8}~0x20U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a23935e4eba6a9e711d48f05e993116ae}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16}~0x30U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a93ec43ae1bd19b6de652f8a0e117f97a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32}~0x40U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a2e6c84ad6cc45a8efc01950961e4900f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64}~0x50U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a7311b00582d52d255ffebb7624cb7033}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128}~0x60U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aaf275db8f9d67dac51d383590b092ff4}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a82a1eb485bb75c15ddad2d0c44954d96}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4}~0x1U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a75aa1d33599ce3075d3d1f69e7225e90}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8}~0x2U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9fac50cf17f06619ee9ead2423c74db9}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16}~0x3U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9ad533a4ab93e3818b2050befdd1882f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32}~0x4U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8074af14c32f5600350787d7dae49db0}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64}~0x5U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a47b0441952fc8ea5359d1aa56391557b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128}~0x6U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae9fc04b93c223bb84ecb9150f5caccee}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T0}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9e5974225310e905d05b1e7d1b741709}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T1}~0x2U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa64ef64848707e84d979ec545ed16451}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+L\+OW}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a82e5689e08bd8ea3942de1597566c73e}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+H\+I\+GH}~0x10U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a16250e0f9e3452d2a7db6edb5c24c1d2}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+N\+O\+\_\+\+C\+O\+L\+L\+I\+S\+I\+ON}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9633d80253f9e6bd67edb214a1cd30bb}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+P\+R\+E\+A\+M\+B\+LE}~0x4U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a0ad2831ada8bf75464ef9c43951d0162}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+Y\+N\+C\+H\+\_\+\+O\+R\+\_\+\+D\+A\+TA}~0x8U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a99351ce0d2d96e3b481e76d0ac203c53}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+DE}~0x\+CU
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa3ba2b82a3c9d7e3690f2e63f00dea86}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1}~0U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a980ad07ff32c4695b3f33ad94f1c2457}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2}~0x20U
\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae2e485551e9abbb90d59f7e4f07894b0}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate}(Peripheral\+Base,  Baud\+Rate)
\begin{DoxyCompactList}\small\item\em Sets new baud rate value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a144210d32d7c1dba20e91733b584bdaa}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads baud rate high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ada40fe5e1e37e86a6fef9599fdc35735}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into baud rate high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5ef3969484717b5ab208da5aacf998a6}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads baud rate low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a47d644751ff3d7438529b0f697ff89fa}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into baud rate low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af245955bb81326d8ac50ff654bd31fd5}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode}(Peripheral\+Base,  Loop\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the loop mode operation. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a703f074afebb2782f6643ed42d4a8ba3}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables operate in wait mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aea9cd6cd2a9de07f1a963f25d4bca5c0}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width}(Peripheral\+Base,  Width)
\begin{DoxyCompactList}\small\item\em Sets the communication width. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac35c97c7c8f6b07a607eca12da0f60fe}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition}(Peripheral\+Base,  Condition)
\begin{DoxyCompactList}\small\item\em Sets the wake-\/up condition. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8c6ed280d45c4801d37c14b379bacbb8}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type}(Peripheral\+Base,  Type)
\begin{DoxyCompactList}\small\item\em Sets the idle line type, it determines when the receiver starts counting logic 1s as idle character bits. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a14e14c7d4692b633b734b9d7b67648d7}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity}(Peripheral\+Base,  Parity)
\begin{DoxyCompactList}\small\item\em Sets a communication parity type. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a14fdca146300b4d3dd08e6d8c777a545}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_adbea18a41db3a8a049aa657906e4dd20}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a81cc3ebc7ec5af0f562f082a4b43070f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables interrupts specified by the Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac9720fd494970b2f56013eb7eebf5d9b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables interrupts specified by the Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_abee28d1feedc21e109c9c68a91635bbe}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets the status of the transmiter complete interrupt enable bit. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae6b53970ec633a5d3dc02971ac90ddad}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables U\+A\+RT transmitter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a6aa922282b6511ebe2d2d0fdd40e3712}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables U\+A\+RT receiver. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab207dab6e3a69b4b02ca47ae7e351d84}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Places the receiver in a standby state where it waits for automatic hardware detection of a selected wakeup condition. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac001bd462165745c2cd2090054110d7e}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Set the break signal. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a579b0449cb2af01085daf3c8b59cb115}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears the break signal. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_abbcedfb3abe95b59f1e2e17dc1f49c69}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Break}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Send the break character. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a44e522fd949924b5e8e923f4f4ff2bc8}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a47a56ed91113c0d08b23054e48df0325}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a0399940d41ab7c9c0c37688ef9c29a3c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the status 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aae9862bab523f3c6d27fc69a75a297f7}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets the status of the transmiter complete interrupt flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a56d2810207981b8707ab844979d81ea4}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the interrupt status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_afa50c55650083648a0c575f2735419fe}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Break}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aae4e5865a4c3a894c76c5c8a761930da}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads status 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9991bbe7cba365455286bd7a1478798c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the flags of the status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a0a59b60c5174e447aa78a70a5a7496bf}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears the flags of the status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae53ae54b91958b809117c67ad642eb43}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}(Peripheral\+Base,  Order)
\begin{DoxyCompactList}\small\item\em Sets the U\+A\+RT data shift order. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad1c50c55197af82c6b33cccf6377a30a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables receive data inversion. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_add14f4d8e1c808a2199882eae49e9c06}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables receive wakeup idle detect. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a215174148c8e77c9dc4f709fa4fa5663}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length}(Peripheral\+Base,  Length)
\begin{DoxyCompactList}\small\item\em Sets the break transmit character length. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a89635995a17655ef0cce578edb44cf1c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables L\+IN break detection for longer character. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a96af403465c51dce583c1b1f3cd13b5b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa04bfba9398e1bfcc022afa4152a9cb8}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac992ada046cfe0b662a29c879543da95}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the 9th bit of the character from the receive buffer shifted to its bit position (9th). Must be called prior to calling Get\+Char8 to read the whole 9-\/bit character. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a96be5c531a3fab03ac0767c4afef0868}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9}(Peripheral\+Base,  Char)
\begin{DoxyCompactList}\small\item\em Puts 9-\/bits character into the transmit buffer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5ed0e810c7075fc7c906965f6d174864}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction}(Peripheral\+Base,  Direction)
\begin{DoxyCompactList}\small\item\em Sets the transmitter pin data direction in single-\/wire mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a37f850af937b68315b64140f12c41522}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables transmit data inversion. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab326ffc9bfd17a5017b3d555d89f70af}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a47be8528dca72bf6f58d7a3ba26e0acc}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a775b141d575d03e1796d257ddbbc0e5b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8}(Peripheral\+Base,  Char)
\begin{DoxyCompactList}\small\item\em Puts 8-\/bits character into the transmit buffer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aab7a5b2a3606f4c7aaf4f4f6aaef751c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns a 8-\/bit character from the receive buffer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a3c5bfae61a0d89e380d68fe17ec6e208}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a6d19dd2024570b34819e5293b81b4400}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a370cd9ecc2b2a9bf646a7574db217516}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns match address 1 value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8adf0166e948b71a2025a2a7b2ff8875}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value}(Peripheral\+Base,  Address)
\begin{DoxyCompactList}\small\item\em Sets a new match address 1 value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a12558c8328ad65614f4f8e2edc35b62f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads match address 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a67eb0e5991fa221e8548039138361a0e}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into match address 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a6e7d17575bc35a2f050cc71e47cea1a0}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns match address 2 value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a617b5c546e06480713629e7fa4ecb149}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value}(Peripheral\+Base,  Address)
\begin{DoxyCompactList}\small\item\em Sets a new match address 2 value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a24bdf19e74c87b985df869c1726d1cd1}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads match address 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae55e82bb51034758439cbc6d78f17cc2}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into match address 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a480af022ea73966c19d0210c6436adda}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables address 1 match mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a1bca13db7708e6cf206d7751e96f33ba}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables address 2 match mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a69801496ab61fb183d97a798df374584}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit}(Peripheral\+Base,  Position)
\begin{DoxyCompactList}\small\item\em Sets the position of the parity bit. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a47b9e4c725acf22a03ddf2118a6f26be}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Fine\+Adjust}(Peripheral\+Base,  Fine\+Adjust)
\begin{DoxyCompactList}\small\item\em Set new baud rate fine adjust value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a123d67bb6dde816377c499e4300038de}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a97fe3774dafeb1c0974ff22230107d65}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into control 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_afb5a0360d46751a840787111387d6357}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables a transmit D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a85be3578c4b59cd645ed5e5ccc154d2a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables a receive D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a2ae2f952562d866f877dd38daf230705}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_acf4750ee204c75cb1fd9219b6b9e8453}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into control 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9b238b86cf50753287733532c859b6d7}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Data\+Extended\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the received data status. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a122fb9a6898d33715f373f4c5db47558}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Data\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads extended data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a292770c9f6a398263c0752122ddef364}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver\+Request\+To\+Send}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables receiver request-\/to-\/send, it allows the R\+TS output to control the C\+TS input of the transmitting device to prevent receiver overrun. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_afd1cda7608c057406613d1da91b2fb6a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Request\+To\+Send\+Polarity}(Peripheral\+Base,  Polarity)
\begin{DoxyCompactList}\small\item\em Sets the polarity of the transmitter R\+TS. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af46aaf6b3ec6efe38f89440f2bfba046}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Request\+To\+Send}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables transmitter request-\/to-\/send, it allows control R\+TS before and after a transmission. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab323700b5c843ec19082cccc372188f6}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Clear\+To\+Send}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables transmitter clear-\/to-\/send operation. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a77f4bd7145c9135c2a4ae3cf2db76295}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Modem\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads modem register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a835f9d91bbcbb731e8cce31c41e84bef}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Modem\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into modem register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aca06962ecec5eef0131b8022eb3b998b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Infrared\+Modulation}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables infrared modulation. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a71406f48c5bd1b21ea44481b6431128a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Narrow\+Pulse}(Peripheral\+Base,  Pulse)
\begin{DoxyCompactList}\small\item\em Sets a transmitter narrow pulse. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8a0f4951bd1b40bb5f65335681aa1b18}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Infrared\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads infrared register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a1206263f8b4837c8e1422b54e4178b53}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Infrared\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into infrared register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a2243caaa6845f72d8fbc368743942102}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo}(Peripheral\+Base,  Fifo\+Mask)
\begin{DoxyCompactList}\small\item\em Enables F\+I\+FO specified by the Fifo\+Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ace31cea78dab82a7b4373c6b75016a22}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Fifo\+Size}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the maximum number of transmit datawords that can be stored in the transmit buffer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab582d58e973fae5b2fc868e8a27a6f50}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Fifo\+Size}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the maximum number of receive datawords that can be stored in the receive buffer before an overrun occurs. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa5718483b9afa2db884e68d9100cb777}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Parameters\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads F\+I\+FO parameters register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac1dffa375a744339e923759bc341f42f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Parameters\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into F\+I\+FO parameters register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a34c1ff55a7e5c0d7bf5426a65b8b0b97}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Flush\+Fifo}(Peripheral\+Base,  Fifo\+Mask)
\begin{DoxyCompactList}\small\item\em Flushes F\+I\+FO specified by the Fifo\+Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8e1c12d8a299f5c913ab1c07af30885d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables interrupt F\+I\+FO requests defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a84f56109b7ac8b92cd4bf9c72a733076}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables interrupt F\+I\+FO requests defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a23dc093151344f6b4c30db7288089257}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads F\+I\+FO control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa8847c099e6520d555a8ffb91b9818e2}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into F\+I\+FO control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a7b8c7c2b0eeed25021aa3adbe0e2dbab}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the F\+I\+FO status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a4656e6d2f2aa4eb84f8a4dfabcd03a77}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Status\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears F\+I\+FO status flags defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a00ee5f7a7c0e290fa4e2b934c07ca1ba}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads F\+I\+FO status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a86b18ecb733a09326cd99069e7b99aec}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Status\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into F\+I\+FO status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab1ea4c85ff31525a59898aacc3b75f3c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Watermark\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads F\+I\+FO transmit watermark register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a6258940d14e445d2a932088bff1f0a57}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Tx\+Fifo\+Watermark\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into F\+I\+FO transmit watermark register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a7180f45c31045bae592a4c27da9e6463}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Count\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads F\+I\+FO transmit count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab9b8490204e938c434f9c1725948820b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Watermark\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads F\+I\+FO receive watermark register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9d7d493db0615e4674d899c5aa5e89d3}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Rx\+Fifo\+Watermark\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into F\+I\+FO receive watermark register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5d10257f532c314a721dd84c40976756}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Countk\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads F\+I\+FO receive count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a769589280bb1bc47f622074652791b78}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Overflow}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables generating N\+A\+CK if a receive buffer overrun. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_afe61f785b857ca2464bf6576a5fbee49}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Error}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables generating N\+A\+CK if a parity error occurs or if I\+N\+IT is set and an invalid initial character is detected. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5e369fa74b4501863a4a1edff08a0fd6}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Initial\+Char\+Detection}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables generating initial char detection. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa3e87e25bbcf493c33ed49aa7ce82a7b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transfer\+Type}(Peripheral\+Base,  Type)
\begin{DoxyCompactList}\small\item\em Sets the transfer type. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac57a365a6a0631ac21f0287015424386}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Functionality}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables I\+S\+O-\/7816 functionality. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a42849cd9413f3ca9b627b5c2d7cc10e5}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac0ae24c6d6e8a50b9487e21051aa7d90}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aeeb00918bf26f996af9781a18a5068f6}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Interrupt}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables I\+S\+O7816 interrupts specified by the Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aed972be78324c23b669045ec03a5c544}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Iso7816\+Interrupt}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables interrupts specified by the Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab521e8bfac62151b83c4492fbe20762b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Enable\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 interrupt enable register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a490a698ee1558531a0e49c251583d15d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Enable\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 interrupt enable register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_abaae28580bc5f68a1761482b4f73fa19}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Iso7816\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the I\+S\+O7816 status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac4b876360a836bd0db03e38f97225954}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Iso7816\+Interrupt\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears I\+S\+O7816 interrupt flags of interrupts specified by Mask. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a4a6b0ebfbaeceeec78afde59c2595e96}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 interrupt status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a3f967742e1a068d74954572c9e18be2f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Status\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 interrupt status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac49c5e1249972fafec80972b8ee3ee67}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Wait\+Timer\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the value of the I\+S\+O7816 wait timer interrupt value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a04177699836acfa018e98fd73bff92c6}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Timer\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 wait timer interrupt register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae72fa2bb5c681c99279a1c8e4acf8269}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Timer\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 wait timer interrupt register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a36e046ddd219d2488101b80c8ed6f853}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Character\+Wait\+Timer\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the value of the I\+S\+O7816 character wait time integer value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8f30f1a18d86ce5ac1fd6e9170bf9089}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Block\+Wait\+Timer\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the value of the I\+S\+O7816 block wait time integer value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8dbd85577c6c3bd73e8983b416072434}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Parameter\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 wait parameter register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac58ac87f98a743a8c53fc3d3b1a80dc8}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Parameter\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 wait parameter register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aa6180d33ff800941f39f93ddac671afd}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+N\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 wait N register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a16c40e21f31e0354a0e89e5d8df4aa7c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+N\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 wait N register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5d733f5c646881380f5cb8b5b9d87415}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Fd\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 wait FD register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a2ce230998762d54408e880e26686233c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Fd\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 wait FD register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad45982131b6050dcfcedd92a0dd4b6dd}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Nack\+Threshold}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the value of the I\+S\+O7816 transmit N\+AC threshold value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a4cf176c94a6b923e638333ea7fd83e6b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Receive\+Nack\+Threshold}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the value of the I\+S\+O7816 receive N\+AC threshold value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a234fb7fae439562156d17b932a03b499}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Error\+Threshold\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 error threshold register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab94be8b3bbe84d358604e3bbf6a4f975}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Error\+Threshold\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 error threshold register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a32e3c56d3d2a44f7f05a079b04a60a2b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Length}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the value of the I\+S\+O7816 transmit length value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a2348d50fff0b8cc1ebbfa9e2d7352958}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Transmit\+Length\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads 7816 transmit length register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_abb6ccce38ef623cafe0e4a6c7ed51dcf}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Transmit\+Length\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into 7816 transmit length register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_acc39ffe2834a0da695cb8e3e97e1c51c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables the C\+E\+A709.\+1-\/B feature. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a82813f6e410ee39982c335ab16ec3920}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Cea7091b\+Packet}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Starts C\+E\+A709.\+1-\/B transmission. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af646f0948a8accfb7d32e48e8ba01080}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Is\+Cea7091b\+Transmitting\+Packet}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns if transmission C\+E\+A709.\+1-\/B packet is active. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a77da075757b5c944d47e2f7d262e50e9}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Collision}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables the collision detect functionality. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a79c6004158297c8472fddefaa3c9e4cd}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Collision\+Signal\+Polarity}(Peripheral\+Base,  Polarity)
\begin{DoxyCompactList}\small\item\em Sets the collision polarity. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a122eb0cec372ad3e19653d97d8876c9c}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a5f975709136877a958c59334a0b5785a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a3f5058a987d428b3cc1cfc7168c8b180}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Packet\+Cycle\+Time\+Counter}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets E\+A709.\+1-\/B packet cycle time counter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_abca26fe1765c734ab3efcf998a28da08}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Packet\+Cycle\+Time\+Counter}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns E\+A709.\+1-\/B packet cycle time counter value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a359ed963f99994fd4f021de77baaaf60}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B packet cycle time counter high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a23b0ce11df81e2378bfb3168d32d75df}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B packet cycle time counter high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac6c03fb3d93ba56dec40642ae2374e92}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B packet cycle time counter low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af727cb3548ff270c244f47044e6bfaa1}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B packet cycle time counter low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aba9b72c58c517c70656a1768204509bd}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Secondary\+Delay\+Timer}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets E\+A709.\+1-\/B secondary delay timer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a2581dc795b20b6afaf4c9707ce9f42d2}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Secondary\+Delay\+Timer}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns E\+A709.\+1-\/B secondary delay timer value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8a8f4c170abf707c2bce6103b6131114}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B secondary delay timer high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a9d562a8a13631ff7d9e5b475962ea75f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B secondary delay timer high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a1521a60f8d6d04b9f352b7de39428a96}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B secondary delay timer low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aca9a7dba3ef597b55358979398a57196}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B secondary delay timer low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a04aedad506a9f442dfd0ec7b61834d8b}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Preamble\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B preamble register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac8c3fc8ec96c4428d0f2a347b98f5a8a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Preamble\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B preamble register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a8dcc25b8f77d2bd9a1ee1f81853bd64a}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Tx\+Packet\+Length\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B transmit packet length register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a7fa85ac7dc2509c0c0226f5175fde063}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Tx\+Packet\+Length\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B transmit packet length register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a333ee4a4ab8dfe71493e0b8623da6dca}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Interrupt\+Enable\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B interrupt enable register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ad789e9bb180c8c7127d8e1b333d72467}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Interrupt\+Enable\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B interrupt enable register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a34718daa7a3baeb86787ea87f3d4da8f}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+W\+Base\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B W\+Base register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aba8dc73d13549b93ad2fe3d3eb2978f0}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+W\+Base\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B W\+Base register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a35c406c490c0e2b62b5c022b7c0f1b94}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg0}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the C\+E\+A709.\+1-\/B status register 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aadd47903bb168afad02993cb26b0f6fa}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags0}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears C\+E\+A709.\+1-\/B interrupt flags of interrupts specified by Mask. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ac6e04222d10bc412e81703313ff70949}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg0}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B status register 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_acf5cb35a697dd92d770534326ee11610}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg1}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the C\+E\+A709.\+1-\/B status register 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab1fc0a2178e1ef84b9385905a29e9c8d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags1}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears C\+E\+A709.\+1-\/B interrupt flags of interrupts specified by Mask. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ae95976a33fcc45096ecc9bc6e4af32ad}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Collision\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the C\+E\+A709.\+1-\/B collision status. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a06ea0fb424c8f23a6214ef5231dfaa1e}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg1}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B status register 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a3d2796205ab3790a254ec78f1460ec12}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Packet\+Length\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B received packet length register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a051312aad5fc01f05023babaade00e01}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Preamble\+Length\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B received preamble length register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_ab2f53c86f9bb7e5c8bf21fb168925613}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Collision\+Pulse\+Width\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads C\+E\+A709.\+1-\/B collision pulse width register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a925ca20ca2c835d724f5274ca7a79b5d}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Collision\+Pulse\+Width\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B collision pulse width register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a09a1a86452ebe5645300fac22bbd75ee}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length}(Peripheral\+Base,  Length)
\begin{DoxyCompactList}\small\item\em Sets the number of stop bits. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_af84e7ee1ee67ae6403d6572521fd78d0}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Detect\+Dma}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables a L\+IN break detect D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_aebe9661e0ddba39d4853cabd7e874a42}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears the interrupt status flags specified by the Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t___p_d_d_8h_a79bb888bc03dca84c96e07cebe6e7bb5}{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into status 1 register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad3b0a6aa3adedb556cb9eac736cc2d26}\label{_u_a_r_t___p_d_d_8h_ad3b0a6aa3adedb556cb9eac736cc2d26}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT}{UART\_PDD\_AFTER\_START\_BIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT~0U}

Idle character bit count starts after start bit. \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af8cae470d5670ded6d352912d5313eaf}\label{_u_a_r_t___p_d_d_8h_af8cae470d5670ded6d352912d5313eaf}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}{UART\_PDD\_AFTER\_STOP\_BIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT~0x4U}

Idle character bit count starts after stop bit. \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a00f4ed6237913a068dc9395fdb4e9bac}\label{_u_a_r_t___p_d_d_8h_a00f4ed6237913a068dc9395fdb4e9bac}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS}{UART\_PDD\_BREAK\_CHARACTER\_10\_11\_12\_BITS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS~0U}

Break character is 10, 11, or 12 bits long \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af56887de713b307f55c5b6c559f1ef90}\label{_u_a_r_t___p_d_d_8h_af56887de713b307f55c5b6c559f1ef90}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS}{UART\_PDD\_BREAK\_CHARACTER\_13\_14\_BITS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS~0x4U}

Break character is 13 or 14 bits long \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8b889e6122c51a5de861afa56b7bf858}\label{_u_a_r_t___p_d_d_8h_a8b889e6122c51a5de861afa56b7bf858}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK}{UART\_PDD\_BY\_ADDRESS\_MARK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK~0x8U}

Address mark wake-\/up \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac162d9f964af9a7a30a125bd5cda88b1}\label{_u_a_r_t___p_d_d_8h_ac162d9f964af9a7a30a125bd5cda88b1}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE}{UART\_PDD\_BY\_IDLE\_LINE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE~0U}

Idle line wake-\/up \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad1cb28b5f4e9180b1a2f1ab86a7582b0}\label{_u_a_r_t___p_d_d_8h_ad1cb28b5f4e9180b1a2f1ab86a7582b0}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_COLLISION\_DETECTED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S4\+\_\+\+C\+D\+E\+T\+\_\+\+M\+A\+SK}

Collision detection flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a99351ce0d2d96e3b481e76d0ac203c53}\label{_u_a_r_t___p_d_d_8h_a99351ce0d2d96e3b481e76d0ac203c53}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+DE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+DE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+DE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+DE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+DE}{UART\_PDD\_CEA7091B\_COLLISION\_LINE\_CODE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+DE~0x\+CU}

Collision occurred during line code violation \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9633d80253f9e6bd67edb214a1cd30bb}\label{_u_a_r_t___p_d_d_8h_a9633d80253f9e6bd67edb214a1cd30bb}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+P\+R\+E\+A\+M\+B\+LE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+P\+R\+E\+A\+M\+B\+LE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+P\+R\+E\+A\+M\+B\+LE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+P\+R\+E\+A\+M\+B\+LE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+P\+R\+E\+A\+M\+B\+LE}{UART\_PDD\_CEA7091B\_COLLISION\_PREAMBLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+P\+R\+E\+A\+M\+B\+LE~0x4U}

Collision occurred during preamble \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a82e5689e08bd8ea3942de1597566c73e}\label{_u_a_r_t___p_d_d_8h_a82e5689e08bd8ea3942de1597566c73e}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+H\+I\+GH@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+H\+I\+GH}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+H\+I\+GH@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+H\+I\+GH}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+H\+I\+GH}{UART\_PDD\_CEA7091b\_COLLISION\_SIGNAL\_HIGH}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+H\+I\+GH~0x10U}

Collision signal is active high \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa64ef64848707e84d979ec545ed16451}\label{_u_a_r_t___p_d_d_8h_aa64ef64848707e84d979ec545ed16451}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+L\+OW@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+L\+OW}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+L\+OW@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+L\+OW}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+L\+OW}{UART\_PDD\_CEA7091b\_COLLISION\_SIGNAL\_LOW}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091b\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+I\+G\+N\+A\+L\+\_\+\+L\+OW~0U}

Collision signal is active low \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a0ad2831ada8bf75464ef9c43951d0162}\label{_u_a_r_t___p_d_d_8h_a0ad2831ada8bf75464ef9c43951d0162}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+Y\+N\+C\+H\+\_\+\+O\+R\+\_\+\+D\+A\+TA@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+Y\+N\+C\+H\+\_\+\+O\+R\+\_\+\+D\+A\+TA}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+Y\+N\+C\+H\+\_\+\+O\+R\+\_\+\+D\+A\+TA@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+Y\+N\+C\+H\+\_\+\+O\+R\+\_\+\+D\+A\+TA}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+Y\+N\+C\+H\+\_\+\+O\+R\+\_\+\+D\+A\+TA}{UART\_PDD\_CEA7091B\_COLLISION\_SYNCH\_OR\_DATA}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+C\+O\+L\+L\+I\+S\+I\+O\+N\+\_\+\+S\+Y\+N\+C\+H\+\_\+\+O\+R\+\_\+\+D\+A\+TA~0x8U}

Collision occurred during byte sync or data \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af383adf2ef32d70f32dd458eab73ccda}\label{_u_a_r_t___p_d_d_8h_af383adf2ef32d70f32dd458eab73ccda}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_FRAMING\_ERROR\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S4\+\_\+\+F\+E\+\_\+\+M\+A\+SK}

Framing error flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a93014f805e5ce3142b5e3702ef77a469}\label{_u_a_r_t___p_d_d_8h_a93014f805e5ce3142b5e3702ef77a469}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+I\+N\+I\+T\+\_\+\+S\+Y\+N\+C\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+I\+N\+I\+T\+\_\+\+S\+Y\+N\+C\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+I\+N\+I\+T\+\_\+\+S\+Y\+N\+C\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+I\+N\+I\+T\+\_\+\+S\+Y\+N\+C\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+I\+N\+I\+T\+\_\+\+S\+Y\+N\+C\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_INIT\_SYNC\_DETECTED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+I\+N\+I\+T\+\_\+\+S\+Y\+N\+C\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S3\+\_\+\+I\+S\+D\+\_\+\+M\+A\+SK}

Initial sync detection flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a16250e0f9e3452d2a7db6edb5c24c1d2}\label{_u_a_r_t___p_d_d_8h_a16250e0f9e3452d2a7db6edb5c24c1d2}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+N\+O\+\_\+\+C\+O\+L\+L\+I\+S\+I\+ON@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+N\+O\+\_\+\+C\+O\+L\+L\+I\+S\+I\+ON}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+N\+O\+\_\+\+C\+O\+L\+L\+I\+S\+I\+ON@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+N\+O\+\_\+\+C\+O\+L\+L\+I\+S\+I\+ON}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+N\+O\+\_\+\+C\+O\+L\+L\+I\+S\+I\+ON}{UART\_PDD\_CEA7091B\_NO\_COLLISION}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+N\+O\+\_\+\+C\+O\+L\+L\+I\+S\+I\+ON~0U}

No collision \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a865fff6b5fe3e23060c5aa9d7c92922d}\label{_u_a_r_t___p_d_d_8h_a865fff6b5fe3e23060c5aa9d7c92922d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_PACKED\_CYCLE\_TIMER\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+C\+T\+E\+F\+\_\+\+M\+A\+SK}

Packet cycle timer expired flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aafa637a2992e3eefc86a428674190c22}\label{_u_a_r_t___p_d_d_8h_aafa637a2992e3eefc86a428674190c22}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_PACKED\_RECEIVED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+R\+X\+F\+\_\+\+M\+A\+SK}

Packet received flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a10dc2c53cd807ebeb0d75048e4fb07eb}\label{_u_a_r_t___p_d_d_8h_a10dc2c53cd807ebeb0d75048e4fb07eb}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_PACKED\_TRANSMITTED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+A\+C\+K\+E\+D\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+T\+X\+F\+\_\+\+M\+A\+SK}

Packet transmitted flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a88bbd668b8971c963272e6b80120b95d}\label{_u_a_r_t___p_d_d_8h_a88bbd668b8971c963272e6b80120b95d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_PREAMBLE\_ERROR\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+E\+F\+\_\+\+M\+A\+SK}

Preamble error flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa7ba4a96d10e03b6d0b1b10098fafbab}\label{_u_a_r_t___p_d_d_8h_aa7ba4a96d10e03b6d0b1b10098fafbab}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_PREAMBLE\_START\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+P\+R\+E\+A\+M\+B\+L\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S3\+\_\+\+P\+S\+F\+\_\+\+M\+A\+SK}

Preamble start flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aee2de28f18cf6750c6d0c556565cd565}\label{_u_a_r_t___p_d_d_8h_aee2de28f18cf6750c6d0c556565cd565}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+T\+R\+A\+N\+S\+M\+I\+S\+S\+I\+O\+N\+\_\+\+F\+A\+I\+L\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+T\+R\+A\+N\+S\+M\+I\+S\+S\+I\+O\+N\+\_\+\+F\+A\+I\+L\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+T\+R\+A\+N\+S\+M\+I\+S\+S\+I\+O\+N\+\_\+\+F\+A\+I\+L\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+T\+R\+A\+N\+S\+M\+I\+S\+S\+I\+O\+N\+\_\+\+F\+A\+I\+L\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+T\+R\+A\+N\+S\+M\+I\+S\+S\+I\+O\+N\+\_\+\+F\+A\+I\+L\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_TRANSMISSION\_FAIL\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+T\+R\+A\+N\+S\+M\+I\+S\+S\+I\+O\+N\+\_\+\+F\+A\+I\+L\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S3\+\_\+\+T\+X\+F\+F\+\_\+\+M\+A\+SK}

Transmission fail flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a35e4e7562dc85adbf9b5925b7700bca4}\label{_u_a_r_t___p_d_d_8h_a35e4e7562dc85adbf9b5925b7700bca4}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+W\+B\+A\+S\+E\+\_\+\+E\+X\+P\+I\+R\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+W\+B\+A\+S\+E\+\_\+\+E\+X\+P\+I\+R\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+W\+B\+A\+S\+E\+\_\+\+E\+X\+P\+I\+R\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+W\+B\+A\+S\+E\+\_\+\+E\+X\+P\+I\+R\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+W\+B\+A\+S\+E\+\_\+\+E\+X\+P\+I\+R\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_CEA7091B\_WBASE\_EXPIRED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+C\+E\+A7091\+B\+\_\+\+W\+B\+A\+S\+E\+\_\+\+E\+X\+P\+I\+R\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S3\+\_\+\+W\+B\+E\+F\+\_\+\+M\+A\+SK}

W\+B\+A\+SE expired flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a579b0449cb2af01085daf3c8b59cb115}\label{_u_a_r_t___p_d_d_8h_a579b0449cb2af01085daf3c8b59cb115}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break}{UART\_PDD\_ClearBreak}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C2\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t___register___masks_ga8d243e5b3a3ece12bdeca818bacb15ee}{UART\_C2\_SBK\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Clears the break signal. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a579b0449cb2af01085daf3c8b59cb115}{UART\_PDD\_ClearBreak}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aadd47903bb168afad02993cb26b0f6fa}\label{_u_a_r_t___p_d_d_8h_aadd47903bb168afad02993cb26b0f6fa}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags0@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags0}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags0@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags0}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags0}{UART\_PDD\_ClearCea7091bInterruptFlags0}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears C\+E\+A709.\+1-\/B interrupt flags of interrupts specified by Mask. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt clear requests. Use constants from group \char`\"{}\+C\+E\+A709.\+1-\/\+B interrupt masks constant\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aadd47903bb168afad02993cb26b0f6fa}{UART\_PDD\_ClearCea7091bInterruptFlags0}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a88bbd668b8971c963272e6b80120b95d}{UART\_PDD\_CEA7091B\_PREAMBLE\_ERROR\_FLAG});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab1fc0a2178e1ef84b9385905a29e9c8d}\label{_u_a_r_t___p_d_d_8h_ab1fc0a2178e1ef84b9385905a29e9c8d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags1}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags1}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags1}{UART\_PDD\_ClearCea7091bInterruptFlags1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Cea7091b\+Interrupt\+Flags1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears C\+E\+A709.\+1-\/B interrupt flags of interrupts specified by Mask. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt clear requests. Use constants from group \char`\"{}\+C\+E\+A709.\+1-\/\+B interrupt masks constant\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ab1fc0a2178e1ef84b9385905a29e9c8d}{UART\_PDD\_ClearCea7091bInterruptFlags1}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_ad1cb28b5f4e9180b1a2f1ab86a7582b0}{UART\_PDD\_CEA7091B\_COLLISION\_DETECTED\_FLAG});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a4656e6d2f2aa4eb84f8a4dfabcd03a77}\label{_u_a_r_t___p_d_d_8h_a4656e6d2f2aa4eb84f8a4dfabcd03a77}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Status\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Status\+Flags}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Status\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Status\+Flags}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Status\+Flags}{UART\_PDD\_ClearFifoStatusFlags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Fifo\+Status\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_SFIFO\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears F\+I\+FO status flags defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of flag requests. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+S\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a4656e6d2f2aa4eb84f8a4dfabcd03a77}{UART\_PDD\_ClearFifoStatusFlags}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aebe9661e0ddba39d4853cabd7e874a42}\label{_u_a_r_t___p_d_d_8h_aebe9661e0ddba39d4853cabd7e874a42}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}{UART\_PDD\_ClearInterruptFlags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears the interrupt status flags specified by the Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of the flags to be cleared. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1, U\+A\+R\+T1\+\_\+\+S1, U\+A\+R\+T2\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_aebe9661e0ddba39d4853cabd7e874a42}{UART\_PDD\_ClearInterruptFlags}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac4b876360a836bd0db03e38f97225954}\label{_u_a_r_t___p_d_d_8h_ac4b876360a836bd0db03e38f97225954}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Iso7816\+Interrupt\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Iso7816\+Interrupt\+Flags}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Iso7816\+Interrupt\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Iso7816\+Interrupt\+Flags}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Iso7816\+Interrupt\+Flags}{UART\_PDD\_ClearIso7816InterruptFlags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Iso7816\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IS7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears I\+S\+O7816 interrupt flags of interrupts specified by Mask. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt clear requests. Use constants from group \char`\"{}\+I\+S\+O7816 interrupt flag masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+I\+S7816, U\+A\+R\+T1\+\_\+\+I\+S7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac4b876360a836bd0db03e38f97225954}{UART\_PDD\_ClearIso7816InterruptFlags}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a77dd6be7032e37a05b52a57e79580715}{UART\_PDD\_ISO7816\_WAIT\_TIMER\_FLAG});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a0a59b60c5174e447aa78a70a5a7496bf}\label{_u_a_r_t___p_d_d_8h_a0a59b60c5174e447aa78a70a5a7496bf}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags}{UART\_PDD\_ClearStatus2Flags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___u_a_r_t___register___accessor___macros_ga0e7d1c8dce2636260ce4ca1c63d622db}{UART\_S2\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)(\hyperlink{group___u_a_r_t___register___masks_ga874d96e3755d584279e6f058522c2c4a}{UART\_S2\_LBKDIF\_MASK} | 
      \hyperlink{group___u_a_r_t___register___masks_ga17b9dd16869c5185f2be9c1394fcede5}{UART\_S2\_RXEDGIF\_MASK}))))) | ( \(\backslash\)
      (uint8\_t)(Mask))) \(\backslash\)
  )
\end{DoxyCode}


Clears the flags of the status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt requests. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a0a59b60c5174e447aa78a70a5a7496bf}{UART\_PDD\_ClearStatus2Flags}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a3a76259158dd9c5f654ff91c4372f98c}\label{_u_a_r_t___p_d_d_8h_a3a76259158dd9c5f654ff91c4372f98c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+N\+O\+I\+SE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+N\+O\+I\+SE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+N\+O\+I\+SE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+N\+O\+I\+SE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+N\+O\+I\+SE}{UART\_PDD\_DATA\_RECEIVED\_WITH\_NOISE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+N\+O\+I\+SE~U\+A\+R\+T\+\_\+\+E\+D\+\_\+\+N\+O\+I\+S\+Y\+\_\+\+M\+A\+SK}

The data was received with noise \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5aa1c5a84bd4dbc03ee7dcf670abd70d}\label{_u_a_r_t___p_d_d_8h_a5aa1c5a84bd4dbc03ee7dcf670abd70d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}{UART\_PDD\_DATA\_RECEIVED\_WITH\_PARITY\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+W\+I\+T\+H\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR~U\+A\+R\+T\+\_\+\+E\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+\_\+\+M\+A\+SK}

The dataword was received with a parity error \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a84f56109b7ac8b92cd4bf9c72a733076}\label{_u_a_r_t___p_d_d_8h_a84f56109b7ac8b92cd4bf9c72a733076}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask}{UART\_PDD\_DisableFifoInterruptMask}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Fifo\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CFIFO\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables interrupt F\+I\+FO requests defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of F\+I\+FO interrupt requests. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a84f56109b7ac8b92cd4bf9c72a733076}{UART\_PDD\_DisableFifoInterruptMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac9720fd494970b2f56013eb7eebf5d9b}\label{_u_a_r_t___p_d_d_8h_ac9720fd494970b2f56013eb7eebf5d9b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}{UART\_PDD\_DisableInterrupt}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga3ef76a47d3674e17ffcbf0bfb4ac2680}{UART\_C2\_REG}(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)((uint8\_t)(Mask) & (uint8\_t)(~(uint8\_t)0xFU)))), \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga9a97319347f88dbd676dfa0c5b2bedae}{UART\_C3\_REG}(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)((uint8\_t)(Mask) & 0xFU))) \(\backslash\)
  )
\end{DoxyCode}


Disables interrupts specified by the Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Interrupt mask. Use constants from group \char`\"{}\+Interrupt masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C3, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C3, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C3, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C3, U\+A\+R\+T5\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac9720fd494970b2f56013eb7eebf5d9b}{UART\_PDD\_DisableInterrupt}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a45e994f0dd0adc380a86aebb4d6c25ef}{UART\_PDD\_INTERRUPT\_TRANSMITTER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aed972be78324c23b669045ec03a5c544}\label{_u_a_r_t___p_d_d_8h_aed972be78324c23b669045ec03a5c544}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Iso7816\+Interrupt@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Iso7816\+Interrupt}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Iso7816\+Interrupt@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Iso7816\+Interrupt}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Iso7816\+Interrupt}{UART\_PDD\_DisableIso7816Interrupt}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Disable\+Iso7816\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IE7816\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables interrupts specified by the Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Interrupt mask. Use constants from group \char`\"{}\+Interrupt masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+I\+E7816, U\+A\+R\+T1\+\_\+\+I\+E7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aed972be78324c23b669045ec03a5c544}{UART\_PDD\_DisableIso7816Interrupt}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a45e994f0dd0adc380a86aebb4d6c25ef}{UART\_PDD\_INTERRUPT\_TRANSMITTER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a77da075757b5c944d47e2f7d262e50e9}\label{_u_a_r_t___p_d_d_8h_a77da075757b5c944d47e2f7d262e50e9}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Collision@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Collision}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Collision@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Collision}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Collision}{UART\_PDD\_EnableCea7091bCollision}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Collision(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C6\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_C6\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C6\_CE\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C6\_CE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables the collision detect functionality. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of collision detect functionality. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a77da075757b5c944d47e2f7d262e50e9}{UART\_PDD\_EnableCea7091bCollision}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_acc39ffe2834a0da695cb8e3e97e1c51c}\label{_u_a_r_t___p_d_d_8h_acc39ffe2834a0da695cb8e3e97e1c51c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Mode}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Mode}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Mode}{UART\_PDD\_EnableCea7091bMode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cea7091b\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C6\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_C6\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C6\_EN709\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C6\_EN709\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables the C\+E\+A709.\+1-\/B feature. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of transmitter clear-\/to-\/send operation. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_acc39ffe2834a0da695cb8e3e97e1c51c}{UART\_PDD\_EnableCea7091bMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a2243caaa6845f72d8fbc368743942102}\label{_u_a_r_t___p_d_d_8h_a2243caaa6845f72d8fbc368743942102}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo}{UART\_PDD\_EnableFifo}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Fifo\+Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PFIFO\_REG(PeripheralBase) |= \(\backslash\)
     (uint8\_t)(FifoMask) \(\backslash\)
  )
\end{DoxyCode}


Enables F\+I\+FO specified by the Fifo\+Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Fifo\+Mask} & Specifies receive or transmit F\+I\+FO. Use constants from group \char`\"{}\+Enable F\+I\+F\+O masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+P\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a2243caaa6845f72d8fbc368743942102}{UART\_PDD\_EnableFifo}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_u_a_r_t___p_d_d_8h_a5920458d1ae54653f42695b7c8517fe6}{UART\_PDD\_TX\_FIFO\_ENABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8e1c12d8a299f5c913ab1c07af30885d}\label{_u_a_r_t___p_d_d_8h_a8e1c12d8a299f5c913ab1c07af30885d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask}{UART\_PDD\_EnableFifoInterruptMask}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fifo\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CFIFO\_REG(PeripheralBase) |= \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables interrupt F\+I\+FO requests defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of F\+I\+FO interrupt requests. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a8e1c12d8a299f5c913ab1c07af30885d}{UART\_PDD\_EnableFifoInterruptMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_afe61f785b857ca2464bf6576a5fbee49}\label{_u_a_r_t___p_d_d_8h_afe61f785b857ca2464bf6576a5fbee49}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Error@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Error}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Error@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Error}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Error}{UART\_PDD\_EnableGenerateNackOnError}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Error(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_C7816\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C7816\_ANACK\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C7816\_ANACK\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables generating N\+A\+CK if a parity error occurs or if I\+N\+IT is set and an invalid initial character is detected. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state generating N\+A\+CK on error. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C7816, U\+A\+R\+T1\+\_\+\+C7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_afe61f785b857ca2464bf6576a5fbee49}{UART\_PDD\_EnableGenerateNackOnError}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a769589280bb1bc47f622074652791b78}\label{_u_a_r_t___p_d_d_8h_a769589280bb1bc47f622074652791b78}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Overflow@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Overflow}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Overflow@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Overflow}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Overflow}{UART\_PDD\_EnableGenerateNackOnOverflow}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Generate\+Nack\+On\+Overflow(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_C7816\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C7816\_ONACK\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C7816\_ONACK\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables generating N\+A\+CK if a receive buffer overrun. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state generating N\+A\+CK on overflow. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C7816, U\+A\+R\+T1\+\_\+\+C7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a769589280bb1bc47f622074652791b78}{UART\_PDD\_EnableGenerateNackOnOverflow}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aca06962ecec5eef0131b8022eb3b998b}\label{_u_a_r_t___p_d_d_8h_aca06962ecec5eef0131b8022eb3b998b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Infrared\+Modulation@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Infrared\+Modulation}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Infrared\+Modulation@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Infrared\+Modulation}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Infrared\+Modulation}{UART\_PDD\_EnableInfraredModulation}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Infrared\+Modulation(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IR\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_IR\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_IR\_IREN\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_IR\_IREN\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables infrared modulation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of infrared modulation. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+IR, U\+A\+R\+T1\+\_\+\+IR, U\+A\+R\+T2\+\_\+\+IR, U\+A\+R\+T3\+\_\+\+IR, U\+A\+R\+T4\+\_\+\+IR, U\+A\+R\+T5\+\_\+\+IR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aca06962ecec5eef0131b8022eb3b998b}{UART\_PDD\_EnableInfraredModulation}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5e369fa74b4501863a4a1edff08a0fd6}\label{_u_a_r_t___p_d_d_8h_a5e369fa74b4501863a4a1edff08a0fd6}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Initial\+Char\+Detection@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Initial\+Char\+Detection}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Initial\+Char\+Detection@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Initial\+Char\+Detection}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Initial\+Char\+Detection}{UART\_PDD\_EnableInitialCharDetection}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Initial\+Char\+Detection(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_C7816\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C7816\_INIT\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C7816\_INIT\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables generating initial char detection. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of initial char detection. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C7816, U\+A\+R\+T1\+\_\+\+C7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a5e369fa74b4501863a4a1edff08a0fd6}{UART\_PDD\_EnableInitialCharDetection}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a81cc3ebc7ec5af0f562f082a4b43070f}\label{_u_a_r_t___p_d_d_8h_a81cc3ebc7ec5af0f562f082a4b43070f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}{UART\_PDD\_EnableInterrupt}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga3ef76a47d3674e17ffcbf0bfb4ac2680}{UART\_C2\_REG}(PeripheralBase) |= \(\backslash\)
     (uint8\_t)((uint8\_t)(Mask) & (uint8\_t)(~(uint8\_t)0xFU))), \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga9a97319347f88dbd676dfa0c5b2bedae}{UART\_C3\_REG}(PeripheralBase) |= \(\backslash\)
     (uint8\_t)((uint8\_t)(Mask) & 0xFU)) \(\backslash\)
  )
\end{DoxyCode}


Enables interrupts specified by the Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Interrupt mask. Use constants from group \char`\"{}\+Interrupt masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C3, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C3, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C3, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C3, U\+A\+R\+T5\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a81cc3ebc7ec5af0f562f082a4b43070f}{UART\_PDD\_EnableInterrupt}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a45e994f0dd0adc380a86aebb4d6c25ef}{UART\_PDD\_INTERRUPT\_TRANSMITTER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac57a365a6a0631ac21f0287015424386}\label{_u_a_r_t___p_d_d_8h_ac57a365a6a0631ac21f0287015424386}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Functionality@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Functionality}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Functionality@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Functionality}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Functionality}{UART\_PDD\_EnableIso7816Functionality}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Functionality(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       UART\_C7816\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)UART\_C7816\_ISO\_7816E\_MASK)))) | ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables I\+S\+O-\/7816 functionality. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of I\+S\+O-\/7816 functionality . This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C7816, U\+A\+R\+T1\+\_\+\+C7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac57a365a6a0631ac21f0287015424386}{UART\_PDD\_EnableIso7816Functionality}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aeeb00918bf26f996af9781a18a5068f6}\label{_u_a_r_t___p_d_d_8h_aeeb00918bf26f996af9781a18a5068f6}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Interrupt@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Interrupt}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Interrupt@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Interrupt}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Interrupt}{UART\_PDD\_EnableIso7816Interrupt}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Iso7816\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IE7816\_REG(PeripheralBase) |= \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables I\+S\+O7816 interrupts specified by the Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Interrupt mask. Use constants from group \char`\"{}\+I\+S\+O7816 Interrupt
       masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+I\+E7816, U\+A\+R\+T1\+\_\+\+I\+E7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aeeb00918bf26f996af9781a18a5068f6}{UART\_PDD\_EnableIso7816Interrupt}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_af0d1f0fc4ae87f6021353f520316306c}{UART\_PDD\_ISO7816\_WAIT\_TIMER\_INT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af84e7ee1ee67ae6403d6572521fd78d0}\label{_u_a_r_t___p_d_d_8h_af84e7ee1ee67ae6403d6572521fd78d0}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Detect\+Dma@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Detect\+Dma}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Detect\+Dma@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Detect\+Dma}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Detect\+Dma}{UART\_PDD\_EnableLinBreakDetectDma}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Detect\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_C5\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C5\_LBKDDMAS\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C5\_LBKDDMAS\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables a L\+IN break detect D\+MA request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of L\+IN break detect D\+MA request. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5, U\+A\+R\+T1\+\_\+\+C5, U\+A\+R\+T2\+\_\+\+C5, U\+A\+R\+T3\+\_\+\+C5, U\+A\+R\+T4\+\_\+\+C5, U\+A\+R\+T5\+\_\+\+C5 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_af84e7ee1ee67ae6403d6572521fd78d0}{UART\_PDD\_EnableLinBreakDetectDma}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a89635995a17655ef0cce578edb44cf1c}\label{_u_a_r_t___p_d_d_8h_a89635995a17655ef0cce578edb44cf1c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection}{UART\_PDD\_EnableLinBreakLongerCharacterDetection}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      UART\_S2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga0e7d1c8dce2636260ce4ca1c63d622db}{UART\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga537e0b2cc3f4eb0056498ff63641bc3b}{UART\_S2\_LBKDE\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t___register___masks_ga192cec151a02a4a29e46b3c061127434}{UART\_S2\_LBKDE\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Enables L\+IN break detection for longer character. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables L\+IN break detection for longer character. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a89635995a17655ef0cce578edb44cf1c}{UART\_PDD\_EnableLinBreakLongerCharacterDetection}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a480af022ea73966c19d0210c6436adda}\label{_u_a_r_t___p_d_d_8h_a480af022ea73966c19d0210c6436adda}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode}{UART\_PDD\_EnableMatchAddress1Mode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_gaa13bbde4cda116273e3a2e1bc92bfa43}{UART\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C4\_MAEN1\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C4\_MAEN1\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables address 1 match mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables address 1 match mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C4, U\+A\+R\+T3\+\_\+\+C4, U\+A\+R\+T4\+\_\+\+C4, U\+A\+R\+T5\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a480af022ea73966c19d0210c6436adda}{UART\_PDD\_EnableMatchAddress1Mode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a1bca13db7708e6cf206d7751e96f33ba}\label{_u_a_r_t___p_d_d_8h_a1bca13db7708e6cf206d7751e96f33ba}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode}{UART\_PDD\_EnableMatchAddress2Mode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_gaa13bbde4cda116273e3a2e1bc92bfa43}{UART\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C4\_MAEN2\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C4\_MAEN2\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables address 2 match mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables address 2 match mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C4, U\+A\+R\+T3\+\_\+\+C4, U\+A\+R\+T4\+\_\+\+C4, U\+A\+R\+T5\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a1bca13db7708e6cf206d7751e96f33ba}{UART\_PDD\_EnableMatchAddress2Mode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a703f074afebb2782f6643ed42d4a8ba3}\label{_u_a_r_t___p_d_d_8h_a703f074afebb2782f6643ed42d4a8ba3}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}{UART\_PDD\_EnableOperateInWaitMode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      UART\_C1\_REG(PeripheralBase) |= \(\backslash\)
       UART\_C1\_UARTSWAI\_MASK) : ( \(\backslash\)
      \hyperlink{group___u_a_r_t___register___accessor___macros_ga10f9aabe3d0f670422c5342bebc3f3e2}{UART\_C1\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t___register___masks_ga466f5bf7b0cd3c3517da3a6c6a9baaac}{UART\_C1\_UARTSWAI\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables operate in wait mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of device in wait mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T1\+\_\+\+C1, U\+A\+R\+T2\+\_\+\+C1, U\+A\+R\+T3\+\_\+\+C1, U\+A\+R\+T4\+\_\+\+C1, U\+A\+R\+T5\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a703f074afebb2782f6643ed42d4a8ba3}{UART\_PDD\_EnableOperateInWaitMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad1c50c55197af82c6b33cccf6377a30a}\label{_u_a_r_t___p_d_d_8h_ad1c50c55197af82c6b33cccf6377a30a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion}{UART\_PDD\_EnableReceiveDataInversion}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      UART\_S2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga0e7d1c8dce2636260ce4ca1c63d622db}{UART\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga80b6af8d528290157cd93b8e33402e9e}{UART\_S2\_RXINV\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t___register___masks_ga9e9f9f846534bbefdb7c7b88a66d29fc}{UART\_S2\_RXINV\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Enables receive data inversion. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables receive data inversion. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ad1c50c55197af82c6b33cccf6377a30a}{UART\_PDD\_EnableReceiveDataInversion}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a85be3578c4b59cd645ed5e5ccc154d2a}\label{_u_a_r_t___p_d_d_8h_a85be3578c4b59cd645ed5e5ccc154d2a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}{UART\_PDD\_EnableReceiveDma}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      UART\_C5\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(UART\_C5\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C5\_RDMAS\_MASK))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C5\_RDMAS\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Enables/disables a receive D\+MA request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of receive D\+MA request. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5, U\+A\+R\+T1\+\_\+\+C5, U\+A\+R\+T2\+\_\+\+C5, U\+A\+R\+T3\+\_\+\+C5, U\+A\+R\+T4\+\_\+\+C5, U\+A\+R\+T5\+\_\+\+C5, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a85be3578c4b59cd645ed5e5ccc154d2a}{UART\_PDD\_EnableReceiveDma}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a6aa922282b6511ebe2d2d0fdd40e3712}\label{_u_a_r_t___p_d_d_8h_a6aa922282b6511ebe2d2d0fdd40e3712}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver}{UART\_PDD\_EnableReceiver}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga3ef76a47d3674e17ffcbf0bfb4ac2680}{UART\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga181a8e8fd0f780d45f1bff7c76836fe5}{UART\_C2\_RE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t___register___masks_ga65bf907ff7aaa0afeb5a3c34ff3a4b2c}{UART\_C2\_RE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables U\+A\+RT receiver. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables receiver. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a6aa922282b6511ebe2d2d0fdd40e3712}{UART\_PDD\_EnableReceiver}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a292770c9f6a398263c0752122ddef364}\label{_u_a_r_t___p_d_d_8h_a292770c9f6a398263c0752122ddef364}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver\+Request\+To\+Send@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver\+Request\+To\+Send}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver\+Request\+To\+Send@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver\+Request\+To\+Send}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver\+Request\+To\+Send}{UART\_PDD\_EnableReceiverRequestToSend}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver\+Request\+To\+Send(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MODEM\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_MODEM\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_MODEM\_RXRTSE\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_MODEM\_RXRTSE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables receiver request-\/to-\/send, it allows the R\+TS output to control the C\+TS input of the transmitting device to prevent receiver overrun. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of receiver request-\/to-\/send. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T1\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T2\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T3\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T4\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T5\+\_\+\+M\+O\+D\+EM (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a292770c9f6a398263c0752122ddef364}{UART\_PDD\_EnableReceiverRequestToSend}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_add14f4d8e1c808a2199882eae49e9c06}\label{_u_a_r_t___p_d_d_8h_add14f4d8e1c808a2199882eae49e9c06}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect}{UART\_PDD\_EnableReceiveWakeupIdleDetect}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      UART\_S2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga0e7d1c8dce2636260ce4ca1c63d622db}{UART\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_gac04113c9c307f88a4e51db472d274eee}{UART\_S2\_RWUID\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t___register___masks_ga9a972894e69ee588eab48c8436be9fde}{UART\_S2\_RWUID\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Enables receive wakeup idle detect. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables receive wakeup idle detect. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_add14f4d8e1c808a2199882eae49e9c06}{UART\_PDD\_EnableReceiveWakeupIdleDetect}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a37f850af937b68315b64140f12c41522}\label{_u_a_r_t___p_d_d_8h_a37f850af937b68315b64140f12c41522}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion}{UART\_PDD\_EnableTransmitDataInversion}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga9a97319347f88dbd676dfa0c5b2bedae}{UART\_C3\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga6c9c90706e66f4bfa8fb53dd0407e579}{UART\_C3\_TXINV\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t___register___masks_ga99b840aeb5c25012354a1cd40ec35de7}{UART\_C3\_TXINV\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables transmit data inversion. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables transmit data inversion. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T1\+\_\+\+C3, U\+A\+R\+T2\+\_\+\+C3, U\+A\+R\+T3\+\_\+\+C3, U\+A\+R\+T4\+\_\+\+C3, U\+A\+R\+T5\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a37f850af937b68315b64140f12c41522}{UART\_PDD\_EnableTransmitDataInversion}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_afb5a0360d46751a840787111387d6357}\label{_u_a_r_t___p_d_d_8h_afb5a0360d46751a840787111387d6357}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}{UART\_PDD\_EnableTransmitDma}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      UART\_C5\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(UART\_C5\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C5\_TDMAS\_MASK))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_C5\_TDMAS\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Enables/disables a transmit D\+MA request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of transmit D\+MA request. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5, U\+A\+R\+T1\+\_\+\+C5, U\+A\+R\+T2\+\_\+\+C5, U\+A\+R\+T3\+\_\+\+C5, U\+A\+R\+T4\+\_\+\+C5, U\+A\+R\+T5\+\_\+\+C5, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_afb5a0360d46751a840787111387d6357}{UART\_PDD\_EnableTransmitDma}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae6b53970ec633a5d3dc02971ac90ddad}\label{_u_a_r_t___p_d_d_8h_ae6b53970ec633a5d3dc02971ac90ddad}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter}{UART\_PDD\_EnableTransmitter}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga3ef76a47d3674e17ffcbf0bfb4ac2680}{UART\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga3ac02e42b689641339aadf50ba868492}{UART\_C2\_TE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t___register___masks_ga249d6d4f12178dac9cb19afecf1b165c}{UART\_C2\_TE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables U\+A\+RT transmitter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables transmitter. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ae6b53970ec633a5d3dc02971ac90ddad}{UART\_PDD\_EnableTransmitter}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab323700b5c843ec19082cccc372188f6}\label{_u_a_r_t___p_d_d_8h_ab323700b5c843ec19082cccc372188f6}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Clear\+To\+Send@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Clear\+To\+Send}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Clear\+To\+Send@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Clear\+To\+Send}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Clear\+To\+Send}{UART\_PDD\_EnableTransmitterClearToSend}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Clear\+To\+Send(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MODEM\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_MODEM\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_MODEM\_TXCTSE\_MASK))) | ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables transmitter clear-\/to-\/send operation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of transmitter clear-\/to-\/send operation. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T1\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T2\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T3\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T4\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T5\+\_\+\+M\+O\+D\+EM (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ab323700b5c843ec19082cccc372188f6}{UART\_PDD\_EnableTransmitterClearToSend}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af46aaf6b3ec6efe38f89440f2bfba046}\label{_u_a_r_t___p_d_d_8h_af46aaf6b3ec6efe38f89440f2bfba046}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Request\+To\+Send@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Request\+To\+Send}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Request\+To\+Send@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Request\+To\+Send}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Request\+To\+Send}{UART\_PDD\_EnableTransmitterRequestToSend}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter\+Request\+To\+Send(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MODEM\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_MODEM\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_MODEM\_TXRTSE\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << UART\_MODEM\_TXRTSE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables transmitter request-\/to-\/send, it allows control R\+TS before and after a transmission. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of transmitter request-\/to-\/send. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T1\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T2\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T3\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T4\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T5\+\_\+\+M\+O\+D\+EM (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_af46aaf6b3ec6efe38f89440f2bfba046}{UART\_PDD\_EnableTransmitterRequestToSend}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a34c1ff55a7e5c0d7bf5426a65b8b0b97}\label{_u_a_r_t___p_d_d_8h_a34c1ff55a7e5c0d7bf5426a65b8b0b97}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Flush\+Fifo@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Flush\+Fifo}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Flush\+Fifo@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Flush\+Fifo}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Flush\+Fifo}{UART\_PDD\_FlushFifo}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Flush\+Fifo(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Fifo\+Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CFIFO\_REG(PeripheralBase) |= \(\backslash\)
     (uint8\_t)(FifoMask) \(\backslash\)
  )
\end{DoxyCode}


Flushes F\+I\+FO specified by the Fifo\+Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Fifo\+Mask} & Specifies receive or transmit F\+I\+FO. Use constants from group \char`\"{}\+F\+I\+F\+O flush masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a34c1ff55a7e5c0d7bf5426a65b8b0b97}{UART\_PDD\_FlushFifo}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_u_a_r_t___p_d_d_8h_a938595e8f3e45470acdab1bcf8035b07}{UART\_PDD\_TX\_FIFO\_FLUSH});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_afa50c55650083648a0c575f2735419fe}\label{_u_a_r_t___p_d_d_8h_afa50c55650083648a0c575f2735419fe}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Break@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Break}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Break@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Break}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Break}{UART\_PDD\_GetBreak}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Break(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga5ff0eec7fa7a282423d94fc39f143624}{UART\_S1\_REG}(PeripheralBase) & (uint8\_t)(
      \hyperlink{group___u_a_r_t___register___masks_ga83b62a5246fdb7f0aaaffb92074c9e0f}{UART\_S1\_FE\_MASK} | \hyperlink{group___u_a_r_t___register___masks_gab62f7e1b8548b5bbe5686f31c4beae61}{UART\_S1\_RDRF\_MASK}))) == ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___masks_ga83b62a5246fdb7f0aaaffb92074c9e0f}{UART\_S1\_FE\_MASK} | \hyperlink{group___u_a_r_t___register___masks_gab62f7e1b8548b5bbe5686f31c4beae61}{UART\_S1\_RDRF\_MASK}))) ? ( \(\backslash\)
      0x1U) : ( \(\backslash\)
      0U) \(\backslash\)
  )
\end{DoxyCode}


Returns. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1, U\+A\+R\+T1\+\_\+\+S1, U\+A\+R\+T2\+\_\+\+S1, U\+A\+R\+T3\+\_\+\+S1, U\+A\+R\+T4\+\_\+\+S1, U\+A\+R\+T5\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_afa50c55650083648a0c575f2735419fe}{UART\_PDD\_GetBreak}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae95976a33fcc45096ecc9bc6e4af32ad}\label{_u_a_r_t___p_d_d_8h_ae95976a33fcc45096ecc9bc6e4af32ad}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Collision\+Status@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Collision\+Status}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Collision\+Status@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Collision\+Status}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Collision\+Status}{UART\_PDD\_GetCea7091bCollisionStatus}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Collision\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(UART\_S4\_REG(PeripheralBase) & UART\_S4\_CDET\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns the C\+E\+A709.\+1-\/B collision status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+C\+E\+A709.\+1-\/\+B collision status constants.\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_ae95976a33fcc45096ecc9bc6e4af32ad}{UART\_PDD\_GetCea7091bCollisionStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_abca26fe1765c734ab3efcf998a28da08}\label{_u_a_r_t___p_d_d_8h_abca26fe1765c734ab3efcf998a28da08}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Packet\+Cycle\+Time\+Counter@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Packet\+Cycle\+Time\+Counter}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Packet\+Cycle\+Time\+Counter@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Packet\+Cycle\+Time\+Counter}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Packet\+Cycle\+Time\+Counter}{UART\_PDD\_GetCea7091bPacketCycleTimeCounter}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Packet\+Cycle\+Time\+Counter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     (uint16\_t)((uint16\_t)UART\_PCTH\_REG(PeripheralBase) << 8U)) | ( \(\backslash\)
     (uint16\_t)UART\_PCTL\_REG(PeripheralBase))) \(\backslash\)
  )
\end{DoxyCode}


Returns E\+A709.\+1-\/B packet cycle time counter value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+C\+TH, U\+A\+R\+T0\+\_\+\+P\+C\+TL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_abca26fe1765c734ab3efcf998a28da08}{UART\_PDD\_GetCea7091bPacketCycleTimeCounter}(<peripheral>\_BASE\_PTR)
      ;
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a2581dc795b20b6afaf4c9707ce9f42d2}\label{_u_a_r_t___p_d_d_8h_a2581dc795b20b6afaf4c9707ce9f42d2}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Secondary\+Delay\+Timer@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Secondary\+Delay\+Timer}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Secondary\+Delay\+Timer@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Secondary\+Delay\+Timer}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Secondary\+Delay\+Timer}{UART\_PDD\_GetCea7091bSecondaryDelayTimer}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Cea7091b\+Secondary\+Delay\+Timer(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     (uint16\_t)((uint16\_t)UART\_SDTH\_REG(PeripheralBase) << 8U)) | ( \(\backslash\)
     (uint16\_t)UART\_SDTL\_REG(PeripheralBase))) \(\backslash\)
  )
\end{DoxyCode}


Returns E\+A709.\+1-\/B secondary delay timer value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S\+D\+TH, U\+A\+R\+T0\+\_\+\+S\+D\+TL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a2581dc795b20b6afaf4c9707ce9f42d2}{UART\_PDD\_GetCea7091bSecondaryDelayTimer}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aab7a5b2a3606f4c7aaf4f4f6aaef751c}\label{_u_a_r_t___p_d_d_8h_aab7a5b2a3606f4c7aaf4f4f6aaef751c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8}{UART\_PDD\_GetChar8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_D\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns a 8-\/bit character from the receive buffer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+D, U\+A\+R\+T1\+\_\+D, U\+A\+R\+T2\+\_\+D, U\+A\+R\+T3\+\_\+D, U\+A\+R\+T4\+\_\+D, U\+A\+R\+T5\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_aab7a5b2a3606f4c7aaf4f4f6aaef751c}{UART\_PDD\_GetChar8}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac992ada046cfe0b662a29c879543da95}\label{_u_a_r_t___p_d_d_8h_ac992ada046cfe0b662a29c879543da95}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit}{UART\_PDD\_GetChar9Bit}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     (uint16\_t)((uint16\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga9a97319347f88dbd676dfa0c5b2bedae}{UART\_C3\_REG}(PeripheralBase) & 
      \hyperlink{group___u_a_r_t___register___masks_gae17bda6e18ad786d2cedf0105976d9dc}{UART\_C3\_R8\_MASK}) >> \hyperlink{group___u_a_r_t___register___masks_gab1799b4eb595a66cc5995e206e001f78}{UART\_C3\_R8\_SHIFT})) << ( \(\backslash\)
     8U)) \(\backslash\)
  )
\end{DoxyCode}


Returns the 9th bit of the character from the receive buffer shifted to its bit position (9th). Must be called prior to calling Get\+Char8 to read the whole 9-\/bit character. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 9-\/bit value. The value is cast to \char`\"{}uint16\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T1\+\_\+\+C3, U\+A\+R\+T2\+\_\+\+C3, U\+A\+R\+T3\+\_\+\+C3, U\+A\+R\+T4\+\_\+\+C3, U\+A\+R\+T5\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_ac992ada046cfe0b662a29c879543da95}{UART\_PDD\_GetChar9Bit}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a370cd9ecc2b2a9bf646a7574db217516}\label{_u_a_r_t___p_d_d_8h_a370cd9ecc2b2a9bf646a7574db217516}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value}{UART\_PDD\_GetMatchAddress1Value}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MA1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns match address 1 value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A1, U\+A\+R\+T1\+\_\+\+M\+A1, U\+A\+R\+T2\+\_\+\+M\+A1, U\+A\+R\+T3\+\_\+\+M\+A1, U\+A\+R\+T4\+\_\+\+M\+A1, U\+A\+R\+T5\+\_\+\+M\+A1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a370cd9ecc2b2a9bf646a7574db217516}{UART\_PDD\_GetMatchAddress1Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a6e7d17575bc35a2f050cc71e47cea1a0}\label{_u_a_r_t___p_d_d_8h_a6e7d17575bc35a2f050cc71e47cea1a0}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value}{UART\_PDD\_GetMatchAddress2Value}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MA2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns match address 2 value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A2, U\+A\+R\+T1\+\_\+\+M\+A2, U\+A\+R\+T2\+\_\+\+M\+A2, U\+A\+R\+T3\+\_\+\+M\+A2, U\+A\+R\+T4\+\_\+\+M\+A2, U\+A\+R\+T5\+\_\+\+M\+A2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a6e7d17575bc35a2f050cc71e47cea1a0}{UART\_PDD\_GetMatchAddress2Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9b238b86cf50753287733532c859b6d7}\label{_u_a_r_t___p_d_d_8h_a9b238b86cf50753287733532c859b6d7}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Data\+Extended\+Status@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Data\+Extended\+Status}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Data\+Extended\+Status@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Data\+Extended\+Status}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Data\+Extended\+Status}{UART\_PDD\_GetRxDataExtendedStatus}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Data\+Extended\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_ED\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the received data status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+ED, U\+A\+R\+T1\+\_\+\+ED, U\+A\+R\+T2\+\_\+\+ED, U\+A\+R\+T3\+\_\+\+ED, U\+A\+R\+T4\+\_\+\+ED, U\+A\+R\+T5\+\_\+\+ED (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a9b238b86cf50753287733532c859b6d7}{UART\_PDD\_GetRxDataExtendedStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab582d58e973fae5b2fc868e8a27a6f50}\label{_u_a_r_t___p_d_d_8h_ab582d58e973fae5b2fc868e8a27a6f50}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Fifo\+Size@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Fifo\+Size}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Fifo\+Size@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Fifo\+Size}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Fifo\+Size}{UART\_PDD\_GetRxFifoSize}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Rx\+Fifo\+Size(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(UART\_PFIFO\_REG(PeripheralBase) & UART\_PFIFO\_RXFIFOSIZE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns the maximum number of receive datawords that can be stored in the receive buffer before an overrun occurs. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Receive F\+I\+F\+O/\+Buffer depth constants.\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+P\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_ab582d58e973fae5b2fc868e8a27a6f50}{UART\_PDD\_GetRxFifoSize}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_abee28d1feedc21e109c9c68a91635bbe}\label{_u_a_r_t___p_d_d_8h_abee28d1feedc21e109c9c68a91635bbe}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask}{UART\_PDD\_GetTxCompleteInterruptMask}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga3ef76a47d3674e17ffcbf0bfb4ac2680}{UART\_C2\_REG}(PeripheralBase) & \hyperlink{group___u_a_r_t___register___masks_ga74dd6677d7d42454ae44951e847f13bc}{UART\_C2\_TCIE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets the status of the transmiter complete interrupt enable bit. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_abee28d1feedc21e109c9c68a91635bbe}{UART\_PDD\_GetTxCompleteInterruptMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aae9862bab523f3c6d27fc69a75a297f7}\label{_u_a_r_t___p_d_d_8h_aae9862bab523f3c6d27fc69a75a297f7}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status}{UART\_PDD\_GetTxCompleteStatus}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga5ff0eec7fa7a282423d94fc39f143624}{UART\_S1\_REG}(PeripheralBase) & \hyperlink{group___u_a_r_t___register___masks_ga8a78686c3c82eeb352b85f0699361558}{UART\_S1\_TC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets the status of the transmiter complete interrupt flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1, U\+A\+R\+T1\+\_\+\+S1, U\+A\+R\+T2\+\_\+\+S1, U\+A\+R\+T3\+\_\+\+S1, U\+A\+R\+T4\+\_\+\+S1, U\+A\+R\+T5\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_aae9862bab523f3c6d27fc69a75a297f7}{UART\_PDD\_GetTxCompleteStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ace31cea78dab82a7b4373c6b75016a22}\label{_u_a_r_t___p_d_d_8h_ace31cea78dab82a7b4373c6b75016a22}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Fifo\+Size@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Fifo\+Size}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Fifo\+Size@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Fifo\+Size}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Fifo\+Size}{UART\_PDD\_GetTxFifoSize}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Fifo\+Size(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(UART\_PFIFO\_REG(PeripheralBase) & UART\_PFIFO\_TXFIFOSIZE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns the maximum number of transmit datawords that can be stored in the transmit buffer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Transmit F\+I\+F\+O/\+Buffer depth constants.\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+P\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_ace31cea78dab82a7b4373c6b75016a22}{UART\_PDD\_GetTxFifoSize}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a99d550feb2db5bc9b57e0fea318f66ac}\label{_u_a_r_t___p_d_d_8h_a99d550feb2db5bc9b57e0fea318f66ac}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR}{UART\_PDD\_INTERRUPT\_FRAMING\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR~\hyperlink{group___u_a_r_t___register___masks_gaf165d0ae5fd464a2ec367e29d1dedcb2}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK}}

Framing error interrupt enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac2f4a4152a8fbf04e29bb4af82317595}\label{_u_a_r_t___p_d_d_8h_ac2f4a4152a8fbf04e29bb4af82317595}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE}{UART\_PDD\_INTERRUPT\_IDLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE~\hyperlink{group___u_a_r_t___register___masks_ga646831f578232754b613c506d70eb282}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK}}

Idle interrupt enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae713e70f75a6128d5365af724e354238}\label{_u_a_r_t___p_d_d_8h_ae713e70f75a6128d5365af724e354238}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR}{UART\_PDD\_INTERRUPT\_NOISE\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR~\hyperlink{group___u_a_r_t___register___masks_ga1e485aea10f0176919ae060d0ee1d709}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK}}

Noise error interrupt enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a10208c297034c85b6ef888387f4d2634}\label{_u_a_r_t___p_d_d_8h_a10208c297034c85b6ef888387f4d2634}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR}{UART\_PDD\_INTERRUPT\_OVERRUN\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR~\hyperlink{group___u_a_r_t___register___masks_ga85999d87eca30c526580b0d060f2aff5}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK}}

Overrun error interrupt enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_adae1117a3afc3c4cfff2f4952897f555}\label{_u_a_r_t___p_d_d_8h_adae1117a3afc3c4cfff2f4952897f555}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}{UART\_PDD\_INTERRUPT\_PARITY\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR~\hyperlink{group___u_a_r_t___register___masks_gadf1ad2301848b5812b84658d02cc2006}{U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK}}

Parity error interrupt enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad1415847fb2d76b861abbdc5c2045aaa}\label{_u_a_r_t___p_d_d_8h_ad1415847fb2d76b861abbdc5c2045aaa}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER}{UART\_PDD\_INTERRUPT\_RECEIVER}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER~\hyperlink{group___u_a_r_t___register___masks_gaa2cb31ebff38bb70191a8852eb0216aa}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK}}

Receiver interrupt enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a45e994f0dd0adc380a86aebb4d6c25ef}\label{_u_a_r_t___p_d_d_8h_a45e994f0dd0adc380a86aebb4d6c25ef}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER}{UART\_PDD\_INTERRUPT\_TRANSMITTER}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER~\hyperlink{group___u_a_r_t___register___masks_ga0b4f935e44fda4076d7c8964c9d1e409}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK}}

Transmitter interrupt enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aec78697e39744e3a7598513edaf55e53}\label{_u_a_r_t___p_d_d_8h_aec78697e39744e3a7598513edaf55e53}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{UART\_PDD\_INTERRUPT\_TRANSMITTER\_COMPLETE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE~\hyperlink{group___u_a_r_t___register___masks_ga74dd6677d7d42454ae44951e847f13bc}{U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK}}

Transmitter complete interrupt enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af646f0948a8accfb7d32e48e8ba01080}\label{_u_a_r_t___p_d_d_8h_af646f0948a8accfb7d32e48e8ba01080}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Is\+Cea7091b\+Transmitting\+Packet@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Is\+Cea7091b\+Transmitting\+Packet}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Is\+Cea7091b\+Transmitting\+Packet@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Is\+Cea7091b\+Transmitting\+Packet}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Is\+Cea7091b\+Transmitting\+Packet}{UART\_PDD\_IsCea7091bTransmittingPacket}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Is\+Cea7091b\+Transmitting\+Packet(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(UART\_C6\_REG(PeripheralBase) & UART\_C6\_TX709\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns if transmission C\+E\+A709.\+1-\/B packet is active. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_af646f0948a8accfb7d32e48e8ba01080}{UART\_PDD\_IsCea7091bTransmittingPacket}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a44ad7eca4a391d86a0f7f8009778d2d0}\label{_u_a_r_t___p_d_d_8h_a44ad7eca4a391d86a0f7f8009778d2d0}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}{UART\_PDD\_ISO7816\_BLOCK\_WAIT\_TIMER\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+B\+W\+T\+\_\+\+M\+A\+SK}

Block wait timer interrupt flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_accc861d1905dbdfca338673780898362}\label{_u_a_r_t___p_d_d_8h_accc861d1905dbdfca338673780898362}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}{UART\_PDD\_ISO7816\_BLOCK\_WAIT\_TIMER\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+B\+L\+O\+C\+K\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+B\+W\+T\+E\+\_\+\+M\+A\+SK}

Block wait timer interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac3f9a0982db5c7c73134978909af906d}\label{_u_a_r_t___p_d_d_8h_ac3f9a0982db5c7c73134978909af906d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}{UART\_PDD\_ISO7816\_CHAR\_WAIT\_TIMER\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+C\+W\+T\+\_\+\+M\+A\+SK}

Character wait timer interrupt flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af660e4083c6e6b03e9db1f64f3df09d4}\label{_u_a_r_t___p_d_d_8h_af660e4083c6e6b03e9db1f64f3df09d4}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}{UART\_PDD\_ISO7816\_CHAR\_WAIT\_TIMER\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+C\+H\+A\+R\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+C\+W\+T\+E\+\_\+\+M\+A\+SK}

Character wait timer interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a766b0db3bca9764deb30362551c6c70d}\label{_u_a_r_t___p_d_d_8h_a766b0db3bca9764deb30362551c6c70d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_ISO7816\_GUARD\_TIMER\_VIOLATED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+G\+T\+V\+\_\+\+M\+A\+SK}

Guard timer violated interrupt flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a78b6fe23e30a6eeff61bb8d2deed3095}\label{_u_a_r_t___p_d_d_8h_a78b6fe23e30a6eeff61bb8d2deed3095}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+I\+NT}{UART\_PDD\_ISO7816\_GUARD\_TIMER\_VIOLATED\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+G\+U\+A\+R\+D\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+I\+O\+L\+A\+T\+E\+D\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+G\+T\+V\+E\+\_\+\+M\+A\+SK}

Guard timer violated interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a4b7aede8202d678d5cb099cb9411c4b2}\label{_u_a_r_t___p_d_d_8h_a4b7aede8202d678d5cb099cb9411c4b2}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_ISO7816\_INITIAL\_CHAR\_DETECTED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+I\+N\+I\+T\+D\+\_\+\+M\+A\+SK}

Initial character detected interrupt flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_adbc4ebee4bdfb77e310a747a826dd8fa}\label{_u_a_r_t___p_d_d_8h_adbc4ebee4bdfb77e310a747a826dd8fa}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+I\+NT}{UART\_PDD\_ISO7816\_INITIAL\_CHAR\_DETECTED\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+I\+N\+I\+T\+I\+A\+L\+\_\+\+C\+H\+A\+R\+\_\+\+D\+E\+T\+E\+C\+T\+E\+D\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+I\+N\+I\+T\+D\+E\+\_\+\+M\+A\+SK}

Initial character detected interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a104e7f4275179b130264e07e1b6185d3}\label{_u_a_r_t___p_d_d_8h_a104e7f4275179b130264e07e1b6185d3}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_ISO7816\_RECEIVE\_THRESHOLD\_EXCEED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+R\+X\+T\+\_\+\+M\+A\+SK}

Receive threshold exceeded interrupt flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac4761779bdaaedf04467c4c9a4902ac2}\label{_u_a_r_t___p_d_d_8h_ac4761779bdaaedf04467c4c9a4902ac2}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT}{UART\_PDD\_ISO7816\_RECEIVE\_THRESHOLD\_EXCEED\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+R\+X\+T\+E\+\_\+\+M\+A\+SK}

Receive threshold exceeded interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae9fc04b93c223bb84ecb9150f5caccee}\label{_u_a_r_t___p_d_d_8h_ae9fc04b93c223bb84ecb9150f5caccee}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T0@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T0}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T0@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T0}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T0}{UART\_PDD\_ISO7816\_TRANSFER\_TYPE\_T0}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T0~0U}

T = 0 per the I\+S\+O-\/7816 specification \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9e5974225310e905d05b1e7d1b741709}\label{_u_a_r_t___p_d_d_8h_a9e5974225310e905d05b1e7d1b741709}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T1}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T1}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T1}{UART\_PDD\_ISO7816\_TRANSFER\_TYPE\_T1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+\+T1~0x2U}

T = 1 per the I\+S\+O-\/7816 specification \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac41b2f796ea0b3fdaa1d4ebfedd29368}\label{_u_a_r_t___p_d_d_8h_ac41b2f796ea0b3fdaa1d4ebfedd29368}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG}{UART\_PDD\_ISO7816\_TRANSMIT\_THRESHOLD\_EXCEED\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+T\+X\+T\+\_\+\+M\+A\+SK}

Transmit threshold exceeded interrupt flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a0a78c39bde12f272deaad738eee5aaba}\label{_u_a_r_t___p_d_d_8h_a0a78c39bde12f272deaad738eee5aaba}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT}{UART\_PDD\_ISO7816\_TRANSMIT\_THRESHOLD\_EXCEED\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+E\+X\+C\+E\+E\+D\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+T\+X\+T\+E\+\_\+\+M\+A\+SK}

Transmit threshold exceeded interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a77dd6be7032e37a05b52a57e79580715}\label{_u_a_r_t___p_d_d_8h_a77dd6be7032e37a05b52a57e79580715}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG}{UART\_PDD\_ISO7816\_WAIT\_TIMER\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+I\+S7816\+\_\+\+W\+T\+\_\+\+M\+A\+SK}

Wait timer interrupt flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af0d1f0fc4ae87f6021353f520316306c}\label{_u_a_r_t___p_d_d_8h_af0d1f0fc4ae87f6021353f520316306c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT}{UART\_PDD\_ISO7816\_WAIT\_TIMER\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+I\+S\+O7816\+\_\+\+W\+A\+I\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+I\+E7816\+\_\+\+W\+T\+E\+\_\+\+M\+A\+SK}

Wait timer interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a999b0b94f51302bf6e15a10221ca2932}\label{_u_a_r_t___p_d_d_8h_a999b0b94f51302bf6e15a10221ca2932}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG}{UART\_PDD\_LIN\_BREAK\_DETECT\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_ga874d96e3755d584279e6f058522c2c4a}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+M\+A\+SK}}

L\+IN break character is detected on the receiver input \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a86f09f6e84f16fbde81b7aef0ade818b}\label{_u_a_r_t___p_d_d_8h_a86f09f6e84f16fbde81b7aef0ade818b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP}{UART\_PDD\_LOOP\_MODE\_LOCAL\_LOOP}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP~0x80U}

Local loopback mode. Receiver input internally connected to transmitter output \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5544f8a142d7fd7ec59ead8e1da46064}\label{_u_a_r_t___p_d_d_8h_a5544f8a142d7fd7ec59ead8e1da46064}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}{UART\_PDD\_LOOP\_MODE\_NORMAL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL~0U}

Normal operation mode. No loopback selected \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aec24b4f803f841d48919d20550e89890}\label{_u_a_r_t___p_d_d_8h_aec24b4f803f841d48919d20550e89890}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN}{UART\_PDD\_LOOP\_MODE\_RX\_TO\_TX\_PIN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN~0x\+A0U}

Receiver input connected to T\+XD pin (single wire operation) \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a1f90f3639f3bc34b54f368cb2b16d78b}\label{_u_a_r_t___p_d_d_8h_a1f90f3639f3bc34b54f368cb2b16d78b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}{UART\_PDD\_LSB\_FIRST}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST~0x20U}

Data transfers start with least significant bit \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae39667ffa05d076f023b2df81b9dc165}\label{_u_a_r_t___p_d_d_8h_ae39667ffa05d076f023b2df81b9dc165}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}{UART\_PDD\_MSB\_FIRST}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST~0U}

Data transfers start with most significant bit \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5291361fd695e3369fe2130bfd557bb4}\label{_u_a_r_t___p_d_d_8h_a5291361fd695e3369fe2130bfd557bb4}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10}{UART\_PDD\_PARITY\_BIT\_POSITION\_10}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10~0x20U}

Parity bit is the 10-\/th bit in the serial transmission \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a488a4ebbdab6ea74d4181695d5171216}\label{_u_a_r_t___p_d_d_8h_a488a4ebbdab6ea74d4181695d5171216}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9}{UART\_PDD\_PARITY\_BIT\_POSITION\_9}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9~0U}

Parity bit is the 9-\/th bit in the serial transmission \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a350d869bd49a98540c5565c2a62380b2}\label{_u_a_r_t___p_d_d_8h_a350d869bd49a98540c5565c2a62380b2}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}{UART\_PDD\_PARITY\_EVEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN~0x2U}

Even parity \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac6569404c6fef9b145219139fed6a453}\label{_u_a_r_t___p_d_d_8h_ac6569404c6fef9b145219139fed6a453}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}{UART\_PDD\_PARITY\_NONE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE~0U}

No parity \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a7565f4d4769f6136ca6e4fedade393a2}\label{_u_a_r_t___p_d_d_8h_a7565f4d4769f6136ca6e4fedade393a2}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}{UART\_PDD\_PARITY\_ODD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD~0x3U}

Even parity \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae4c9dcd148971ebc2087f168902ac7e5}\label{_u_a_r_t___p_d_d_8h_ae4c9dcd148971ebc2087f168902ac7e5}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL}{UART\_PDD\_POWER\_NORMAL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL~0U}

Normal operation. \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab02dc40ba621f2218abe4dc79b10cb6e}\label{_u_a_r_t___p_d_d_8h_ab02dc40ba621f2218abe4dc79b10cb6e}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY}{UART\_PDD\_POWER\_STANDBY}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY~0x2U}

Standby mode (waiting for a wakeup condition). \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a775b141d575d03e1796d257ddbbc0e5b}\label{_u_a_r_t___p_d_d_8h_a775b141d575d03e1796d257ddbbc0e5b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8}{UART\_PDD\_PutChar8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Char }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_D\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Char) \(\backslash\)
  )
\end{DoxyCode}


Puts 8-\/bits character into the transmit buffer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Char} & 8-\/bits character to be written to the data register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+D, U\+A\+R\+T1\+\_\+D, U\+A\+R\+T2\+\_\+D, U\+A\+R\+T3\+\_\+D, U\+A\+R\+T4\+\_\+D, U\+A\+R\+T5\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a775b141d575d03e1796d257ddbbc0e5b}{UART\_PDD\_PutChar8}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a96be5c531a3fab03ac0767c4afef0868}\label{_u_a_r_t___p_d_d_8h_a96be5c531a3fab03ac0767c4afef0868}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9}{UART\_PDD\_PutChar9}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Char }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga9a97319347f88dbd676dfa0c5b2bedae}{UART\_C3\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga9a97319347f88dbd676dfa0c5b2bedae}{UART\_C3\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_gaec915ed2882cf21feb385399e44b5a9b}{UART\_C3\_T8\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)((uint16\_t)(Char) >> 8U) << \hyperlink{group___u_a_r_t___register___masks_ga98e310521d3edf56770be85701a65142}{UART\_C3\_T8\_SHIFT})))), \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga7ab320159fa5e0cf0d6526d0bd8ca27c}{UART\_D\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Char)) \(\backslash\)
  )
\end{DoxyCode}


Puts 9-\/bits character into the transmit buffer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Char} & 9-\/bits character to be written to the data register. This parameter is a 9-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T0\+\_\+D, U\+A\+R\+T1\+\_\+\+C3, U\+A\+R\+T1\+\_\+D, U\+A\+R\+T2\+\_\+\+C3, U\+A\+R\+T2\+\_\+D, U\+A\+R\+T3\+\_\+\+C3, U\+A\+R\+T3\+\_\+D, U\+A\+R\+T4\+\_\+\+C3, U\+A\+R\+T4\+\_\+D, U\+A\+R\+T5\+\_\+\+C3, U\+A\+R\+T5\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a96be5c531a3fab03ac0767c4afef0868}{UART\_PDD\_PutChar9}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a42849cd9413f3ca9b627b5c2d7cc10e5}\label{_u_a_r_t___p_d_d_8h_a42849cd9413f3ca9b627b5c2d7cc10e5}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Control\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Control\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Control\+Reg}{UART\_PDD\_Read7816ControlReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C7816\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C7816, U\+A\+R\+T1\+\_\+\+C7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a42849cd9413f3ca9b627b5c2d7cc10e5}{UART\_PDD\_Read7816ControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a234fb7fae439562156d17b932a03b499}\label{_u_a_r_t___p_d_d_8h_a234fb7fae439562156d17b932a03b499}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Error\+Threshold\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Error\+Threshold\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Error\+Threshold\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Error\+Threshold\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Error\+Threshold\+Reg}{UART\_PDD\_Read7816ErrorThresholdReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Error\+Threshold\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_ET7816\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 error threshold register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+E\+T7816, U\+A\+R\+T1\+\_\+\+E\+T7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a234fb7fae439562156d17b932a03b499}{UART\_PDD\_Read7816ErrorThresholdReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab521e8bfac62151b83c4492fbe20762b}\label{_u_a_r_t___p_d_d_8h_ab521e8bfac62151b83c4492fbe20762b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Enable\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Enable\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Enable\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Enable\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Enable\+Reg}{UART\_PDD\_Read7816InterruptEnableReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IE7816\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 interrupt enable register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+I\+E7816, U\+A\+R\+T1\+\_\+\+I\+E7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_ab521e8bfac62151b83c4492fbe20762b}{UART\_PDD\_Read7816InterruptEnableReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a4a6b0ebfbaeceeec78afde59c2595e96}\label{_u_a_r_t___p_d_d_8h_a4a6b0ebfbaeceeec78afde59c2595e96}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Status\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Status\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Status\+Reg}{UART\_PDD\_Read7816InterruptStatusReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Interrupt\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IS7816\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 interrupt status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+I\+S7816, U\+A\+R\+T1\+\_\+\+I\+S7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a4a6b0ebfbaeceeec78afde59c2595e96}{UART\_PDD\_Read7816InterruptStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a2348d50fff0b8cc1ebbfa9e2d7352958}\label{_u_a_r_t___p_d_d_8h_a2348d50fff0b8cc1ebbfa9e2d7352958}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Transmit\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Transmit\+Length\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Transmit\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Transmit\+Length\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Transmit\+Length\+Reg}{UART\_PDD\_Read7816TransmitLengthReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Transmit\+Length\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_TL7816\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 transmit length register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+T\+L7816, U\+A\+R\+T1\+\_\+\+T\+L7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a2348d50fff0b8cc1ebbfa9e2d7352958}{UART\_PDD\_Read7816TransmitLengthReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5d733f5c646881380f5cb8b5b9d87415}\label{_u_a_r_t___p_d_d_8h_a5d733f5c646881380f5cb8b5b9d87415}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Fd\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Fd\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Fd\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Fd\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Fd\+Reg}{UART\_PDD\_Read7816WaitFdReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Fd\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WF7816\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 wait FD register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+F7816, U\+A\+R\+T1\+\_\+\+W\+F7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a5d733f5c646881380f5cb8b5b9d87415}{UART\_PDD\_Read7816WaitFdReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa6180d33ff800941f39f93ddac671afd}\label{_u_a_r_t___p_d_d_8h_aa6180d33ff800941f39f93ddac671afd}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+N\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+N\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+N\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+N\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+N\+Reg}{UART\_PDD\_Read7816WaitNReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+N\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WN7816\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 wait N register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+N7816, U\+A\+R\+T1\+\_\+\+W\+N7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_aa6180d33ff800941f39f93ddac671afd}{UART\_PDD\_Read7816WaitNReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8dbd85577c6c3bd73e8983b416072434}\label{_u_a_r_t___p_d_d_8h_a8dbd85577c6c3bd73e8983b416072434}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Parameter\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Parameter\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Parameter\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Parameter\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Parameter\+Reg}{UART\_PDD\_Read7816WaitParameterReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Parameter\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WP7816T1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 wait parameter register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+P7816\+T1, U\+A\+R\+T1\+\_\+\+W\+P7816\+T1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a8dbd85577c6c3bd73e8983b416072434}{UART\_PDD\_Read7816WaitParameterReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a04177699836acfa018e98fd73bff92c6}\label{_u_a_r_t___p_d_d_8h_a04177699836acfa018e98fd73bff92c6}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Timer\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Timer\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Timer\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Timer\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Timer\+Reg}{UART\_PDD\_Read7816WaitTimerReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read7816\+Wait\+Timer\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WP7816T0\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads 7816 wait timer interrupt register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+P7816\+T0, U\+A\+R\+T1\+\_\+\+W\+P7816\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a04177699836acfa018e98fd73bff92c6}{UART\_PDD\_Read7816WaitTimerReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a144210d32d7c1dba20e91733b584bdaa}\label{_u_a_r_t___p_d_d_8h_a144210d32d7c1dba20e91733b584bdaa}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg}{UART\_PDD\_ReadBaudRateHighReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_BDH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads baud rate high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DH, U\+A\+R\+T1\+\_\+\+B\+DH, U\+A\+R\+T2\+\_\+\+B\+DH, U\+A\+R\+T3\+\_\+\+B\+DH, U\+A\+R\+T4\+\_\+\+B\+DH, U\+A\+R\+T5\+\_\+\+B\+DH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a144210d32d7c1dba20e91733b584bdaa}{UART\_PDD\_ReadBaudRateHighReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5ef3969484717b5ab208da5aacf998a6}\label{_u_a_r_t___p_d_d_8h_a5ef3969484717b5ab208da5aacf998a6}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg}{UART\_PDD\_ReadBaudRateLowReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_BDL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads baud rate low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DL, U\+A\+R\+T1\+\_\+\+B\+DL, U\+A\+R\+T2\+\_\+\+B\+DL, U\+A\+R\+T3\+\_\+\+B\+DL, U\+A\+R\+T4\+\_\+\+B\+DL, U\+A\+R\+T5\+\_\+\+B\+DL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a5ef3969484717b5ab208da5aacf998a6}{UART\_PDD\_ReadBaudRateLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab2f53c86f9bb7e5c8bf21fb168925613}\label{_u_a_r_t___p_d_d_8h_ab2f53c86f9bb7e5c8bf21fb168925613}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Collision\+Pulse\+Width\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Collision\+Pulse\+Width\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Collision\+Pulse\+Width\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Collision\+Pulse\+Width\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Collision\+Pulse\+Width\+Reg}{UART\_PDD\_ReadCea7091bCollisionPulseWidthReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Collision\+Pulse\+Width\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CPW\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B collision pulse width register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+PW. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_ab2f53c86f9bb7e5c8bf21fb168925613}{UART\_PDD\_ReadCea7091bCollisionPulseWidthReg}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a122eb0cec372ad3e19653d97d8876c9c}\label{_u_a_r_t___p_d_d_8h_a122eb0cec372ad3e19653d97d8876c9c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Control\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Control\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Control\+Reg}{UART\_PDD\_ReadCea7091bControlReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C6\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a122eb0cec372ad3e19653d97d8876c9c}{UART\_PDD\_ReadCea7091bControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a333ee4a4ab8dfe71493e0b8623da6dca}\label{_u_a_r_t___p_d_d_8h_a333ee4a4ab8dfe71493e0b8623da6dca}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Interrupt\+Enable\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Interrupt\+Enable\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Interrupt\+Enable\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Interrupt\+Enable\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Interrupt\+Enable\+Reg}{UART\_PDD\_ReadCea7091bInterruptEnableReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Interrupt\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IE\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B interrupt enable register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+IE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a333ee4a4ab8dfe71493e0b8623da6dca}{UART\_PDD\_ReadCea7091bInterruptEnableReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a359ed963f99994fd4f021de77baaaf60}\label{_u_a_r_t___p_d_d_8h_a359ed963f99994fd4f021de77baaaf60}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg}{UART\_PDD\_ReadCea7091bPacketCycleTimeCounterHighReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PCTH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B packet cycle time counter high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+C\+TH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a359ed963f99994fd4f021de77baaaf60}{UART\_PDD\_ReadCea7091bPacketCycleTimeCounterHighReg}(<
      peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac6c03fb3d93ba56dec40642ae2374e92}\label{_u_a_r_t___p_d_d_8h_ac6c03fb3d93ba56dec40642ae2374e92}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg}{UART\_PDD\_ReadCea7091bPacketCycleTimeCounterLowReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PCTL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B packet cycle time counter low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+C\+TL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_ac6c03fb3d93ba56dec40642ae2374e92}{UART\_PDD\_ReadCea7091bPacketCycleTimeCounterLowReg}(<
      peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a04aedad506a9f442dfd0ec7b61834d8b}\label{_u_a_r_t___p_d_d_8h_a04aedad506a9f442dfd0ec7b61834d8b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Preamble\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Preamble\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Preamble\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Preamble\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Preamble\+Reg}{UART\_PDD\_ReadCea7091bPreambleReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Preamble\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PRE\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B preamble register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+RE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a04aedad506a9f442dfd0ec7b61834d8b}{UART\_PDD\_ReadCea7091bPreambleReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a3d2796205ab3790a254ec78f1460ec12}\label{_u_a_r_t___p_d_d_8h_a3d2796205ab3790a254ec78f1460ec12}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Packet\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Packet\+Length\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Packet\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Packet\+Length\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Packet\+Length\+Reg}{UART\_PDD\_ReadCea7091bRxPacketLengthReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Packet\+Length\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_RPL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B received packet length register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+R\+PL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a3d2796205ab3790a254ec78f1460ec12}{UART\_PDD\_ReadCea7091bRxPacketLengthReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a051312aad5fc01f05023babaade00e01}\label{_u_a_r_t___p_d_d_8h_a051312aad5fc01f05023babaade00e01}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Preamble\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Preamble\+Length\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Preamble\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Preamble\+Length\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Preamble\+Length\+Reg}{UART\_PDD\_ReadCea7091bRxPreambleLengthReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Rx\+Preamble\+Length\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_RPREL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B received preamble length register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+R\+P\+R\+EL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a051312aad5fc01f05023babaade00e01}{UART\_PDD\_ReadCea7091bRxPreambleLengthReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8a8f4c170abf707c2bce6103b6131114}\label{_u_a_r_t___p_d_d_8h_a8a8f4c170abf707c2bce6103b6131114}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg}{UART\_PDD\_ReadCea7091bSecondaryDelayTimerHighReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_SDTH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B secondary delay timer high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S\+D\+TH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a8a8f4c170abf707c2bce6103b6131114}{UART\_PDD\_ReadCea7091bSecondaryDelayTimerHighReg}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a1521a60f8d6d04b9f352b7de39428a96}\label{_u_a_r_t___p_d_d_8h_a1521a60f8d6d04b9f352b7de39428a96}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg}{UART\_PDD\_ReadCea7091bSecondaryDelayTimerLowReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_SDTL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B secondary delay timer low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S\+D\+TL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a1521a60f8d6d04b9f352b7de39428a96}{UART\_PDD\_ReadCea7091bSecondaryDelayTimerLowReg}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a35c406c490c0e2b62b5c022b7c0f1b94}\label{_u_a_r_t___p_d_d_8h_a35c406c490c0e2b62b5c022b7c0f1b94}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg0@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg0}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg0@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg0}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg0}{UART\_PDD\_ReadCea7091bStatusReg0}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the C\+E\+A709.\+1-\/B status register 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+C\+E\+A709.\+1-\/\+B interrupt masks constant\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a35c406c490c0e2b62b5c022b7c0f1b94}{UART\_PDD\_ReadCea7091bStatusReg0}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_acf5cb35a697dd92d770534326ee11610}\label{_u_a_r_t___p_d_d_8h_acf5cb35a697dd92d770534326ee11610}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg1}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg1}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg1}{UART\_PDD\_ReadCea7091bStatusReg1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Status\+Reg1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the C\+E\+A709.\+1-\/B status register 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+C\+E\+A709.\+1-\/\+B interrupt masks constant\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_acf5cb35a697dd92d770534326ee11610}{UART\_PDD\_ReadCea7091bStatusReg1}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8dcc25b8f77d2bd9a1ee1f81853bd64a}\label{_u_a_r_t___p_d_d_8h_a8dcc25b8f77d2bd9a1ee1f81853bd64a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Tx\+Packet\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Tx\+Packet\+Length\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Tx\+Packet\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Tx\+Packet\+Length\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Tx\+Packet\+Length\+Reg}{UART\_PDD\_ReadCea7091bTxPacketLengthReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+Tx\+Packet\+Length\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_TPL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B transmit packet length register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+T\+PL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a8dcc25b8f77d2bd9a1ee1f81853bd64a}{UART\_PDD\_ReadCea7091bTxPacketLengthReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a34718daa7a3baeb86787ea87f3d4da8f}\label{_u_a_r_t___p_d_d_8h_a34718daa7a3baeb86787ea87f3d4da8f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+W\+Base\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+W\+Base\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+W\+Base\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+W\+Base\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+W\+Base\+Reg}{UART\_PDD\_ReadCea7091bWBaseReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Cea7091b\+W\+Base\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WB\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads C\+E\+A709.\+1-\/B W\+Base register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+WB. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a34718daa7a3baeb86787ea87f3d4da8f}{UART\_PDD\_ReadCea7091bWBaseReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a14fdca146300b4d3dd08e6d8c777a545}\label{_u_a_r_t___p_d_d_8h_a14fdca146300b4d3dd08e6d8c777a545}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}{UART\_PDD\_ReadControl1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T1\+\_\+\+C1, U\+A\+R\+T2\+\_\+\+C1, U\+A\+R\+T3\+\_\+\+C1, U\+A\+R\+T4\+\_\+\+C1, U\+A\+R\+T5\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a14fdca146300b4d3dd08e6d8c777a545}{UART\_PDD\_ReadControl1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a44e522fd949924b5e8e923f4f4ff2bc8}\label{_u_a_r_t___p_d_d_8h_a44e522fd949924b5e8e923f4f4ff2bc8}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}{UART\_PDD\_ReadControl2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a44e522fd949924b5e8e923f4f4ff2bc8}{UART\_PDD\_ReadControl2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab326ffc9bfd17a5017b3d555d89f70af}\label{_u_a_r_t___p_d_d_8h_ab326ffc9bfd17a5017b3d555d89f70af}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}{UART\_PDD\_ReadControl3Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T1\+\_\+\+C3, U\+A\+R\+T2\+\_\+\+C3, U\+A\+R\+T3\+\_\+\+C3, U\+A\+R\+T4\+\_\+\+C3, U\+A\+R\+T5\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_ab326ffc9bfd17a5017b3d555d89f70af}{UART\_PDD\_ReadControl3Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a123d67bb6dde816377c499e4300038de}\label{_u_a_r_t___p_d_d_8h_a123d67bb6dde816377c499e4300038de}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}{UART\_PDD\_ReadControl4Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C4, U\+A\+R\+T3\+\_\+\+C4, U\+A\+R\+T4\+\_\+\+C4, U\+A\+R\+T5\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a123d67bb6dde816377c499e4300038de}{UART\_PDD\_ReadControl4Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a2ae2f952562d866f877dd38daf230705}\label{_u_a_r_t___p_d_d_8h_a2ae2f952562d866f877dd38daf230705}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}{UART\_PDD\_ReadControl5Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C5\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5, U\+A\+R\+T1\+\_\+\+C5, U\+A\+R\+T2\+\_\+\+C5, U\+A\+R\+T3\+\_\+\+C5, U\+A\+R\+T4\+\_\+\+C5, U\+A\+R\+T5\+\_\+\+C5 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a2ae2f952562d866f877dd38daf230705}{UART\_PDD\_ReadControl5Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a3c5bfae61a0d89e380d68fe17ec6e208}\label{_u_a_r_t___p_d_d_8h_a3c5bfae61a0d89e380d68fe17ec6e208}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}{UART\_PDD\_ReadDataReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_D\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+D, U\+A\+R\+T1\+\_\+D, U\+A\+R\+T2\+\_\+D, U\+A\+R\+T3\+\_\+D, U\+A\+R\+T4\+\_\+D, U\+A\+R\+T5\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a3c5bfae61a0d89e380d68fe17ec6e208}{UART\_PDD\_ReadDataReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a122fb9a6898d33715f373f4c5db47558}\label{_u_a_r_t___p_d_d_8h_a122fb9a6898d33715f373f4c5db47558}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Data\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Data\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Data\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Data\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Data\+Reg}{UART\_PDD\_ReadExtendedDataReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Extended\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_ED\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads extended data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+ED, U\+A\+R\+T1\+\_\+\+ED, U\+A\+R\+T2\+\_\+\+ED, U\+A\+R\+T3\+\_\+\+ED, U\+A\+R\+T4\+\_\+\+ED, U\+A\+R\+T5\+\_\+\+ED (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a122fb9a6898d33715f373f4c5db47558}{UART\_PDD\_ReadExtendedDataReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a23dc093151344f6b4c30db7288089257}\label{_u_a_r_t___p_d_d_8h_a23dc093151344f6b4c30db7288089257}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Control\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Control\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Control\+Reg}{UART\_PDD\_ReadFifoControlReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CFIFO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads F\+I\+FO control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a23dc093151344f6b4c30db7288089257}{UART\_PDD\_ReadFifoControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa5718483b9afa2db884e68d9100cb777}\label{_u_a_r_t___p_d_d_8h_aa5718483b9afa2db884e68d9100cb777}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Parameters\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Parameters\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Parameters\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Parameters\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Parameters\+Reg}{UART\_PDD\_ReadFifoParametersReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Parameters\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PFIFO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads F\+I\+FO parameters register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+P\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_aa5718483b9afa2db884e68d9100cb777}{UART\_PDD\_ReadFifoParametersReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a7b8c7c2b0eeed25021aa3adbe0e2dbab}\label{_u_a_r_t___p_d_d_8h_a7b8c7c2b0eeed25021aa3adbe0e2dbab}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Flags}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Flags}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Flags}{UART\_PDD\_ReadFifoStatusFlags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_SFIFO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the F\+I\+FO status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+S\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+S\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a7b8c7c2b0eeed25021aa3adbe0e2dbab}{UART\_PDD\_ReadFifoStatusFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a00ee5f7a7c0e290fa4e2b934c07ca1ba}\label{_u_a_r_t___p_d_d_8h_a00ee5f7a7c0e290fa4e2b934c07ca1ba}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg}{UART\_PDD\_ReadFifoStatusReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Fifo\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CFIFO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads F\+I\+FO status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a00ee5f7a7c0e290fa4e2b934c07ca1ba}{UART\_PDD\_ReadFifoStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8a0f4951bd1b40bb5f65335681aa1b18}\label{_u_a_r_t___p_d_d_8h_a8a0f4951bd1b40bb5f65335681aa1b18}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Infrared\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Infrared\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Infrared\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Infrared\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Infrared\+Reg}{UART\_PDD\_ReadInfraredReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Infrared\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads infrared register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+IR, U\+A\+R\+T1\+\_\+\+IR, U\+A\+R\+T2\+\_\+\+IR, U\+A\+R\+T3\+\_\+\+IR, U\+A\+R\+T4\+\_\+\+IR, U\+A\+R\+T5\+\_\+\+IR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a8a0f4951bd1b40bb5f65335681aa1b18}{UART\_PDD\_ReadInfraredReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a56d2810207981b8707ab844979d81ea4}\label{_u_a_r_t___p_d_d_8h_a56d2810207981b8707ab844979d81ea4}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg}{UART\_PDD\_ReadInterruptStatusReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the interrupt status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1, U\+A\+R\+T1\+\_\+\+S1, U\+A\+R\+T2\+\_\+\+S1, U\+A\+R\+T3\+\_\+\+S1, U\+A\+R\+T4\+\_\+\+S1, U\+A\+R\+T5\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a56d2810207981b8707ab844979d81ea4}{UART\_PDD\_ReadInterruptStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_abaae28580bc5f68a1761482b4f73fa19}\label{_u_a_r_t___p_d_d_8h_abaae28580bc5f68a1761482b4f73fa19}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Iso7816\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Iso7816\+Status\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Iso7816\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Iso7816\+Status\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Iso7816\+Status\+Reg}{UART\_PDD\_ReadIso7816StatusReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Iso7816\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IS7816\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the I\+S\+O7816 status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+I\+S\+O7816 interrupt flag masks\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+I\+S7816, U\+A\+R\+T1\+\_\+\+I\+S7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_abaae28580bc5f68a1761482b4f73fa19}{UART\_PDD\_ReadIso7816StatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a12558c8328ad65614f4f8e2edc35b62f}\label{_u_a_r_t___p_d_d_8h_a12558c8328ad65614f4f8e2edc35b62f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg}{UART\_PDD\_ReadMatchAddress1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MA1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads match address 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A1, U\+A\+R\+T1\+\_\+\+M\+A1, U\+A\+R\+T2\+\_\+\+M\+A1, U\+A\+R\+T3\+\_\+\+M\+A1, U\+A\+R\+T4\+\_\+\+M\+A1, U\+A\+R\+T5\+\_\+\+M\+A1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a12558c8328ad65614f4f8e2edc35b62f}{UART\_PDD\_ReadMatchAddress1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a24bdf19e74c87b985df869c1726d1cd1}\label{_u_a_r_t___p_d_d_8h_a24bdf19e74c87b985df869c1726d1cd1}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg}{UART\_PDD\_ReadMatchAddress2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MA2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads match address 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A2, U\+A\+R\+T1\+\_\+\+M\+A2, U\+A\+R\+T2\+\_\+\+M\+A2, U\+A\+R\+T3\+\_\+\+M\+A2, U\+A\+R\+T4\+\_\+\+M\+A2, U\+A\+R\+T5\+\_\+\+M\+A2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a24bdf19e74c87b985df869c1726d1cd1}{UART\_PDD\_ReadMatchAddress2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a77f4bd7145c9135c2a4ae3cf2db76295}\label{_u_a_r_t___p_d_d_8h_a77f4bd7145c9135c2a4ae3cf2db76295}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Modem\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Modem\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Modem\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Modem\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Modem\+Reg}{UART\_PDD\_ReadModemReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Modem\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MODEM\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads modem register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T1\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T2\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T3\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T4\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T5\+\_\+\+M\+O\+D\+EM (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a77f4bd7145c9135c2a4ae3cf2db76295}{UART\_PDD\_ReadModemReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5d10257f532c314a721dd84c40976756}\label{_u_a_r_t___p_d_d_8h_a5d10257f532c314a721dd84c40976756}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Countk\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Countk\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Countk\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Countk\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Countk\+Reg}{UART\_PDD\_ReadRxFifoCountkReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Countk\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_RCFIFO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads F\+I\+FO receive count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+R\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+R\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+R\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+R\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+R\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+R\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a5d10257f532c314a721dd84c40976756}{UART\_PDD\_ReadRxFifoCountkReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab9b8490204e938c434f9c1725948820b}\label{_u_a_r_t___p_d_d_8h_ab9b8490204e938c434f9c1725948820b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Watermark\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Watermark\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Watermark\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Watermark\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Watermark\+Reg}{UART\_PDD\_ReadRxFifoWatermarkReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Rx\+Fifo\+Watermark\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_RWFIFO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads F\+I\+FO receive watermark register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+R\+W\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_ab9b8490204e938c434f9c1725948820b}{UART\_PDD\_ReadRxFifoWatermarkReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a0399940d41ab7c9c0c37688ef9c29a3c}\label{_u_a_r_t___p_d_d_8h_a0399940d41ab7c9c0c37688ef9c29a3c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags}{UART\_PDD\_ReadStatus1Flags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the status 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1, U\+A\+R\+T1\+\_\+\+S1, U\+A\+R\+T2\+\_\+\+S1, U\+A\+R\+T3\+\_\+\+S1, U\+A\+R\+T4\+\_\+\+S1, U\+A\+R\+T5\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a0399940d41ab7c9c0c37688ef9c29a3c}{UART\_PDD\_ReadStatus1Flags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aae4e5865a4c3a894c76c5c8a761930da}\label{_u_a_r_t___p_d_d_8h_aae4e5865a4c3a894c76c5c8a761930da}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg}{UART\_PDD\_ReadStatus1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads status 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1, U\+A\+R\+T1\+\_\+\+S1, U\+A\+R\+T2\+\_\+\+S1, U\+A\+R\+T3\+\_\+\+S1, U\+A\+R\+T4\+\_\+\+S1, U\+A\+R\+T5\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_aae4e5865a4c3a894c76c5c8a761930da}{UART\_PDD\_ReadStatus1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9991bbe7cba365455286bd7a1478798c}\label{_u_a_r_t___p_d_d_8h_a9991bbe7cba365455286bd7a1478798c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags}{UART\_PDD\_ReadStatus2Flags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     \hyperlink{group___u_a_r_t___register___accessor___macros_ga0e7d1c8dce2636260ce4ca1c63d622db}{UART\_S2\_REG}(PeripheralBase)) & ( \(\backslash\)
     (uint8\_t)(\hyperlink{group___u_a_r_t___register___masks_ga874d96e3755d584279e6f058522c2c4a}{UART\_S2\_LBKDIF\_MASK} | (\hyperlink{group___u_a_r_t___register___masks_ga17b9dd16869c5185f2be9c1394fcede5}{UART\_S2\_RXEDGIF\_MASK} | 
      \hyperlink{group___u_a_r_t___register___masks_gaa16c5c48ff5ecf080e485880145828c0}{UART\_S2\_RAF\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Returns the flags of the status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a9991bbe7cba365455286bd7a1478798c}{UART\_PDD\_ReadStatus2Flags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a96af403465c51dce583c1b1f3cd13b5b}\label{_u_a_r_t___p_d_d_8h_a96af403465c51dce583c1b1f3cd13b5b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg}{UART\_PDD\_ReadStatus2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a96af403465c51dce583c1b1f3cd13b5b}{UART\_PDD\_ReadStatus2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a7180f45c31045bae592a4c27da9e6463}\label{_u_a_r_t___p_d_d_8h_a7180f45c31045bae592a4c27da9e6463}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Count\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Count\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Count\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Count\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Count\+Reg}{UART\_PDD\_ReadTxFifoCountReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_TCFIFO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads F\+I\+FO transmit count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+T\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+T\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+T\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+T\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+T\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+T\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_a7180f45c31045bae592a4c27da9e6463}{UART\_PDD\_ReadTxFifoCountReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab1ea4c85ff31525a59898aacc3b75f3c}\label{_u_a_r_t___p_d_d_8h_ab1ea4c85ff31525a59898aacc3b75f3c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Watermark\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Watermark\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Watermark\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Watermark\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Watermark\+Reg}{UART\_PDD\_ReadTxFifoWatermarkReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Read\+Tx\+Fifo\+Watermark\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_TWFIFO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads F\+I\+FO transmit watermark register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+T\+W\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t___p_d_d_8h_ab1ea4c85ff31525a59898aacc3b75f3c}{UART\_PDD\_ReadTxFifoWatermarkReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa02a03337d35186a600907502be53859}\label{_u_a_r_t___p_d_d_8h_aa02a03337d35186a600907502be53859}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}{UART\_PDD\_RECEIVER\_ACTIVE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_gaa16c5c48ff5ecf080e485880145828c0}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK}}

Receiver active, RxD input not idle \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a19f32b08d503343c37e73b39385ca5c7}\label{_u_a_r_t___p_d_d_8h_a19f32b08d503343c37e73b39385ca5c7}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH}{UART\_PDD\_RTS\_ACTIVE\_HIGH}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+H\+I\+GH~0x4U}

Transmitter R\+TS is active high \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aac6a04a7bf62a368501727479456e4a7}\label{_u_a_r_t___p_d_d_8h_aac6a04a7bf62a368501727479456e4a7}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW}{UART\_PDD\_RTS\_ACTIVE\_LOW}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+T\+S\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+L\+OW~0U}

Transmitter R\+TS is active low \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a2bc0e933128e9deedbe3efd4be08b7dc}\label{_u_a_r_t___p_d_d_8h_a2bc0e933128e9deedbe3efd4be08b7dc}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_DATA\_FULL\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_gab62f7e1b8548b5bbe5686f31c4beae61}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK}}

Receiver F\+I\+FO word count is above watermark \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad67526af73ca20cc4b796604106f50dd}\label{_u_a_r_t___p_d_d_8h_ad67526af73ca20cc4b796604106f50dd}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_FIFO\_EMPTY\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+R\+X\+E\+M\+P\+T\+\_\+\+M\+A\+SK}

Receive buffer/\+F\+I\+FO empty mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a6b8642ff5f5c97a0fd0745f1b79db5a6}\label{_u_a_r_t___p_d_d_8h_a6b8642ff5f5c97a0fd0745f1b79db5a6}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE}{UART\_PDD\_RX\_FIFO\_ENABLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE~U\+A\+R\+T\+\_\+\+P\+F\+I\+F\+O\+\_\+\+R\+X\+F\+E\+\_\+\+M\+A\+SK}

Receiver F\+I\+FO enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae525a46c3238d9d8f31b94c05ac4f08b}\label{_u_a_r_t___p_d_d_8h_ae525a46c3238d9d8f31b94c05ac4f08b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH}{UART\_PDD\_RX\_FIFO\_FLUSH}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+R\+X\+F\+L\+U\+S\+H\+\_\+\+M\+A\+SK}

Receiver F\+I\+FO flush command mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad174631226e3b0b7df9c1157a5d239a8}\label{_u_a_r_t___p_d_d_8h_ad174631226e3b0b7df9c1157a5d239a8}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_FIFO\_OVERFLOW\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+R\+X\+O\+F\+\_\+\+M\+A\+SK}

Receive F\+I\+FO overflow flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af494258dd5819f9e4ed26d2a387242dc}\label{_u_a_r_t___p_d_d_8h_af494258dd5819f9e4ed26d2a387242dc}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}{UART\_PDD\_RX\_FIFO\_OVERFLOW\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+R\+X\+O\+F\+E\+\_\+\+M\+A\+SK}

Receive F\+I\+FO overflow interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aaf275db8f9d67dac51d383590b092ff4}\label{_u_a_r_t___p_d_d_8h_aaf275db8f9d67dac51d383590b092ff4}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1}{UART\_PDD\_RX\_FIFO\_SIZE\_1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1~0U}

Receive F\+I\+F\+O/\+Buffer depth = 1 dataword \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a47b0441952fc8ea5359d1aa56391557b}\label{_u_a_r_t___p_d_d_8h_a47b0441952fc8ea5359d1aa56391557b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128}{UART\_PDD\_RX\_FIFO\_SIZE\_128}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128~0x6U}

Receive F\+I\+F\+O/\+Buffer depth = 128 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9fac50cf17f06619ee9ead2423c74db9}\label{_u_a_r_t___p_d_d_8h_a9fac50cf17f06619ee9ead2423c74db9}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16}{UART\_PDD\_RX\_FIFO\_SIZE\_16}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16~0x3U}

Receive F\+I\+F\+O/\+Buffer depth = 16 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9ad533a4ab93e3818b2050befdd1882f}\label{_u_a_r_t___p_d_d_8h_a9ad533a4ab93e3818b2050befdd1882f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32}{UART\_PDD\_RX\_FIFO\_SIZE\_32}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32~0x4U}

Receive F\+I\+F\+O/\+Buffer depth = 32 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a82a1eb485bb75c15ddad2d0c44954d96}\label{_u_a_r_t___p_d_d_8h_a82a1eb485bb75c15ddad2d0c44954d96}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4}{UART\_PDD\_RX\_FIFO\_SIZE\_4}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4~0x1U}

Receive F\+I\+F\+O/\+Buffer depth = 4 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8074af14c32f5600350787d7dae49db0}\label{_u_a_r_t___p_d_d_8h_a8074af14c32f5600350787d7dae49db0}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64}{UART\_PDD\_RX\_FIFO\_SIZE\_64}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64~0x5U}

Receive F\+I\+F\+O/\+Buffer depth = 64 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a75aa1d33599ce3075d3d1f69e7225e90}\label{_u_a_r_t___p_d_d_8h_a75aa1d33599ce3075d3d1f69e7225e90}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8}{UART\_PDD\_RX\_FIFO\_SIZE\_8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8~0x2U}

Receive F\+I\+F\+O/\+Buffer depth = 8 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9319cb8a526c462033993a670dd57111}\label{_u_a_r_t___p_d_d_8h_a9319cb8a526c462033993a670dd57111}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_FIFO\_UNDERFLOW\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+R\+X\+U\+F\+\_\+\+M\+A\+SK}

Receive F\+I\+FO underflow flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a30e227d7a0cd81c0eb4527a08300b9ee}\label{_u_a_r_t___p_d_d_8h_a30e227d7a0cd81c0eb4527a08300b9ee}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}{UART\_PDD\_RX\_FIFO\_UNDERFLOW\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+U\+N\+D\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+R\+X\+U\+F\+E\+\_\+\+M\+A\+SK}

Receive F\+I\+FO underflow interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_acf04adb5061bc54b25e99bc309b20f12}\label{_u_a_r_t___p_d_d_8h_acf04adb5061bc54b25e99bc309b20f12}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_FRAMING\_ERROR\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_ga83b62a5246fdb7f0aaaffb92074c9e0f}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+M\+A\+SK}}

Receiver framing error detect \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a4e8171a9706e80f1ff0d79bc787f56eb}\label{_u_a_r_t___p_d_d_8h_a4e8171a9706e80f1ff0d79bc787f56eb}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_IDLE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_gac1b555f14295616d01152013fe7704b9}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK}}

Receiver input has become idle (after receiving a valid frame) \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a780da1f32583cbce44f33eb1c436a3be}\label{_u_a_r_t___p_d_d_8h_a780da1f32583cbce44f33eb1c436a3be}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_NOISE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_gadfaa4f856facd373c0441b6e89bd87ba}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+M\+A\+SK}}

Receiver input detect a noise. \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_acc789880c30a5f0fe67833ff5454cdd6}\label{_u_a_r_t___p_d_d_8h_acc789880c30a5f0fe67833ff5454cdd6}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_OVERRUN\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_gac8102fb901477551dcc8505b3afb5272}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+M\+A\+SK}}

Receiver buffer overrun \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a66246b0f21ec86db05180223c111d39c}\label{_u_a_r_t___p_d_d_8h_a66246b0f21ec86db05180223c111d39c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}{UART\_PDD\_RX\_PARITY\_ERROR\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_ga4116bba67a2cf49c9623e62e3b499ee3}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+M\+A\+SK}}

Receiver parity error detect \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac0630186e1ad3499fdfc594bb56c8fdc}\label{_u_a_r_t___p_d_d_8h_ac0630186e1ad3499fdfc594bb56c8fdc}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG}{UART\_PDD\_RXD\_PIN\_ACTIVE\_EDGE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_ga17b9dd16869c5185f2be9c1394fcede5}{U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK}}

Active edge occurs on the RxD pin \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8c6ed280d45c4801d37c14b379bacbb8}\label{_u_a_r_t___p_d_d_8h_a8c6ed280d45c4801d37c14b379bacbb8}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type}{UART\_PDD\_SelectIdleLineType}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga10f9aabe3d0f670422c5342bebc3f3e2}{UART\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga52e0789bf5650788a4ecbed75cd2b3d3}{UART\_C1\_ILT\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Type))) \(\backslash\)
  )
\end{DoxyCode}


Sets the idle line type, it determines when the receiver starts counting logic 1s as idle character bits. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Type} & Idle line type. This parameter is of \char`\"{}\+Idle line type constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T1\+\_\+\+C1, U\+A\+R\+T2\+\_\+\+C1, U\+A\+R\+T3\+\_\+\+C1, U\+A\+R\+T4\+\_\+\+C1, U\+A\+R\+T5\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a8c6ed280d45c4801d37c14b379bacbb8}{UART\_PDD\_SelectIdleLineType}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_ad3b0a6aa3adedb556cb9eac736cc2d26}{UART\_PDD\_AFTER\_START\_BIT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_abbcedfb3abe95b59f1e2e17dc1f49c69}\label{_u_a_r_t___p_d_d_8h_abbcedfb3abe95b59f1e2e17dc1f49c69}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Break@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Break}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Break@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Break}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Break}{UART\_PDD\_SendBreak}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Break(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga3ef76a47d3674e17ffcbf0bfb4ac2680}{UART\_C2\_REG}(PeripheralBase) |= \(\backslash\)
     UART\_C2\_SBK\_MASK), \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga3ef76a47d3674e17ffcbf0bfb4ac2680}{UART\_C2\_REG}(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t___register___masks_ga8d243e5b3a3ece12bdeca818bacb15ee}{UART\_C2\_SBK\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Send the break character. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_abbcedfb3abe95b59f1e2e17dc1f49c69}{UART\_PDD\_SendBreak}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a82813f6e410ee39982c335ab16ec3920}\label{_u_a_r_t___p_d_d_8h_a82813f6e410ee39982c335ab16ec3920}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Cea7091b\+Packet@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Cea7091b\+Packet}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Cea7091b\+Packet@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Cea7091b\+Packet}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Cea7091b\+Packet}{UART\_PDD\_SendCea7091bPacket}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Send\+Cea7091b\+Packet(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C6\_REG(PeripheralBase) |= \(\backslash\)
     UART\_C6\_TX709\_MASK \(\backslash\)
  )
\end{DoxyCode}


Starts C\+E\+A709.\+1-\/B transmission. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a82813f6e410ee39982c335ab16ec3920}{UART\_PDD\_SendCea7091bPacket}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae2e485551e9abbb90d59f7e4f07894b0}\label{_u_a_r_t___p_d_d_8h_ae2e485551e9abbb90d59f7e4f07894b0}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate}{UART\_PDD\_SetBaudRate}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Baud\+Rate }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga87a103f3d6a0d05f6b0c909cfeb7a4d9}{UART\_BDH\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga87a103f3d6a0d05f6b0c909cfeb7a4d9}{UART\_BDH\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga2680dc8176b0c933b4a1b77c5dbb64b7}{UART\_BDH\_SBR\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint16\_t)(BaudRate) >> 8U)))), \(\backslash\)
    (\hyperlink{group___u_a_r_t___register___accessor___macros_ga76a25b51a88219d40b957fed02d5e196}{UART\_BDL\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(BaudRate)) \(\backslash\)
  )
\end{DoxyCode}


Sets new baud rate value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Baud\+Rate} & New baud rate value. This parameter is a 13-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DH, U\+A\+R\+T0\+\_\+\+B\+DL, U\+A\+R\+T1\+\_\+\+B\+DH, U\+A\+R\+T1\+\_\+\+B\+DL, U\+A\+R\+T2\+\_\+\+B\+DH, U\+A\+R\+T2\+\_\+\+B\+DL, U\+A\+R\+T3\+\_\+\+B\+DH, U\+A\+R\+T3\+\_\+\+B\+DL, U\+A\+R\+T4\+\_\+\+B\+DH, U\+A\+R\+T4\+\_\+\+B\+DL, U\+A\+R\+T5\+\_\+\+B\+DH, U\+A\+R\+T5\+\_\+\+B\+DL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ae2e485551e9abbb90d59f7e4f07894b0}{UART\_PDD\_SetBaudRate}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a47b9e4c725acf22a03ddf2118a6f26be}\label{_u_a_r_t___p_d_d_8h_a47b9e4c725acf22a03ddf2118a6f26be}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Fine\+Adjust@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Fine\+Adjust}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Fine\+Adjust@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Fine\+Adjust}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Fine\+Adjust}{UART\_PDD\_SetBaudRateFineAdjust}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate\+Fine\+Adjust(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Fine\+Adjust }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_gaa13bbde4cda116273e3a2e1bc92bfa43}{UART\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C4\_BRFA\_MASK))) | ( \(\backslash\)
      (uint8\_t)(FineAdjust))) \(\backslash\)
  )
\end{DoxyCode}


Set new baud rate fine adjust value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Fine\+Adjust} & New baud rate fine adjust value. This parameter is a 5-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C4, U\+A\+R\+T3\+\_\+\+C4, U\+A\+R\+T4\+\_\+\+C4, U\+A\+R\+T5\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a47b9e4c725acf22a03ddf2118a6f26be}{UART\_PDD\_SetBaudRateFineAdjust}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac001bd462165745c2cd2090054110d7e}\label{_u_a_r_t___p_d_d_8h_ac001bd462165745c2cd2090054110d7e}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break}{UART\_PDD\_SetBreak}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C2\_REG(PeripheralBase) |= \(\backslash\)
     UART\_C2\_SBK\_MASK \(\backslash\)
  )
\end{DoxyCode}


Set the break signal. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac001bd462165745c2cd2090054110d7e}{UART\_PDD\_SetBreak}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a215174148c8e77c9dc4f709fa4fa5663}\label{_u_a_r_t___p_d_d_8h_a215174148c8e77c9dc4f709fa4fa5663}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length}{UART\_PDD\_SetBreakLength}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Length }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      UART\_S2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga0e7d1c8dce2636260ce4ca1c63d622db}{UART\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_gab2b333a78ce968eece87bcecd87a8673}{UART\_S2\_BRK13\_MASK}))) | ( \(\backslash\)
        (uint8\_t)(Length))) \(\backslash\)
    )
\end{DoxyCode}


Sets the break transmit character length. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Length} & Break transmit character length value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Break transmit
       character length constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a215174148c8e77c9dc4f709fa4fa5663}{UART\_PDD\_SetBreakLength}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a00f4ed6237913a068dc9395fdb4e9bac}{UART\_PDD\_BREAK\_CHARACTER\_10\_11\_12\_BITS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a79c6004158297c8472fddefaa3c9e4cd}\label{_u_a_r_t___p_d_d_8h_a79c6004158297c8472fddefaa3c9e4cd}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Collision\+Signal\+Polarity@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Collision\+Signal\+Polarity}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Collision\+Signal\+Polarity@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Collision\+Signal\+Polarity}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Collision\+Signal\+Polarity}{UART\_PDD\_SetCea7091bCollisionSignalPolarity}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Collision\+Signal\+Polarity(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Polarity }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C6\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_C6\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C6\_CP\_MASK))) | ( \(\backslash\)
      (uint8\_t)(Polarity))) \(\backslash\)
  )
\end{DoxyCode}


Sets the collision polarity. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Polarity} & Collision polarity. This parameter is of \char`\"{}\+Collision polarity
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a79c6004158297c8472fddefaa3c9e4cd}{UART\_PDD\_SetCea7091bCollisionSignalPolarity}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_aa64ef64848707e84d979ec545ed16451}{UART\_PDD\_CEA7091b\_COLLISION\_SIGNAL\_LOW});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a3f5058a987d428b3cc1cfc7168c8b180}\label{_u_a_r_t___p_d_d_8h_a3f5058a987d428b3cc1cfc7168c8b180}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Packet\+Cycle\+Time\+Counter@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Packet\+Cycle\+Time\+Counter}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Packet\+Cycle\+Time\+Counter@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Packet\+Cycle\+Time\+Counter}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Packet\+Cycle\+Time\+Counter}{UART\_PDD\_SetCea7091bPacketCycleTimeCounter}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Packet\+Cycle\+Time\+Counter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (UART\_PCTL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value)), \(\backslash\)
    (UART\_PCTH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)((uint16\_t)(Value) >> 8U)) \(\backslash\)
  )
\end{DoxyCode}


Sets E\+A709.\+1-\/B packet cycle time counter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & E\+A709.\+1-\/B packet cycle time counter value\mbox{[}0..65535\mbox{]}. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+C\+TL, U\+A\+R\+T0\+\_\+\+P\+C\+TH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a3f5058a987d428b3cc1cfc7168c8b180}{UART\_PDD\_SetCea7091bPacketCycleTimeCounter}(<peripheral>\_BASE\_PTR,
       1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aba9b72c58c517c70656a1768204509bd}\label{_u_a_r_t___p_d_d_8h_aba9b72c58c517c70656a1768204509bd}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Secondary\+Delay\+Timer@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Secondary\+Delay\+Timer}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Secondary\+Delay\+Timer@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Secondary\+Delay\+Timer}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Secondary\+Delay\+Timer}{UART\_PDD\_SetCea7091bSecondaryDelayTimer}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Cea7091b\+Secondary\+Delay\+Timer(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (UART\_SDTL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value)), \(\backslash\)
    (UART\_SDTH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)((uint16\_t)(Value) >> 8U)) \(\backslash\)
  )
\end{DoxyCode}


Sets E\+A709.\+1-\/B secondary delay timer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & E\+A709.\+1-\/B secondary delay timer value\mbox{[}0..65535\mbox{]}. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S\+D\+TL, U\+A\+R\+T0\+\_\+\+S\+D\+TH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aba9b72c58c517c70656a1768204509bd}{UART\_PDD\_SetCea7091bSecondaryDelayTimer}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae53ae54b91958b809117c67ad642eb43}\label{_u_a_r_t___p_d_d_8h_ae53ae54b91958b809117c67ad642eb43}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}{UART\_PDD\_SetDataShiftOrder}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Order }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      UART\_S2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga0e7d1c8dce2636260ce4ca1c63d622db}{UART\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_S2\_MSBF\_MASK))) | ( \(\backslash\)
        (uint8\_t)(Order))) \(\backslash\)
    )
\end{DoxyCode}


Sets the U\+A\+RT data shift order. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Order} & U\+A\+RT data shift order value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+U\+A\+R\+T data shift order constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ae53ae54b91958b809117c67ad642eb43}{UART\_PDD\_SetDataShiftOrder}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_u_a_r_t___p_d_d_8h_a1f90f3639f3bc34b54f368cb2b16d78b}{UART\_PDD\_LSB\_FIRST});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aea9cd6cd2a9de07f1a963f25d4bca5c0}\label{_u_a_r_t___p_d_d_8h_aea9cd6cd2a9de07f1a963f25d4bca5c0}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width}{UART\_PDD\_SetDataWidth}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Width }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ( \(\backslash\)
       ((Width) == \hyperlink{_u_a_r_t___p_d_d_8h_ad731ba40c066c5130c7dcfe883b1faae}{UART\_PDD\_WIDTH\_8}) ? ( \(\backslash\)
        UART\_C1\_REG(PeripheralBase) &= \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t___register___masks_gabbe5c7cb60072d535d068446606414c5}{UART\_C1\_M\_MASK})) : (((Width) == 
      \hyperlink{_u_a_r_t___p_d_d_8h_a183f852ffda8d77a07ef854ba578ddb1}{UART\_PDD\_WIDTH\_9}) ? ( \(\backslash\)
        UART\_C1\_REG(PeripheralBase) |= \(\backslash\)
         UART\_C1\_M\_MASK) : ( \(\backslash\)
        \hyperlink{group___u_a_r_t___register___accessor___macros_ga10f9aabe3d0f670422c5342bebc3f3e2}{UART\_C1\_REG}(PeripheralBase) |= \(\backslash\)
         UART\_C1\_M\_MASK) \(\backslash\)
      )), \(\backslash\)
      ( \(\backslash\)
       ((Width) == \hyperlink{_u_a_r_t___p_d_d_8h_ad731ba40c066c5130c7dcfe883b1faae}{UART\_PDD\_WIDTH\_8}) ? ( \(\backslash\)
        \hyperlink{group___u_a_r_t___register___accessor___macros_gaa13bbde4cda116273e3a2e1bc92bfa43}{UART\_C4\_REG}(PeripheralBase) &= \(\backslash\)
         (uint8\_t)(~(uint8\_t)UART\_C4\_M10\_MASK)) : (((Width) == \hyperlink{_u_a_r_t___p_d_d_8h_a183f852ffda8d77a07ef854ba578ddb1}{UART\_PDD\_WIDTH\_9}) ? ( \(\backslash\)
        UART\_C4\_REG(PeripheralBase) &= \(\backslash\)
         (uint8\_t)(~(uint8\_t)UART\_C4\_M10\_MASK)) : ( \(\backslash\)
        UART\_C4\_REG(PeripheralBase) |= \(\backslash\)
         UART\_C4\_M10\_MASK) \(\backslash\)
      )) \(\backslash\)
    )
\end{DoxyCode}


Sets the communication width. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Width} & Data width. This parameter is of \char`\"{}\+Data width\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T0\+\_\+\+C4, U\+A\+R\+T1\+\_\+\+C1, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C1, U\+A\+R\+T2\+\_\+\+C4, U\+A\+R\+T3\+\_\+\+C1, U\+A\+R\+T3\+\_\+\+C4, U\+A\+R\+T4\+\_\+\+C1, U\+A\+R\+T4\+\_\+\+C4, U\+A\+R\+T5\+\_\+\+C1, U\+A\+R\+T5\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aea9cd6cd2a9de07f1a963f25d4bca5c0}{UART\_PDD\_SetDataWidth}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_u_a_r_t___p_d_d_8h_ad731ba40c066c5130c7dcfe883b1faae}{UART\_PDD\_WIDTH\_8});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8f30f1a18d86ce5ac1fd6e9170bf9089}\label{_u_a_r_t___p_d_d_8h_a8f30f1a18d86ce5ac1fd6e9170bf9089}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Block\+Wait\+Timer\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Block\+Wait\+Timer\+Value}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Block\+Wait\+Timer\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Block\+Wait\+Timer\+Value}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Block\+Wait\+Timer\+Value}{UART\_PDD\_SetIso7816BlockWaitTimerValue}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Block\+Wait\+Timer\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WP7816T1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       UART\_WP7816T1\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)UART\_WP7816T1\_BWI\_MASK)))) | ( \(\backslash\)
      (uint8\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the value of the I\+S\+O7816 block wait time integer value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & I\+S\+O7816 block wait time integer value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+P7816\+T1, U\+A\+R\+T1\+\_\+\+W\+P7816\+T1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a8f30f1a18d86ce5ac1fd6e9170bf9089}{UART\_PDD\_SetIso7816BlockWaitTimerValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a36e046ddd219d2488101b80c8ed6f853}\label{_u_a_r_t___p_d_d_8h_a36e046ddd219d2488101b80c8ed6f853}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Character\+Wait\+Timer\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Character\+Wait\+Timer\+Value}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Character\+Wait\+Timer\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Character\+Wait\+Timer\+Value}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Character\+Wait\+Timer\+Value}{UART\_PDD\_SetIso7816CharacterWaitTimerValue}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Character\+Wait\+Timer\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WP7816T1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       UART\_WP7816T1\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)UART\_WP7816T1\_CWI\_MASK)))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(Value) << UART\_WP7816T1\_CWI\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets the value of the I\+S\+O7816 character wait time integer value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & I\+S\+O7816 character wait time integer value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+P7816\+T1, U\+A\+R\+T1\+\_\+\+W\+P7816\+T1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a36e046ddd219d2488101b80c8ed6f853}{UART\_PDD\_SetIso7816CharacterWaitTimerValue}(<peripheral>\_BASE\_PTR,
       1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a4cf176c94a6b923e638333ea7fd83e6b}\label{_u_a_r_t___p_d_d_8h_a4cf176c94a6b923e638333ea7fd83e6b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Receive\+Nack\+Threshold@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Receive\+Nack\+Threshold}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Receive\+Nack\+Threshold@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Receive\+Nack\+Threshold}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Receive\+Nack\+Threshold}{UART\_PDD\_SetIso7816ReceiveNackThreshold}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Receive\+Nack\+Threshold(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_ET7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       UART\_ET7816\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)UART\_ET7816\_RXTHRESHOLD\_MASK)))) | ( \(\backslash\)
      (uint8\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets the value of the I\+S\+O7816 receive N\+AC threshold value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & I\+S\+O7816 receive N\+A\+CK threshold value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+E\+T7816, U\+A\+R\+T1\+\_\+\+E\+T7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a4cf176c94a6b923e638333ea7fd83e6b}{UART\_PDD\_SetIso7816ReceiveNackThreshold}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa3e87e25bbcf493c33ed49aa7ce82a7b}\label{_u_a_r_t___p_d_d_8h_aa3e87e25bbcf493c33ed49aa7ce82a7b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transfer\+Type@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transfer\+Type}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transfer\+Type@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transfer\+Type}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transfer\+Type}{UART\_PDD\_SetIso7816TransferType}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transfer\+Type(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_C7816\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C7816\_TTYPE\_MASK))) | ( \(\backslash\)
      (uint8\_t)(Type))) \(\backslash\)
  )
\end{DoxyCode}


Sets the transfer type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Type} & Transfer type. This parameter is of \char`\"{}\+Transfer type constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C7816, U\+A\+R\+T1\+\_\+\+C7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aa3e87e25bbcf493c33ed49aa7ce82a7b}{UART\_PDD\_SetIso7816TransferType}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_ae9fc04b93c223bb84ecb9150f5caccee}{UART\_PDD\_ISO7816\_TRANSFER\_TYPE\_T0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a32e3c56d3d2a44f7f05a079b04a60a2b}\label{_u_a_r_t___p_d_d_8h_a32e3c56d3d2a44f7f05a079b04a60a2b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Length@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Length}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Length@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Length}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Length}{UART\_PDD\_SetIso7816TransmitLength}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_TL7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets the value of the I\+S\+O7816 transmit length value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & I\+S\+O7816 transmit length value\mbox{[}0..15\mbox{]}. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+T\+L7816, U\+A\+R\+T1\+\_\+\+T\+L7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a32e3c56d3d2a44f7f05a079b04a60a2b}{UART\_PDD\_SetIso7816TransmitLength}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad45982131b6050dcfcedd92a0dd4b6dd}\label{_u_a_r_t___p_d_d_8h_ad45982131b6050dcfcedd92a0dd4b6dd}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Nack\+Threshold@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Nack\+Threshold}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Nack\+Threshold@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Nack\+Threshold}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Nack\+Threshold}{UART\_PDD\_SetIso7816TransmitNackThreshold}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Transmit\+Nack\+Threshold(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_ET7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       UART\_ET7816\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)UART\_ET7816\_TXTHRESHOLD\_MASK)))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(Value) << UART\_ET7816\_TXTHRESHOLD\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets the value of the I\+S\+O7816 transmit N\+AC threshold value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & I\+S\+O7816 transmit N\+A\+CK threshold value\mbox{[}0..15\mbox{]}. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+E\+T7816, U\+A\+R\+T1\+\_\+\+E\+T7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ad45982131b6050dcfcedd92a0dd4b6dd}{UART\_PDD\_SetIso7816TransmitNackThreshold}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac49c5e1249972fafec80972b8ee3ee67}\label{_u_a_r_t___p_d_d_8h_ac49c5e1249972fafec80972b8ee3ee67}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Wait\+Timer\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Wait\+Timer\+Value}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Wait\+Timer\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Wait\+Timer\+Value}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Wait\+Timer\+Value}{UART\_PDD\_SetIso7816WaitTimerValue}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Iso7816\+Wait\+Timer\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WP7816T0\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets the value of the I\+S\+O7816 wait timer interrupt value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & I\+S\+O7816 wait timer interrupt value\mbox{[}0..255\mbox{]}. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+P7816\+T0, U\+A\+R\+T1\+\_\+\+W\+P7816\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac49c5e1249972fafec80972b8ee3ee67}{UART\_PDD\_SetIso7816WaitTimerValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af245955bb81326d8ac50ff654bd31fd5}\label{_u_a_r_t___p_d_d_8h_af245955bb81326d8ac50ff654bd31fd5}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode}{UART\_PDD\_SetLoopMode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Loop\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      UART\_C1\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___u_a_r_t___register___accessor___macros_ga10f9aabe3d0f670422c5342bebc3f3e2}{UART\_C1\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)(\hyperlink{group___u_a_r_t___register___masks_ga08f1bbd905640d81967f9fb6d4ed8ec8}{UART\_C1\_LOOPS\_MASK} | 
      \hyperlink{group___u_a_r_t___register___masks_gaaeb3cc3491cd77f71150bfa9cce03518}{UART\_C1\_RSRC\_MASK}))))) | ( \(\backslash\)
        (uint8\_t)(LoopMode))) \(\backslash\)
    )
\end{DoxyCode}


Selects the loop mode operation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Loop\+Mode} & Loop mode. This parameter is of \char`\"{}\+Loop mode\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T1\+\_\+\+C1, U\+A\+R\+T2\+\_\+\+C1, U\+A\+R\+T3\+\_\+\+C1, U\+A\+R\+T4\+\_\+\+C1, U\+A\+R\+T5\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_af245955bb81326d8ac50ff654bd31fd5}{UART\_PDD\_SetLoopMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_u_a_r_t___p_d_d_8h_a5544f8a142d7fd7ec59ead8e1da46064}{UART\_PDD\_LOOP\_MODE\_NORMAL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a8adf0166e948b71a2025a2a7b2ff8875}\label{_u_a_r_t___p_d_d_8h_a8adf0166e948b71a2025a2a7b2ff8875}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value}{UART\_PDD\_SetMatchAddress1Value}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MA1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Address) \(\backslash\)
  )
\end{DoxyCode}


Sets a new match address 1 value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Address} & Match address 1 value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A1, U\+A\+R\+T1\+\_\+\+M\+A1, U\+A\+R\+T2\+\_\+\+M\+A1, U\+A\+R\+T3\+\_\+\+M\+A1, U\+A\+R\+T4\+\_\+\+M\+A1, U\+A\+R\+T5\+\_\+\+M\+A1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a8adf0166e948b71a2025a2a7b2ff8875}{UART\_PDD\_SetMatchAddress1Value}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a617b5c546e06480713629e7fa4ecb149}\label{_u_a_r_t___p_d_d_8h_a617b5c546e06480713629e7fa4ecb149}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value}{UART\_PDD\_SetMatchAddress2Value}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MA2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Address) \(\backslash\)
  )
\end{DoxyCode}


Sets a new match address 2 value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Address} & Match address 2 value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A2, U\+A\+R\+T1\+\_\+\+M\+A2, U\+A\+R\+T2\+\_\+\+M\+A2, U\+A\+R\+T3\+\_\+\+M\+A2, U\+A\+R\+T4\+\_\+\+M\+A2, U\+A\+R\+T5\+\_\+\+M\+A2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a617b5c546e06480713629e7fa4ecb149}{UART\_PDD\_SetMatchAddress2Value}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a14e14c7d4692b633b734b9d7b67648d7}\label{_u_a_r_t___p_d_d_8h_a14e14c7d4692b633b734b9d7b67648d7}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity}{UART\_PDD\_SetParity}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Parity }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga10f9aabe3d0f670422c5342bebc3f3e2}{UART\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)0x3U))) | ( \(\backslash\)
      (uint8\_t)(Parity))) \(\backslash\)
  )
\end{DoxyCode}


Sets a communication parity type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Parity} & Parity type. This parameter is of \char`\"{}\+Parity types\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T1\+\_\+\+C1, U\+A\+R\+T2\+\_\+\+C1, U\+A\+R\+T3\+\_\+\+C1, U\+A\+R\+T4\+\_\+\+C1, U\+A\+R\+T5\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a14e14c7d4692b633b734b9d7b67648d7}{UART\_PDD\_SetParity}(<peripheral>\_BASE\_PTR, \hyperlink{_u_a_r_t___p_d_d_8h_ac6569404c6fef9b145219139fed6a453}{UART\_PDD\_PARITY\_NONE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a69801496ab61fb183d97a798df374584}\label{_u_a_r_t___p_d_d_8h_a69801496ab61fb183d97a798df374584}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit}{UART\_PDD\_SetPositionOfParityBit}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Position }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_gaa13bbde4cda116273e3a2e1bc92bfa43}{UART\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_C4\_M10\_MASK))) | ( \(\backslash\)
      (uint8\_t)(Position))) \(\backslash\)
  )
\end{DoxyCode}


Sets the position of the parity bit. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Position} & Position of a parity bit. This parameter is of \char`\"{}\+Position of a
       parity bit\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C4, U\+A\+R\+T3\+\_\+\+C4, U\+A\+R\+T4\+\_\+\+C4, U\+A\+R\+T5\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a69801496ab61fb183d97a798df374584}{UART\_PDD\_SetPositionOfParityBit}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a488a4ebbdab6ea74d4181695d5171216}{UART\_PDD\_PARITY\_BIT\_POSITION\_9});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab207dab6e3a69b4b02ca47ae7e351d84}\label{_u_a_r_t___p_d_d_8h_ab207dab6e3a69b4b02ca47ae7e351d84}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State}{UART\_PDD\_SetReceiverPowerState}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga3ef76a47d3674e17ffcbf0bfb4ac2680}{UART\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga279868a42acca3c1eeba8c53bb94b208}{UART\_C2\_RWU\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Places the receiver in a standby state where it waits for automatic hardware detection of a selected wakeup condition. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Receiver power state to be set. This parameter is of \char`\"{}\+Receiver
       power states.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ab207dab6e3a69b4b02ca47ae7e351d84}{UART\_PDD\_SetReceiverPowerState}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_ae4c9dcd148971ebc2087f168902ac7e5}{UART\_PDD\_POWER\_NORMAL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a09a1a86452ebe5645300fac22bbd75ee}\label{_u_a_r_t___p_d_d_8h_a09a1a86452ebe5645300fac22bbd75ee}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length}{UART\_PDD\_SetStopBitLength}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Length }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_BDH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga87a103f3d6a0d05f6b0c909cfeb7a4d9}{UART\_BDH\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga727c0ef3199f627c85fc740265d5134d}{UART\_BDH\_SBNS\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Length))) \(\backslash\)
  )
\end{DoxyCode}


Sets the number of stop bits. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Length} & Stop bit length. This parameter is of \char`\"{}\+Stop bit lengths\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DH, U\+A\+R\+T1\+\_\+\+B\+DH, U\+A\+R\+T2\+\_\+\+B\+DH, U\+A\+R\+T3\+\_\+\+B\+DH, U\+A\+R\+T4\+\_\+\+B\+DH, U\+A\+R\+T5\+\_\+\+B\+DH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a09a1a86452ebe5645300fac22bbd75ee}{UART\_PDD\_SetStopBitLength}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_aa3ba2b82a3c9d7e3690f2e63f00dea86}{UART\_PDD\_STOP\_BIT\_LEN\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a71406f48c5bd1b21ea44481b6431128a}\label{_u_a_r_t___p_d_d_8h_a71406f48c5bd1b21ea44481b6431128a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Narrow\+Pulse@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Narrow\+Pulse}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Narrow\+Pulse@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Narrow\+Pulse}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Narrow\+Pulse}{UART\_PDD\_SetTransmitterNarrowPulse}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Narrow\+Pulse(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Pulse }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IR\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_IR\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_IR\_TNP\_MASK))) | ( \(\backslash\)
      (uint8\_t)(Pulse))) \(\backslash\)
  )
\end{DoxyCode}


Sets a transmitter narrow pulse. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Pulse} & narrow pulse. This parameter is of \char`\"{}\+Parity types\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+IR, U\+A\+R\+T1\+\_\+\+IR, U\+A\+R\+T2\+\_\+\+IR, U\+A\+R\+T3\+\_\+\+IR, U\+A\+R\+T4\+\_\+\+IR, U\+A\+R\+T5\+\_\+\+IR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a71406f48c5bd1b21ea44481b6431128a}{UART\_PDD\_SetTransmitterNarrowPulse}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a721c0b9343c94d5b2a6322f99e2e0faa}{UART\_PDD\_TX\_NARROW\_PULSE\_3\_DIV\_16});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_afd1cda7608c057406613d1da91b2fb6a}\label{_u_a_r_t___p_d_d_8h_afd1cda7608c057406613d1da91b2fb6a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Request\+To\+Send\+Polarity@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Request\+To\+Send\+Polarity}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Request\+To\+Send\+Polarity@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Request\+To\+Send\+Polarity}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Request\+To\+Send\+Polarity}{UART\_PDD\_SetTransmitterRequestToSendPolarity}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Transmitter\+Request\+To\+Send\+Polarity(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Polarity }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MODEM\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(UART\_MODEM\_REG(PeripheralBase) & (uint8\_t)(~(uint8\_t)UART\_MODEM\_TXRTSPOL\_MASK))) | ( \(\backslash\)
      (uint8\_t)(Polarity))) \(\backslash\)
  )
\end{DoxyCode}


Sets the polarity of the transmitter R\+TS. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Polarity} & Request-\/to-\/send transmitter polarity. This parameter is of \char`\"{}\+Request-\/to-\/send transmitter polarity constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T1\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T2\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T3\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T4\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T5\+\_\+\+M\+O\+D\+EM (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_afd1cda7608c057406613d1da91b2fb6a}{UART\_PDD\_SetTransmitterRequestToSendPolarity}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_aac6a04a7bf62a368501727479456e4a7}{UART\_PDD\_RTS\_ACTIVE\_LOW});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5ed0e810c7075fc7c906965f6d174864}\label{_u_a_r_t___p_d_d_8h_a5ed0e810c7075fc7c906965f6d174864}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction}{UART\_PDD\_SetTxPinDataDirection}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Direction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga9a97319347f88dbd676dfa0c5b2bedae}{UART\_C3\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_gae9909f5ed584e6647deec86775f025e7}{UART\_C3\_TXDIR\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Direction))) \(\backslash\)
  )
\end{DoxyCode}


Sets the transmitter pin data direction in single-\/wire mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Direction} & Transmitter pin data direction value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Transmitter pin
       data direction (in single-\/wire mode) constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T1\+\_\+\+C3, U\+A\+R\+T2\+\_\+\+C3, U\+A\+R\+T3\+\_\+\+C3, U\+A\+R\+T4\+\_\+\+C3, U\+A\+R\+T5\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a5ed0e810c7075fc7c906965f6d174864}{UART\_PDD\_SetTxPinDataDirection}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_a9248c91aa64176d6708a4c02d6b5cd5f}{UART\_PDD\_TX\_PIN\_IS\_AN\_INPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac35c97c7c8f6b07a607eca12da0f60fe}\label{_u_a_r_t___p_d_d_8h_ac35c97c7c8f6b07a607eca12da0f60fe}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition}{UART\_PDD\_SetWakeupCondition}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Condition }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t___register___accessor___macros_ga10f9aabe3d0f670422c5342bebc3f3e2}{UART\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t___register___masks_ga84ef48b565c1e3526a3c392b8ce9cf83}{UART\_C1\_WAKE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Condition))) \(\backslash\)
  )
\end{DoxyCode}


Sets the wake-\/up condition. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Condition} & Wake-\/up condition. This parameter is of \char`\"{}\+Wake-\/up condition
       constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T1\+\_\+\+C1, U\+A\+R\+T2\+\_\+\+C1, U\+A\+R\+T3\+\_\+\+C1, U\+A\+R\+T4\+\_\+\+C1, U\+A\+R\+T5\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac35c97c7c8f6b07a607eca12da0f60fe}{UART\_PDD\_SetWakeupCondition}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t___p_d_d_8h_ac162d9f964af9a7a30a125bd5cda88b1}{UART\_PDD\_BY\_IDLE\_LINE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa3ba2b82a3c9d7e3690f2e63f00dea86}\label{_u_a_r_t___p_d_d_8h_aa3ba2b82a3c9d7e3690f2e63f00dea86}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1}{UART\_PDD\_STOP\_BIT\_LEN\_1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1~0U}

One stop bit. \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a980ad07ff32c4695b3f33ad94f1c2457}\label{_u_a_r_t___p_d_d_8h_a980ad07ff32c4695b3f33ad94f1c2457}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2}{UART\_PDD\_STOP\_BIT\_LEN\_2}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2~0x20U}

Two stop bits. \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a62f519af56697f3a183d633080f30b2a}\label{_u_a_r_t___p_d_d_8h_a62f519af56697f3a183d633080f30b2a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}{UART\_PDD\_TX\_DATA\_EMPTY\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_gaa7d30e83d1a7d0a544393186508a667e}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK}}

Transmitter F\+I\+FO word count is at or below watermark \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a675e4012e5a2ba11c80984b0e0fdaa01}\label{_u_a_r_t___p_d_d_8h_a675e4012e5a2ba11c80984b0e0fdaa01}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}{UART\_PDD\_TX\_FIFO\_EMPTY\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+T\+X\+E\+M\+P\+T\+\_\+\+M\+A\+SK}

Transmit buffer/\+F\+I\+FO empty mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5920458d1ae54653f42695b7c8517fe6}\label{_u_a_r_t___p_d_d_8h_a5920458d1ae54653f42695b7c8517fe6}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE}{UART\_PDD\_TX\_FIFO\_ENABLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+E\+N\+A\+B\+LE~U\+A\+R\+T\+\_\+\+P\+F\+I\+F\+O\+\_\+\+T\+X\+F\+E\+\_\+\+M\+A\+SK}

Transmitter F\+I\+FO enable mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a938595e8f3e45470acdab1bcf8035b07}\label{_u_a_r_t___p_d_d_8h_a938595e8f3e45470acdab1bcf8035b07}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH}{UART\_PDD\_TX\_FIFO\_FLUSH}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+L\+U\+SH~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+T\+X\+F\+L\+U\+S\+H\+\_\+\+M\+A\+SK}

Transmitter F\+I\+FO flush command mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af8d525d1d6af16c409cc1bb1fde70197}\label{_u_a_r_t___p_d_d_8h_af8d525d1d6af16c409cc1bb1fde70197}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG}{UART\_PDD\_TX\_FIFO\_OVERFLOW\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+F\+L\+AG~U\+A\+R\+T\+\_\+\+S\+F\+I\+F\+O\+\_\+\+T\+X\+O\+F\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO overflow flag mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a6c8288e9945c1f07d7545c973068db34}\label{_u_a_r_t___p_d_d_8h_a6c8288e9945c1f07d7545c973068db34}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT}{UART\_PDD\_TX\_FIFO\_OVERFLOW\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+I\+NT~U\+A\+R\+T\+\_\+\+C\+F\+I\+F\+O\+\_\+\+T\+X\+O\+F\+E\+\_\+\+M\+A\+SK}

Transmit F\+I\+FO overflow interrupt mask \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a60d2b6496650a1fe77360d85903e831d}\label{_u_a_r_t___p_d_d_8h_a60d2b6496650a1fe77360d85903e831d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1}{UART\_PDD\_TX\_FIFO\_SIZE\_1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+1~0U}

Transmit F\+I\+F\+O/\+Buffer depth = 1 dataword \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a7311b00582d52d255ffebb7624cb7033}\label{_u_a_r_t___p_d_d_8h_a7311b00582d52d255ffebb7624cb7033}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128}{UART\_PDD\_TX\_FIFO\_SIZE\_128}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+128~0x60U}

Transmit F\+I\+F\+O/\+Buffer depth = 128 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a23935e4eba6a9e711d48f05e993116ae}\label{_u_a_r_t___p_d_d_8h_a23935e4eba6a9e711d48f05e993116ae}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16}{UART\_PDD\_TX\_FIFO\_SIZE\_16}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+16~0x30U}

Transmit F\+I\+F\+O/\+Buffer depth = 16 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a93ec43ae1bd19b6de652f8a0e117f97a}\label{_u_a_r_t___p_d_d_8h_a93ec43ae1bd19b6de652f8a0e117f97a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32}{UART\_PDD\_TX\_FIFO\_SIZE\_32}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+32~0x40U}

Transmit F\+I\+F\+O/\+Buffer depth = 32 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_afdcfc006f3efc4e5d38e8e7336cf850a}\label{_u_a_r_t___p_d_d_8h_afdcfc006f3efc4e5d38e8e7336cf850a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4}{UART\_PDD\_TX\_FIFO\_SIZE\_4}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+4~0x10U}

Transmit F\+I\+F\+O/\+Buffer depth = 4 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a2e6c84ad6cc45a8efc01950961e4900f}\label{_u_a_r_t___p_d_d_8h_a2e6c84ad6cc45a8efc01950961e4900f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64}{UART\_PDD\_TX\_FIFO\_SIZE\_64}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+64~0x50U}

Transmit F\+I\+F\+O/\+Buffer depth = 64 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a17a28aee829afa0b3bef5bd81769e7a5}\label{_u_a_r_t___p_d_d_8h_a17a28aee829afa0b3bef5bd81769e7a5}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8}{UART\_PDD\_TX\_FIFO\_SIZE\_8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+Z\+E\+\_\+8~0x20U}

Transmit F\+I\+F\+O/\+Buffer depth = 8 datawords \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_acda63e5f3473e2b0034d648efa0221e3}\label{_u_a_r_t___p_d_d_8h_acda63e5f3473e2b0034d648efa0221e3}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}{UART\_PDD\_TX\_IDLE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t___register___masks_ga8a78686c3c82eeb352b85f0699361558}{U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+M\+A\+SK}}

No transmission in progress (transmission activity complete) \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a6dca521e5511b32caea06ca80e477e7c}\label{_u_a_r_t___p_d_d_8h_a6dca521e5511b32caea06ca80e477e7c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+16@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+16}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+16@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+16}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+16}{UART\_PDD\_TX\_NARROW\_PULSE\_1\_DIV\_16}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+16~0x1U}

1/16 narrow pulse \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab9d41e76bc3691020265c119c69ab4c7}\label{_u_a_r_t___p_d_d_8h_ab9d41e76bc3691020265c119c69ab4c7}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+32@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+32}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+32@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+32}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+32}{UART\_PDD\_TX\_NARROW\_PULSE\_1\_DIV\_32}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+32~0x2U}

1/32 narrow pulse \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab352f9f2ff6442ef8334a189d6c2c92b}\label{_u_a_r_t___p_d_d_8h_ab352f9f2ff6442ef8334a189d6c2c92b}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+4@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+4}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+4@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+4}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+4}{UART\_PDD\_TX\_NARROW\_PULSE\_1\_DIV\_4}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+1\+\_\+\+D\+I\+V\+\_\+4~0x3U}

1/4 narrow pulse \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a721c0b9343c94d5b2a6322f99e2e0faa}\label{_u_a_r_t___p_d_d_8h_a721c0b9343c94d5b2a6322f99e2e0faa}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+3\+\_\+\+D\+I\+V\+\_\+16@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+3\+\_\+\+D\+I\+V\+\_\+16}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+3\+\_\+\+D\+I\+V\+\_\+16@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+3\+\_\+\+D\+I\+V\+\_\+16}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+3\+\_\+\+D\+I\+V\+\_\+16}{UART\_PDD\_TX\_NARROW\_PULSE\_3\_DIV\_16}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+P\+U\+L\+S\+E\+\_\+3\+\_\+\+D\+I\+V\+\_\+16~0U}

3/16 narrow pulse \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9248c91aa64176d6708a4c02d6b5cd5f}\label{_u_a_r_t___p_d_d_8h_a9248c91aa64176d6708a4c02d6b5cd5f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT}{UART\_PDD\_TX\_PIN\_IS\_AN\_INPUT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT~0U}

TxD pin is an input in single wire mode \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a2c817c2e0dfde8db5a80d7b9f41efa5c}\label{_u_a_r_t___p_d_d_8h_a2c817c2e0dfde8db5a80d7b9f41efa5c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT}{UART\_PDD\_TX\_PIN\_IS\_AN\_OUTPUT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT~0x20U}

TxD pin is an output in single wire mode \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a7f7326466178ba124acf751e5746de67}\label{_u_a_r_t___p_d_d_8h_a7f7326466178ba124acf751e5746de67}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10}{UART\_PDD\_WIDTH\_10}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10~0x2U}

10-\/bit communication (10th bit can be used only as parity bit) \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad731ba40c066c5130c7dcfe883b1faae}\label{_u_a_r_t___p_d_d_8h_ad731ba40c066c5130c7dcfe883b1faae}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8}{UART\_PDD\_WIDTH\_8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8~0U}

8-\/bit communication \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a183f852ffda8d77a07ef854ba578ddb1}\label{_u_a_r_t___p_d_d_8h_a183f852ffda8d77a07ef854ba578ddb1}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9}{UART\_PDD\_WIDTH\_9}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9~0x1U}

9-\/bit communication \mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac0ae24c6d6e8a50b9487e21051aa7d90}\label{_u_a_r_t___p_d_d_8h_ac0ae24c6d6e8a50b9487e21051aa7d90}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Control\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Control\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Control\+Reg}{UART\_PDD\_Write7816ControlReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the 7816 control register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C7816, U\+A\+R\+T1\+\_\+\+C7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac0ae24c6d6e8a50b9487e21051aa7d90}{UART\_PDD\_Write7816ControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ab94be8b3bbe84d358604e3bbf6a4f975}\label{_u_a_r_t___p_d_d_8h_ab94be8b3bbe84d358604e3bbf6a4f975}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Error\+Threshold\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Error\+Threshold\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Error\+Threshold\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Error\+Threshold\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Error\+Threshold\+Reg}{UART\_PDD\_Write7816ErrorThresholdReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Error\+Threshold\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_ET7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 error threshold register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the 7816 error threshold register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+E\+T7816, U\+A\+R\+T1\+\_\+\+E\+T7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ab94be8b3bbe84d358604e3bbf6a4f975}{UART\_PDD\_Write7816ErrorThresholdReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a490a698ee1558531a0e49c251583d15d}\label{_u_a_r_t___p_d_d_8h_a490a698ee1558531a0e49c251583d15d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Enable\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Enable\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Enable\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Enable\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Enable\+Reg}{UART\_PDD\_Write7816InterruptEnableReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IE7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 interrupt enable register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the 7816 interrupt enable register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+I\+E7816, U\+A\+R\+T1\+\_\+\+I\+E7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a490a698ee1558531a0e49c251583d15d}{UART\_PDD\_Write7816InterruptEnableReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a3f967742e1a068d74954572c9e18be2f}\label{_u_a_r_t___p_d_d_8h_a3f967742e1a068d74954572c9e18be2f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Status\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Status\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Status\+Reg}{UART\_PDD\_Write7816InterruptStatusReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Interrupt\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IS7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 interrupt status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the 7816 interrupt status register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+I\+S7816, U\+A\+R\+T1\+\_\+\+I\+S7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a3f967742e1a068d74954572c9e18be2f}{UART\_PDD\_Write7816InterruptStatusReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_abb6ccce38ef623cafe0e4a6c7ed51dcf}\label{_u_a_r_t___p_d_d_8h_abb6ccce38ef623cafe0e4a6c7ed51dcf}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Transmit\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Transmit\+Length\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Transmit\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Transmit\+Length\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Transmit\+Length\+Reg}{UART\_PDD\_Write7816TransmitLengthReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Transmit\+Length\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_TL7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 transmit length register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the transmit error length register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+T\+L7816, U\+A\+R\+T1\+\_\+\+T\+L7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_abb6ccce38ef623cafe0e4a6c7ed51dcf}{UART\_PDD\_Write7816TransmitLengthReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a2ce230998762d54408e880e26686233c}\label{_u_a_r_t___p_d_d_8h_a2ce230998762d54408e880e26686233c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Fd\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Fd\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Fd\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Fd\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Fd\+Reg}{UART\_PDD\_Write7816WaitFdReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Fd\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WF7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 wait FD register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the 7816 wait FD register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+F7816, U\+A\+R\+T1\+\_\+\+W\+F7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a2ce230998762d54408e880e26686233c}{UART\_PDD\_Write7816WaitFdReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a16c40e21f31e0354a0e89e5d8df4aa7c}\label{_u_a_r_t___p_d_d_8h_a16c40e21f31e0354a0e89e5d8df4aa7c}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+N\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+N\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+N\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+N\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+N\+Reg}{UART\_PDD\_Write7816WaitNReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+N\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WN7816\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 wait N register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the 7816 wait N register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+N7816, U\+A\+R\+T1\+\_\+\+W\+N7816 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a16c40e21f31e0354a0e89e5d8df4aa7c}{UART\_PDD\_Write7816WaitNReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac58ac87f98a743a8c53fc3d3b1a80dc8}\label{_u_a_r_t___p_d_d_8h_ac58ac87f98a743a8c53fc3d3b1a80dc8}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Parameter\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Parameter\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Parameter\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Parameter\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Parameter\+Reg}{UART\_PDD\_Write7816WaitParameterReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Parameter\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WP7816T1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 wait parameter register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the 7816 wait parameter register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+P7816\+T1, U\+A\+R\+T1\+\_\+\+W\+P7816\+T1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac58ac87f98a743a8c53fc3d3b1a80dc8}{UART\_PDD\_Write7816WaitParameterReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae72fa2bb5c681c99279a1c8e4acf8269}\label{_u_a_r_t___p_d_d_8h_ae72fa2bb5c681c99279a1c8e4acf8269}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Timer\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Timer\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Timer\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Timer\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Timer\+Reg}{UART\_PDD\_Write7816WaitTimerReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write7816\+Wait\+Timer\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WP7816T0\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into 7816 wait timer interrupt register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the 7816 wait timer interrupt register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+W\+P7816\+T0, U\+A\+R\+T1\+\_\+\+W\+P7816\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ae72fa2bb5c681c99279a1c8e4acf8269}{UART\_PDD\_Write7816WaitTimerReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ada40fe5e1e37e86a6fef9599fdc35735}\label{_u_a_r_t___p_d_d_8h_ada40fe5e1e37e86a6fef9599fdc35735}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg}{UART\_PDD\_WriteBaudRateHighReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_BDH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into baud rate high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the baud rate high register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DH, U\+A\+R\+T1\+\_\+\+B\+DH, U\+A\+R\+T2\+\_\+\+B\+DH, U\+A\+R\+T3\+\_\+\+B\+DH, U\+A\+R\+T4\+\_\+\+B\+DH, U\+A\+R\+T5\+\_\+\+B\+DH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ada40fe5e1e37e86a6fef9599fdc35735}{UART\_PDD\_WriteBaudRateHighReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a47d644751ff3d7438529b0f697ff89fa}\label{_u_a_r_t___p_d_d_8h_a47d644751ff3d7438529b0f697ff89fa}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg}{UART\_PDD\_WriteBaudRateLowReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_BDL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into baud rate low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the baud rate low register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DL, U\+A\+R\+T1\+\_\+\+B\+DL, U\+A\+R\+T2\+\_\+\+B\+DL, U\+A\+R\+T3\+\_\+\+B\+DL, U\+A\+R\+T4\+\_\+\+B\+DL, U\+A\+R\+T5\+\_\+\+B\+DL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a47d644751ff3d7438529b0f697ff89fa}{UART\_PDD\_WriteBaudRateLowReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a925ca20ca2c835d724f5274ca7a79b5d}\label{_u_a_r_t___p_d_d_8h_a925ca20ca2c835d724f5274ca7a79b5d}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Collision\+Pulse\+Width\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Collision\+Pulse\+Width\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Collision\+Pulse\+Width\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Collision\+Pulse\+Width\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Collision\+Pulse\+Width\+Reg}{UART\_PDD\_WriteCea7091bCollisionPulseWidthReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Collision\+Pulse\+Width\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CPW\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B collision pulse width register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B collision pulse width register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+PW. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a925ca20ca2c835d724f5274ca7a79b5d}{UART\_PDD\_WriteCea7091bCollisionPulseWidthReg}(<peripheral>
      \_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a5f975709136877a958c59334a0b5785a}\label{_u_a_r_t___p_d_d_8h_a5f975709136877a958c59334a0b5785a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Control\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Control\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Control\+Reg}{UART\_PDD\_WriteCea7091bControlReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C6\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B control register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a5f975709136877a958c59334a0b5785a}{UART\_PDD\_WriteCea7091bControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ad789e9bb180c8c7127d8e1b333d72467}\label{_u_a_r_t___p_d_d_8h_ad789e9bb180c8c7127d8e1b333d72467}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Interrupt\+Enable\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Interrupt\+Enable\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Interrupt\+Enable\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Interrupt\+Enable\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Interrupt\+Enable\+Reg}{UART\_PDD\_WriteCea7091bInterruptEnableReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Interrupt\+Enable\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IE\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B interrupt enable register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B interrupt enable register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+IE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ad789e9bb180c8c7127d8e1b333d72467}{UART\_PDD\_WriteCea7091bInterruptEnableReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a23b0ce11df81e2378bfb3168d32d75df}\label{_u_a_r_t___p_d_d_8h_a23b0ce11df81e2378bfb3168d32d75df}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg}{UART\_PDD\_WriteCea7091bPacketCycleTimeCounterHighReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PCTH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B packet cycle time counter high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B packet cycle time counter high register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+C\+TH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a23b0ce11df81e2378bfb3168d32d75df}{UART\_PDD\_WriteCea7091bPacketCycleTimeCounterHighReg}(<
      peripheral>\_BASE\_PTR,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_af727cb3548ff270c244f47044e6bfaa1}\label{_u_a_r_t___p_d_d_8h_af727cb3548ff270c244f47044e6bfaa1}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg}{UART\_PDD\_WriteCea7091bPacketCycleTimeCounterLowReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Packet\+Cycle\+Time\+Counter\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PCTL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B packet cycle time counter low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B packet cycle time counter low register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+C\+TL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_af727cb3548ff270c244f47044e6bfaa1}{UART\_PDD\_WriteCea7091bPacketCycleTimeCounterLowReg}(<
      peripheral>\_BASE\_PTR,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac8c3fc8ec96c4428d0f2a347b98f5a8a}\label{_u_a_r_t___p_d_d_8h_ac8c3fc8ec96c4428d0f2a347b98f5a8a}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Preamble\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Preamble\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Preamble\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Preamble\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Preamble\+Reg}{UART\_PDD\_WriteCea7091bPreambleReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Preamble\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PRE\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B preamble register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B preamble register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+RE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac8c3fc8ec96c4428d0f2a347b98f5a8a}{UART\_PDD\_WriteCea7091bPreambleReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9d562a8a13631ff7d9e5b475962ea75f}\label{_u_a_r_t___p_d_d_8h_a9d562a8a13631ff7d9e5b475962ea75f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg}{UART\_PDD\_WriteCea7091bSecondaryDelayTimerHighReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_SDTH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B secondary delay timer high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B secondary delay timer high register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S\+D\+TH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a9d562a8a13631ff7d9e5b475962ea75f}{UART\_PDD\_WriteCea7091bSecondaryDelayTimerHighReg}(<
      peripheral>\_BASE\_PTR,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aca9a7dba3ef597b55358979398a57196}\label{_u_a_r_t___p_d_d_8h_aca9a7dba3ef597b55358979398a57196}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg}{UART\_PDD\_WriteCea7091bSecondaryDelayTimerLowReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Secondary\+Delay\+Timer\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_SDTL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B secondary delay timer low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B secondary delay timer low register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S\+D\+TL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aca9a7dba3ef597b55358979398a57196}{UART\_PDD\_WriteCea7091bSecondaryDelayTimerLowReg}(<peripheral>
      \_BASE\_PTR,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac6e04222d10bc412e81703313ff70949}\label{_u_a_r_t___p_d_d_8h_ac6e04222d10bc412e81703313ff70949}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg0@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg0}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg0@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg0}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg0}{UART\_PDD\_WriteCea7091bStatusReg0}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B status register 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B status register 0. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_ac6e04222d10bc412e81703313ff70949}{UART\_PDD\_WriteCea7091bStatusReg0}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a06ea0fb424c8f23a6214ef5231dfaa1e}\label{_u_a_r_t___p_d_d_8h_a06ea0fb424c8f23a6214ef5231dfaa1e}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg1}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg1@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg1}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg1}{UART\_PDD\_WriteCea7091bStatusReg1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Status\+Reg1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B status register 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B status register 1. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t___p_d_d_8h_a06ea0fb424c8f23a6214ef5231dfaa1e}{UART\_PDD\_WriteCea7091bStatusReg1}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a7fa85ac7dc2509c0c0226f5175fde063}\label{_u_a_r_t___p_d_d_8h_a7fa85ac7dc2509c0c0226f5175fde063}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Tx\+Packet\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Tx\+Packet\+Length\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Tx\+Packet\+Length\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Tx\+Packet\+Length\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Tx\+Packet\+Length\+Reg}{UART\_PDD\_WriteCea7091bTxPacketLengthReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+Tx\+Packet\+Length\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_TPL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B transmit packet length register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B transmit packet length register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+T\+PL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a7fa85ac7dc2509c0c0226f5175fde063}{UART\_PDD\_WriteCea7091bTxPacketLengthReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aba8dc73d13549b93ad2fe3d3eb2978f0}\label{_u_a_r_t___p_d_d_8h_aba8dc73d13549b93ad2fe3d3eb2978f0}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+W\+Base\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+W\+Base\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+W\+Base\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+W\+Base\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+W\+Base\+Reg}{UART\_PDD\_WriteCea7091bWBaseReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Cea7091b\+W\+Base\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_WB\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into C\+E\+A709.\+1-\/B W\+Base register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the C\+E\+A709.\+1-\/B W\+Base register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+WB. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aba8dc73d13549b93ad2fe3d3eb2978f0}{UART\_PDD\_WriteCea7091bWBaseReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_adbea18a41db3a8a049aa657906e4dd20}\label{_u_a_r_t___p_d_d_8h_adbea18a41db3a8a049aa657906e4dd20}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}{UART\_PDD\_WriteControl1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 1 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T1\+\_\+\+C1, U\+A\+R\+T2\+\_\+\+C1, U\+A\+R\+T3\+\_\+\+C1, U\+A\+R\+T4\+\_\+\+C1, U\+A\+R\+T5\+\_\+\+C1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_adbea18a41db3a8a049aa657906e4dd20}{UART\_PDD\_WriteControl1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a47a56ed91113c0d08b23054e48df0325}\label{_u_a_r_t___p_d_d_8h_a47a56ed91113c0d08b23054e48df0325}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}{UART\_PDD\_WriteControl2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T1\+\_\+\+C2, U\+A\+R\+T2\+\_\+\+C2, U\+A\+R\+T3\+\_\+\+C2, U\+A\+R\+T4\+\_\+\+C2, U\+A\+R\+T5\+\_\+\+C2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a47a56ed91113c0d08b23054e48df0325}{UART\_PDD\_WriteControl2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a47be8528dca72bf6f58d7a3ba26e0acc}\label{_u_a_r_t___p_d_d_8h_a47be8528dca72bf6f58d7a3ba26e0acc}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}{UART\_PDD\_WriteControl3Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 3 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T1\+\_\+\+C3, U\+A\+R\+T2\+\_\+\+C3, U\+A\+R\+T3\+\_\+\+C3, U\+A\+R\+T4\+\_\+\+C3, U\+A\+R\+T5\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a47be8528dca72bf6f58d7a3ba26e0acc}{UART\_PDD\_WriteControl3Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a97fe3774dafeb1c0974ff22230107d65}\label{_u_a_r_t___p_d_d_8h_a97fe3774dafeb1c0974ff22230107d65}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}{UART\_PDD\_WriteControl4Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into control 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 4 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4, U\+A\+R\+T1\+\_\+\+C4, U\+A\+R\+T2\+\_\+\+C4, U\+A\+R\+T3\+\_\+\+C4, U\+A\+R\+T4\+\_\+\+C4, U\+A\+R\+T5\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a97fe3774dafeb1c0974ff22230107d65}{UART\_PDD\_WriteControl4Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_acf4750ee204c75cb1fd9219b6b9e8453}\label{_u_a_r_t___p_d_d_8h_acf4750ee204c75cb1fd9219b6b9e8453}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}{UART\_PDD\_WriteControl5Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into control 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 5 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5, U\+A\+R\+T1\+\_\+\+C5, U\+A\+R\+T2\+\_\+\+C5, U\+A\+R\+T3\+\_\+\+C5, U\+A\+R\+T4\+\_\+\+C5, U\+A\+R\+T5\+\_\+\+C5 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_acf4750ee204c75cb1fd9219b6b9e8453}{UART\_PDD\_WriteControl5Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a6d19dd2024570b34819e5293b81b4400}\label{_u_a_r_t___p_d_d_8h_a6d19dd2024570b34819e5293b81b4400}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}{UART\_PDD\_WriteDataReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_D\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the data register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+D, U\+A\+R\+T1\+\_\+D, U\+A\+R\+T2\+\_\+D, U\+A\+R\+T3\+\_\+D, U\+A\+R\+T4\+\_\+D, U\+A\+R\+T5\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a6d19dd2024570b34819e5293b81b4400}{UART\_PDD\_WriteDataReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa8847c099e6520d555a8ffb91b9818e2}\label{_u_a_r_t___p_d_d_8h_aa8847c099e6520d555a8ffb91b9818e2}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Control\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Control\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Control\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Control\+Reg}{UART\_PDD\_WriteFifoControlReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CFIFO\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into F\+I\+FO control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the F\+I\+FO control register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aa8847c099e6520d555a8ffb91b9818e2}{UART\_PDD\_WriteFifoControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ac1dffa375a744339e923759bc341f42f}\label{_u_a_r_t___p_d_d_8h_ac1dffa375a744339e923759bc341f42f}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Parameters\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Parameters\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Parameters\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Parameters\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Parameters\+Reg}{UART\_PDD\_WriteFifoParametersReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Parameters\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_PFIFO\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into F\+I\+FO parameters register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the F\+I\+FO parameters register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+P\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+P\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ac1dffa375a744339e923759bc341f42f}{UART\_PDD\_WriteFifoParametersReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a86b18ecb733a09326cd99069e7b99aec}\label{_u_a_r_t___p_d_d_8h_a86b18ecb733a09326cd99069e7b99aec}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Status\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Status\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Status\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Status\+Reg}{UART\_PDD\_WriteFifoStatusReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Fifo\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_CFIFO\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into F\+I\+FO status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the F\+I\+FO status register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+C\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+C\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a86b18ecb733a09326cd99069e7b99aec}{UART\_PDD\_WriteFifoStatusReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a1206263f8b4837c8e1422b54e4178b53}\label{_u_a_r_t___p_d_d_8h_a1206263f8b4837c8e1422b54e4178b53}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Infrared\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Infrared\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Infrared\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Infrared\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Infrared\+Reg}{UART\_PDD\_WriteInfraredReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Infrared\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_IR\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into infrared register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the infrared register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+IR, U\+A\+R\+T1\+\_\+\+IR, U\+A\+R\+T2\+\_\+\+IR, U\+A\+R\+T3\+\_\+\+IR, U\+A\+R\+T4\+\_\+\+IR, U\+A\+R\+T5\+\_\+\+IR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a1206263f8b4837c8e1422b54e4178b53}{UART\_PDD\_WriteInfraredReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a67eb0e5991fa221e8548039138361a0e}\label{_u_a_r_t___p_d_d_8h_a67eb0e5991fa221e8548039138361a0e}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg}{UART\_PDD\_WriteMatchAddress1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MA1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into match address 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the match address 1 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A1, U\+A\+R\+T1\+\_\+\+M\+A1, U\+A\+R\+T2\+\_\+\+M\+A1, U\+A\+R\+T3\+\_\+\+M\+A1, U\+A\+R\+T4\+\_\+\+M\+A1, U\+A\+R\+T5\+\_\+\+M\+A1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a67eb0e5991fa221e8548039138361a0e}{UART\_PDD\_WriteMatchAddress1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_ae55e82bb51034758439cbc6d78f17cc2}\label{_u_a_r_t___p_d_d_8h_ae55e82bb51034758439cbc6d78f17cc2}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg}{UART\_PDD\_WriteMatchAddress2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MA2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into match address 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the match address 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A2, U\+A\+R\+T1\+\_\+\+M\+A2, U\+A\+R\+T2\+\_\+\+M\+A2, U\+A\+R\+T3\+\_\+\+M\+A2, U\+A\+R\+T4\+\_\+\+M\+A2, U\+A\+R\+T5\+\_\+\+M\+A2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_ae55e82bb51034758439cbc6d78f17cc2}{UART\_PDD\_WriteMatchAddress2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a835f9d91bbcbb731e8cce31c41e84bef}\label{_u_a_r_t___p_d_d_8h_a835f9d91bbcbb731e8cce31c41e84bef}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Modem\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Modem\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Modem\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Modem\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Modem\+Reg}{UART\_PDD\_WriteModemReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Modem\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_MODEM\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into modem register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the modem register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T1\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T2\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T3\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T4\+\_\+\+M\+O\+D\+EM, U\+A\+R\+T5\+\_\+\+M\+O\+D\+EM (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a835f9d91bbcbb731e8cce31c41e84bef}{UART\_PDD\_WriteModemReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a9d7d493db0615e4674d899c5aa5e89d3}\label{_u_a_r_t___p_d_d_8h_a9d7d493db0615e4674d899c5aa5e89d3}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Rx\+Fifo\+Watermark\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Rx\+Fifo\+Watermark\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Rx\+Fifo\+Watermark\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Rx\+Fifo\+Watermark\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Rx\+Fifo\+Watermark\+Reg}{UART\_PDD\_WriteRxFifoWatermarkReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Rx\+Fifo\+Watermark\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_RWFIFO\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into F\+I\+FO receive watermark register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the F\+I\+FO receive watermark register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+R\+W\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+R\+W\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a9d7d493db0615e4674d899c5aa5e89d3}{UART\_PDD\_WriteRxFifoWatermarkReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a79bb888bc03dca84c96e07cebe6e7bb5}\label{_u_a_r_t___p_d_d_8h_a79bb888bc03dca84c96e07cebe6e7bb5}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg}{UART\_PDD\_WriteStatus1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into status 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the status 1 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1, U\+A\+R\+T1\+\_\+\+S1, U\+A\+R\+T2\+\_\+\+S1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a79bb888bc03dca84c96e07cebe6e7bb5}{UART\_PDD\_WriteStatus1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_aa04bfba9398e1bfcc022afa4152a9cb8}\label{_u_a_r_t___p_d_d_8h_aa04bfba9398e1bfcc022afa4152a9cb8}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg}{UART\_PDD\_WriteStatus2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the status 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2, U\+A\+R\+T1\+\_\+\+S2, U\+A\+R\+T2\+\_\+\+S2, U\+A\+R\+T3\+\_\+\+S2, U\+A\+R\+T4\+\_\+\+S2, U\+A\+R\+T5\+\_\+\+S2 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_aa04bfba9398e1bfcc022afa4152a9cb8}{UART\_PDD\_WriteStatus2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t___p_d_d_8h_a6258940d14e445d2a932088bff1f0a57}\label{_u_a_r_t___p_d_d_8h_a6258940d14e445d2a932088bff1f0a57}} 
\index{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Tx\+Fifo\+Watermark\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Tx\+Fifo\+Watermark\+Reg}}
\index{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Tx\+Fifo\+Watermark\+Reg@{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Tx\+Fifo\+Watermark\+Reg}!U\+A\+R\+T\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Tx\+Fifo\+Watermark\+Reg}{UART\_PDD\_WriteTxFifoWatermarkReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+P\+D\+D\+\_\+\+Write\+Tx\+Fifo\+Watermark\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART\_TWFIFO\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into F\+I\+FO transmit watermark register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the F\+I\+FO transmit watermark register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T1\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T2\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T3\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T4\+\_\+\+T\+W\+F\+I\+FO, U\+A\+R\+T5\+\_\+\+T\+W\+F\+I\+FO (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t___p_d_d_8h_a6258940d14e445d2a932088bff1f0a57}{UART\_PDD\_WriteTxFifoWatermarkReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
