// Seed: 3613204811
module module_0 #(
    parameter id_13 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_13 = 1;
  tri1 [!  1 : id_13] id_14 = (-1);
  supply1 [{  id_13  , "" } : 1] id_15 = -1, id_16 = id_15 - -1;
  assign (highz1, weak0) id_7 = id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd89,
    parameter id_3  = 32'd72,
    parameter id_4  = 32'd8
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout reg id_8;
  input wire id_7;
  input wire id_6;
  output wor id_5;
  inout wire _id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0][-1 : -1] id_9, _id_10, id_11, id_12;
  wire [id_3 : id_4] id_13;
  parameter id_14 = -1;
  always id_8 <= id_4;
  parameter id_15 = id_14;
  module_0 modCall_1 (
      id_5,
      id_15,
      id_2,
      id_13,
      id_14,
      id_5,
      id_5,
      id_15,
      id_13,
      id_7,
      id_1,
      id_6
  );
  assign id_5 = 1'b0;
endmodule
