{
  "design": {
    "design_info": {
      "boundary_crc": "0x6B3AC2146B3AC214",
      "device": "xc7a100tcsg324-1",
      "name": "segment_e",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "xup_and2_0": "",
      "xup_or2_0": "",
      "xup_inv_0": "",
      "xup_inv_1": "",
      "xup_inv_2": "",
      "xup_inv_3": ""
    },
    "ports": {
      "D1": {
        "direction": "I"
      },
      "D0": {
        "direction": "I"
      },
      "D3": {
        "direction": "I"
      },
      "D2": {
        "direction": "I"
      },
      "S": {
        "direction": "O"
      }
    },
    "components": {
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "segment_e_xup_and2_0_0"
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:xup:xup_or2:1.0",
        "xci_name": "segment_e_xup_or2_0_0"
      },
      "xup_inv_0": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "segment_e_xup_inv_0_0"
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "segment_e_xup_inv_0_1"
      },
      "xup_inv_2": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "segment_e_xup_inv_0_2"
      },
      "xup_inv_3": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "segment_e_xup_inv_0_3"
      }
    },
    "nets": {
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or2_0/b"
        ]
      },
      "a_0_1": {
        "ports": [
          "D1",
          "xup_inv_1/a"
        ]
      },
      "a_1_1": {
        "ports": [
          "D0",
          "xup_inv_0/a",
          "xup_or2_0/a"
        ]
      },
      "a_2_1": {
        "ports": [
          "D3",
          "xup_inv_3/a"
        ]
      },
      "a_3_1": {
        "ports": [
          "D2",
          "xup_inv_2/a",
          "xup_and2_0/b"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "S"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_and2_0/a"
        ]
      }
    }
  }
}