00:39:03 INFO  : Registering command handlers for SDK TCF services
00:39:06 INFO  : Launching XSCT server: xsct -n -interactive /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.sdk/temp_xsdb_launch_script.tcl
00:39:12 INFO  : XSCT server has started successfully.
00:39:12 INFO  : Successfully done setting XSCT server connection channel  
00:39:30 INFO  : Successfully done setting SDK workspace  
00:39:30 INFO  : Processing command line option -hwspec /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.sdk/rocketchip_wrapper.hdf.
00:43:10 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.sdk/BOOT.bin
00:43:10 INFO  : Creating new bif file /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.sdk/output.bif
00:43:13 INFO  : Bootgen command execution is done.
00:53:06 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.sdk/BOOT.bin -w on
00:53:06 INFO  : Overwriting existing bif file /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.sdk/output.bif
00:53:08 INFO  : Bootgen command execution is done.
