#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb  2 06:08:04 2022
# Process ID: 1188414
# Current directory: /home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.runs/design_1_ps2if_0_0_synth_1
# Command line: vivado -log design_1_ps2if_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ps2if_0_0.tcl
# Log file: /home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.runs/design_1_ps2if_0_0_synth_1/design_1_ps2if_0_0.vds
# Journal file: /home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.runs/design_1_ps2if_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_ps2if_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/katio/script/github.com/onokatio/itf/COJT/COMMON_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cap_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/disp_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/draw_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/snd_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/katio/Xilinx-bin/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_ps2if_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1189063 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1661.973 ; gain = 150.719 ; free physical = 1827 ; free virtual = 23583
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ps2if_0_0' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ip/design_1_ps2if_0_0/synth/design_1_ps2if_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ps2if_v1_0' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/ps2if_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ps2if_v1_0_S00_AXI' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/ps2if_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MouseRefComp' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/MouseRefComp.vhd:52]
INFO: [Synth 8-3491] module 'mouse_controller' declared at '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:199' bound to instance 'MouseCtrlInst' of component 'mouse_controller' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/MouseRefComp.vhd:119]
INFO: [Synth 8-638] synthesizing module 'mouse_controller' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:227]
INFO: [Synth 8-226] default block is never used [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:366]
INFO: [Synth 8-226] default block is never used [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:396]
INFO: [Synth 8-226] default block is never used [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:442]
INFO: [Synth 8-226] default block is never used [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:472]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:375]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:439]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:451]
INFO: [Synth 8-256] done synthesizing module 'mouse_controller' (1#1) [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/mouse_controller.vhd:227]
INFO: [Synth 8-3491] module 'resolution_mouse_informer' declared at '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/resolution_mouse_informer.vhd:75' bound to instance 'ResMouseInfInst' of component 'resolution_mouse_informer' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/MouseRefComp.vhd:141]
INFO: [Synth 8-638] synthesizing module 'resolution_mouse_informer' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/resolution_mouse_informer.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'resolution_mouse_informer' (2#1) [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/resolution_mouse_informer.vhd:91]
INFO: [Synth 8-3491] module 'ps2interface' declared at '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/ps2interface.vhd:157' bound to instance 'Pss2Inst' of component 'ps2interface' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/MouseRefComp.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ps2interface' [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/ps2interface.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'ps2interface' (3#1) [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/ps2interface.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'MouseRefComp' (4#1) [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/MouseRefComp.vhd:52]
INFO: [Synth 8-6155] done synthesizing module 'ps2if_v1_0_S00_AXI' (5#1) [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/ps2if_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/katio/Xilinx-bin/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (6#1) [/home/katio/Xilinx-bin/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6155] done synthesizing module 'ps2if_v1_0' (7#1) [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ipshared/bd1d/hdl/ps2if_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps2if_0_0' (8#1) [/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.srcs/sources_1/bd/design_1/ip/design_1_ps2if_0_0/synth/design_1_ps2if_0_0.v:58]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ps2if_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1719.691 ; gain = 208.438 ; free physical = 1746 ; free virtual = 23502
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1722.660 ; gain = 211.406 ; free physical = 1802 ; free virtual = 23558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1722.660 ; gain = 211.406 ; free physical = 1802 ; free virtual = 23557
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.379 ; gain = 0.000 ; free physical = 1647 ; free virtual = 23411
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1895.379 ; gain = 0.000 ; free physical = 1622 ; free virtual = 23385
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 1520 ; free virtual = 23291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 1519 ; free virtual = 23291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 1519 ; free virtual = 23290
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mouse_controller'
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resolution_mouse_informer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2interface'
INFO: [Synth 8-5546] ROM "read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000100000000000000000000000000000 |                           011101
             read_byte_2 | 0001000000000000000000000000000000 |                           011110
             read_byte_3 | 0010000000000000000000000000000000 |                           011111
             read_byte_4 | 0100000000000000000000000000000000 |                           100000
          mark_new_event | 1000000000000000000000000000000000 |                           100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mouse_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  sreset |                              000 |                              000
                   ssetx |                              001 |                              010
                   ssety |                              010 |                              011
                ssetmaxx |                              011 |                              100
                ssetmaxy |                              100 |                              101
                   sidle |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resolution_mouse_informer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ps2interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 1467 ; free virtual = 23232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 38    
+---Muxes : 
	  34 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 57    
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 10    
	   3 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	  34 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  34 Input      1 Bit        Muxes := 17    
	  17 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mouse_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  34 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 57    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  34 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  34 Input      1 Bit        Muxes := 17    
Module resolution_mouse_informer 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ps2interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module ps2if_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_ps2if_0_0 has port s00_axi_rdata[11] driven by constant 0
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_ps2if_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_max_reg[0]' (FDSE) to 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_max_reg[1]' (FDSE) to 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_max_reg[2]' (FDSE) to 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_max_reg[0]' (FDSE) to 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_max_reg[1]' (FDSE) to 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_max_reg[2]' (FDSE) to 'inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ps2if_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ps2if_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ps2if_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ps2if_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ps2if_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ps2if_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2158 ; free virtual = 23873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 3005 ; free virtual = 24722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2966 ; free virtual = 24686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2923 ; free virtual = 24650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2862 ; free virtual = 24584
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2862 ; free virtual = 24584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2844 ; free virtual = 24566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2844 ; free virtual = 24566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2838 ; free virtual = 24561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2837 ; free virtual = 24560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |    18|
|3     |LUT2   |    43|
|4     |LUT3   |    69|
|5     |LUT4   |    89|
|6     |LUT5   |    54|
|7     |LUT6   |    94|
|8     |FDCE   |    79|
|9     |FDPE   |     2|
|10    |FDRE   |   208|
|11    |FDSE   |    10|
|12    |IOBUF  |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+--------------------------+------+
|      |Instance                    |Module                    |Cells |
+------+----------------------------+--------------------------+------+
|1     |top                         |                          |   688|
|2     |  inst                      |ps2if_v1_0                |   688|
|3     |    ps2if_v1_0_S00_AXI_inst |ps2if_v1_0_S00_AXI        |   686|
|4     |      MouseRefComp          |MouseRefComp              |   588|
|5     |        MouseCtrlInst       |mouse_controller          |   326|
|6     |        Pss2Inst            |ps2interface              |   220|
|7     |        ResMouseInfInst     |resolution_mouse_informer |    42|
+------+----------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2838 ; free virtual = 24561
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1895.379 ; gain = 211.406 ; free physical = 2884 ; free virtual = 24606
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.379 ; gain = 384.125 ; free physical = 2884 ; free virtual = 24606
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.379 ; gain = 0.000 ; free physical = 2780 ; free virtual = 24501
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1895.379 ; gain = 480.500 ; free physical = 2860 ; free virtual = 24580
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.379 ; gain = 0.000 ; free physical = 2860 ; free virtual = 24580
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.runs/design_1_ps2if_0_0_synth_1/design_1_ps2if_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ps2if_0_0, cache-ID = fa46328c847a70fa
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.391 ; gain = 0.000 ; free physical = 2973 ; free virtual = 24720
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/katio/script/github.com/onokatio/itf/COJT/cojt_allin/cojt_allin2/cojt_allin2.runs/design_1_ps2if_0_0_synth_1/design_1_ps2if_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ps2if_0_0_utilization_synth.rpt -pb design_1_ps2if_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  2 06:08:55 2022...
