$date
	Mon Mar 11 09:30:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LAB01_tb $end
$scope module uut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Ci $end
$var wire 1 $ Co $end
$var wire 1 % S $end
$var wire 1 & and_1 $end
$var wire 1 ' and_2 $end
$var wire 1 ( xor_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1$
1'
1(
1#
1!
#600
