{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 20:15:16 2015 " "Info: Processing started: Fri Nov 13 20:15:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHw -c ProjetoHw " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHw -c ProjetoHw" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controle.v(278) " "Warning (10268): Verilog HDL information at Controle.v(278): always construct contains both blocking and non-blocking assignments" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET Controle.v(10) " "Info (10281): Verilog HDL Declaration information at Controle.v(10): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iordmux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iordmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IorDMux " "Info: Found entity 1: IorDMux" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmdr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMDR " "Info: Found entity 1: MuxMDR" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdes1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdes1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDes1 " "Info: Found entity 1: MuxRegDes1" {  } { { "MuxRegDes1.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDes1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxlowcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxlowcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLowControl " "Info: Found entity 1: MuxLowControl" {  } { { "MuxLowControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxLowControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxhighcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxhighcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHighControl " "Info: Found entity 1: MuxHighControl" {  } { { "MuxHighControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxHighControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbigmux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxbigmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxBigMux " "Info: Found entity 1: MuxBigMux" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusourceb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusourceb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSourceB " "Info: Found entity 1: MuxALUSourceB" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusourcea.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusourcea.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSourceA " "Info: Found entity 1: MuxALUSourceA" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsignedextend32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsignedextend32.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnsignedExtend32 " "Info: Found entity 1: UnsignedExtend32" {  } { { "UnsignedExtend32.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/UnsignedExtend32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsignedextend16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsignedextend16.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnsignedExtend16 " "Info: Found entity 1: UnsignedExtend16" {  } { { "UnsignedExtend16.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/UnsignedExtend16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsignedextend8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsignedextend8.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnsignedExtend8 " "Info: Found entity 1: UnsignedExtend8" {  } { { "UnsignedExtend8.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/UnsignedExtend8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storecontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreControl " "Info: Found entity 1: StoreControl" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "SignedExtend.v(8) " "Warning (10259): Verilog HDL error at SignedExtend.v(8): constant value overflow" {  } { { "SignedExtend.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/SignedExtend.v" 8 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedextend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signedextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignedExtend " "Info: Found entity 1: SignedExtend" {  } { { "SignedExtend.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/SignedExtend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Info: Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ShiftLeft16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2conc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2conc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2Conc " "Info: Found entity 1: ShiftLeft2Conc" {  } { { "ShiftLeft2Conc.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ShiftLeft2Conc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxstore.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxStore " "Info: Found entity 1: MuxStore" {  } { { "MuxStore.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxStore.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregum.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregum.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegUm " "Info: Found entity 1: MuxRegUm" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdes2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdes2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDes2 " "Info: Found entity 1: MuxRegDes2" {  } { { "MuxRegDes2.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDes2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdois.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdois.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDois " "Info: Found entity 1: MuxRegDois" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divisao.v(11) " "Warning (10268): Verilog HDL information at Divisao.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Divisao.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Divisao.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisao.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divisao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisao " "Info: Found entity 1: Divisao" {  } { { "Divisao.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Divisao.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Info: Found entity 1: Multiplicador" {  } { { "Multiplicador.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Multiplicador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SaidaIR25_21 CPU.v(214) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(214): created implicit net for \"SaidaIR25_21\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SaidaIR20_16 CPU.v(215) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(215): created implicit net for \"SaidaIR20_16\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SaidaIR15_0 CPU.v(216) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(216): created implicit net for \"SaidaIR15_0\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SaidaBigMux CPU.v(227) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(227): created implicit net for \"SaidaBigMux\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SaidaHigh CPU.v(228) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(228): created implicit net for \"SaidaHigh\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SaidaLow CPU.v(229) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(229): created implicit net for \"SaidaLow\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SaidaStore CPU.v(230) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(230): created implicit net for \"SaidaStore\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gt CPU.v(233) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(233): created implicit net for \"gt\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reh CPU.v(244) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(244): created implicit net for \"reh\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel CPU.v(245) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(245): created implicit net for \"rel\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min CPU.v(246) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(246): created implicit net for \"min\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mout CPU.v(247) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(247): created implicit net for \"mout\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eC CPU.v(252) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(252): created implicit net for \"eC\"" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaIR25_21 CPU.v(214) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(214): object \"SaidaIR25_21\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaIR20_16 CPU.v(215) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(215): object \"SaidaIR20_16\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaIR15_0 CPU.v(216) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(216): object \"SaidaIR15_0\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaBigMux CPU.v(227) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(227): object \"SaidaBigMux\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaHigh CPU.v(228) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(228): object \"SaidaHigh\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaLow CPU.v(229) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(229): object \"SaidaLow\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SaidaStore CPU.v(230) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(230): object \"SaidaStore\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gt CPU.v(233) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(233): object \"gt\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reh CPU.v(244) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(244): object \"reh\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rel CPU.v(245) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(245): object \"rel\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min CPU.v(246) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(246): object \"min\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mout CPU.v(247) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(247): object \"mout\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eC CPU.v(252) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(252): object \"eC\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ec CPU.v(139) " "Warning (10858): Verilog HDL warning at CPU.v(139): object ec used but never assigned" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 139 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 CPU.v(214) " "Warning (10230): Verilog HDL assignment warning at CPU.v(214): truncated value with size 5 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 CPU.v(215) " "Warning (10230): Verilog HDL assignment warning at CPU.v(215): truncated value with size 5 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 CPU.v(216) " "Warning (10230): Verilog HDL assignment warning at CPU.v(216): truncated value with size 16 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(227) " "Warning (10230): Verilog HDL assignment warning at CPU.v(227): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(228) " "Warning (10230): Verilog HDL assignment warning at CPU.v(228): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(229) " "Warning (10230): Verilog HDL assignment warning at CPU.v(229): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(230) " "Warning (10230): Verilog HDL assignment warning at CPU.v(230): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(244) " "Warning (10230): Verilog HDL assignment warning at CPU.v(244): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(245) " "Warning (10230): Verilog HDL assignment warning at CPU.v(245): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ec 0 CPU.v(139) " "Warning (10030): Net \"ec\" at CPU.v(139) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 139 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "CPU.v" "controle" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(275) " "Warning (10230): Verilog HDL assignment warning at Controle.v(275): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(281) " "Warning (10230): Verilog HDL assignment warning at Controle.v(281): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(302) " "Warning (10230): Verilog HDL assignment warning at Controle.v(302): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(325) " "Warning (10230): Verilog HDL assignment warning at Controle.v(325): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(332) " "Warning (10230): Verilog HDL assignment warning at Controle.v(332): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(334) " "Warning (10230): Verilog HDL assignment warning at Controle.v(334): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(345) " "Warning (10230): Verilog HDL assignment warning at Controle.v(345): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(356) " "Warning (10230): Verilog HDL assignment warning at Controle.v(356): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(362) " "Warning (10230): Verilog HDL assignment warning at Controle.v(362): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(366) " "Warning (10230): Verilog HDL assignment warning at Controle.v(366): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(370) " "Warning (10230): Verilog HDL assignment warning at Controle.v(370): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(374) " "Warning (10230): Verilog HDL assignment warning at Controle.v(374): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(378) " "Warning (10230): Verilog HDL assignment warning at Controle.v(378): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(382) " "Warning (10230): Verilog HDL assignment warning at Controle.v(382): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(386) " "Warning (10230): Verilog HDL assignment warning at Controle.v(386): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(390) " "Warning (10230): Verilog HDL assignment warning at Controle.v(390): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(394) " "Warning (10230): Verilog HDL assignment warning at Controle.v(394): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(398) " "Warning (10230): Verilog HDL assignment warning at Controle.v(398): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(402) " "Warning (10230): Verilog HDL assignment warning at Controle.v(402): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(406) " "Warning (10230): Verilog HDL assignment warning at Controle.v(406): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(410) " "Warning (10230): Verilog HDL assignment warning at Controle.v(410): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(414) " "Warning (10230): Verilog HDL assignment warning at Controle.v(414): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(418) " "Warning (10230): Verilog HDL assignment warning at Controle.v(418): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(422) " "Warning (10230): Verilog HDL assignment warning at Controle.v(422): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(426) " "Warning (10230): Verilog HDL assignment warning at Controle.v(426): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(430) " "Warning (10230): Verilog HDL assignment warning at Controle.v(430): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(436) " "Warning (10230): Verilog HDL assignment warning at Controle.v(436): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(440) " "Warning (10230): Verilog HDL assignment warning at Controle.v(440): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(444) " "Warning (10230): Verilog HDL assignment warning at Controle.v(444): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(448) " "Warning (10230): Verilog HDL assignment warning at Controle.v(448): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(452) " "Warning (10230): Verilog HDL assignment warning at Controle.v(452): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(456) " "Warning (10230): Verilog HDL assignment warning at Controle.v(456): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(460) " "Warning (10230): Verilog HDL assignment warning at Controle.v(460): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(464) " "Warning (10230): Verilog HDL assignment warning at Controle.v(464): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(468) " "Warning (10230): Verilog HDL assignment warning at Controle.v(468): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(472) " "Warning (10230): Verilog HDL assignment warning at Controle.v(472): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(476) " "Warning (10230): Verilog HDL assignment warning at Controle.v(476): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(480) " "Warning (10230): Verilog HDL assignment warning at Controle.v(480): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(484) " "Warning (10230): Verilog HDL assignment warning at Controle.v(484): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(488) " "Warning (10230): Verilog HDL assignment warning at Controle.v(488): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(492) " "Warning (10230): Verilog HDL assignment warning at Controle.v(492): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(498) " "Warning (10230): Verilog HDL assignment warning at Controle.v(498): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(511) " "Warning (10230): Verilog HDL assignment warning at Controle.v(511): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(521) " "Warning (10230): Verilog HDL assignment warning at Controle.v(521): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(528) " "Warning (10230): Verilog HDL assignment warning at Controle.v(528): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(532) " "Warning (10230): Verilog HDL assignment warning at Controle.v(532): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(540) " "Warning (10230): Verilog HDL assignment warning at Controle.v(540): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(548) " "Warning (10230): Verilog HDL assignment warning at Controle.v(548): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(557) " "Warning (10230): Verilog HDL assignment warning at Controle.v(557): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(559) " "Warning (10230): Verilog HDL assignment warning at Controle.v(559): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(571) " "Warning (10230): Verilog HDL assignment warning at Controle.v(571): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(579) " "Warning (10230): Verilog HDL assignment warning at Controle.v(579): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(588) " "Warning (10230): Verilog HDL assignment warning at Controle.v(588): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(590) " "Warning (10230): Verilog HDL assignment warning at Controle.v(590): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(592) " "Warning (10230): Verilog HDL assignment warning at Controle.v(592): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(604) " "Warning (10230): Verilog HDL assignment warning at Controle.v(604): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(611) " "Warning (10230): Verilog HDL assignment warning at Controle.v(611): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(617) " "Warning (10230): Verilog HDL assignment warning at Controle.v(617): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(628) " "Warning (10230): Verilog HDL assignment warning at Controle.v(628): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(630) " "Warning (10230): Verilog HDL assignment warning at Controle.v(630): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(635) " "Warning (10230): Verilog HDL assignment warning at Controle.v(635): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(637) " "Warning (10230): Verilog HDL assignment warning at Controle.v(637): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(643) " "Warning (10230): Verilog HDL assignment warning at Controle.v(643): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(645) " "Warning (10230): Verilog HDL assignment warning at Controle.v(645): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(657) " "Warning (10230): Verilog HDL assignment warning at Controle.v(657): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(664) " "Warning (10230): Verilog HDL assignment warning at Controle.v(664): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(670) " "Warning (10230): Verilog HDL assignment warning at Controle.v(670): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(679) " "Warning (10230): Verilog HDL assignment warning at Controle.v(679): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(681) " "Warning (10230): Verilog HDL assignment warning at Controle.v(681): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(692) " "Warning (10230): Verilog HDL assignment warning at Controle.v(692): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(698) " "Warning (10230): Verilog HDL assignment warning at Controle.v(698): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(703) " "Warning (10230): Verilog HDL assignment warning at Controle.v(703): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(710) " "Warning (10230): Verilog HDL assignment warning at Controle.v(710): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(716) " "Warning (10230): Verilog HDL assignment warning at Controle.v(716): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(731) " "Warning (10230): Verilog HDL assignment warning at Controle.v(731): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(739) " "Warning (10230): Verilog HDL assignment warning at Controle.v(739): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(744) " "Warning (10230): Verilog HDL assignment warning at Controle.v(744): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(750) " "Warning (10230): Verilog HDL assignment warning at Controle.v(750): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(755) " "Warning (10230): Verilog HDL assignment warning at Controle.v(755): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(761) " "Warning (10230): Verilog HDL assignment warning at Controle.v(761): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(766) " "Warning (10230): Verilog HDL assignment warning at Controle.v(766): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(772) " "Warning (10230): Verilog HDL assignment warning at Controle.v(772): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(777) " "Warning (10230): Verilog HDL assignment warning at Controle.v(777): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(791) " "Warning (10230): Verilog HDL assignment warning at Controle.v(791): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(793) " "Warning (10230): Verilog HDL assignment warning at Controle.v(793): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(802) " "Warning (10230): Verilog HDL assignment warning at Controle.v(802): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(810) " "Warning (10230): Verilog HDL assignment warning at Controle.v(810): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(820) " "Warning (10230): Verilog HDL assignment warning at Controle.v(820): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(834) " "Warning (10230): Verilog HDL assignment warning at Controle.v(834): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(836) " "Warning (10230): Verilog HDL assignment warning at Controle.v(836): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(845) " "Warning (10230): Verilog HDL assignment warning at Controle.v(845): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(853) " "Warning (10230): Verilog HDL assignment warning at Controle.v(853): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(863) " "Warning (10230): Verilog HDL assignment warning at Controle.v(863): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(871) " "Warning (10230): Verilog HDL assignment warning at Controle.v(871): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(881) " "Warning (10230): Verilog HDL assignment warning at Controle.v(881): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(890) " "Warning (10230): Verilog HDL assignment warning at Controle.v(890): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(899) " "Warning (10230): Verilog HDL assignment warning at Controle.v(899): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(911) " "Warning (10230): Verilog HDL assignment warning at Controle.v(911): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(916) " "Warning (10230): Verilog HDL assignment warning at Controle.v(916): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(922) " "Warning (10230): Verilog HDL assignment warning at Controle.v(922): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(928) " "Warning (10230): Verilog HDL assignment warning at Controle.v(928): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(935) " "Warning (10230): Verilog HDL assignment warning at Controle.v(935): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(940) " "Warning (10230): Verilog HDL assignment warning at Controle.v(940): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(949) " "Warning (10230): Verilog HDL assignment warning at Controle.v(949): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(957) " "Warning (10230): Verilog HDL assignment warning at Controle.v(957): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(960) " "Warning (10230): Verilog HDL assignment warning at Controle.v(960): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(971) " "Warning (10230): Verilog HDL assignment warning at Controle.v(971): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(981) " "Warning (10230): Verilog HDL assignment warning at Controle.v(981): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(989) " "Warning (10230): Verilog HDL assignment warning at Controle.v(989): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(999) " "Warning (10230): Verilog HDL assignment warning at Controle.v(999): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(1006) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1006): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1010) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1010): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controle.v(1017) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1017): truncated value with size 32 to match size of target (3)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1022) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1022): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1024) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1024): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1035) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1035): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1043) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1043): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1053) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1053): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1060) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1060): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1062) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1062): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1064) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1064): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1075) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1075): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1077) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1077): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1079) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1079): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1092) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1092): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controle.v(1095) " "Warning (10199): Verilog HDL Case Statement warning at Controle.v(1095): case item expression never matches the case expression" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1095 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1111) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1111): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1122) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1122): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1131) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1131): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controle.v(1140) " "Warning (10230): Verilog HDL assignment warning at Controle.v(1140): truncated value with size 32 to match size of target (6)" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:RPC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:RPC\"" {  } { { "CPU.v" "RPC" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IorDMux IorDMux:MIorD " "Info: Elaborating entity \"IorDMux\" for hierarchy \"IorDMux:MIorD\"" {  } { { "CPU.v" "MIorD" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC IorDMux.v(13) " "Warning (10235): Verilog HDL Always Construct warning at IorDMux.v(13): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A_imediato IorDMux.v(14) " "Warning (10235): Verilog HDL Always Construct warning at IorDMux.v(14): variable \"A_imediato\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AluOut IorDMux.v(15) " "Warning (10235): Verilog HDL Always Construct warning at IorDMux.v(15): variable \"AluOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IorDMux.v(12) " "Warning (10270): Verilog HDL Case Statement warning at IorDMux.v(12): incomplete case statement has no default case item" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_out IorDMux.v(9) " "Warning (10240): Verilog HDL Always Construct warning at IorDMux.v(9): inferring latch(es) for variable \"mux_out\", which holds its previous value in one or more paths through the always construct" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[0\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[0\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[1\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[1\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[2\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[2\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[3\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[3\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[4\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[4\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[5\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[5\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[6\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[6\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[7\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[7\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[8\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[8\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[9\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[9\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[10\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[10\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[11\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[11\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[12\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[12\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[13\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[13\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[14\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[14\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[15\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[15\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[16\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[16\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[17\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[17\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[18\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[18\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[19\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[19\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[20\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[20\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[21\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[21\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[22\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[22\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[23\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[23\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[24\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[24\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[25\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[25\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[26\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[26\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[27\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[27\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[28\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[28\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[29\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[29\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[30\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[30\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[31\] IorDMux.v(9) " "Info (10041): Inferred latch for \"mux_out\[31\]\" at IorDMux.v(9)" {  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMDR MuxMDR:MMDR " "Info: Elaborating entity \"MuxMDR\" for hierarchy \"MuxMDR:MMDR\"" {  } { { "CPU.v" "MMDR" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Normal MuxMDR.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxMDR.v(13): variable \"Normal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Byte MuxMDR.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxMDR.v(14): variable \"Byte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HalfWord MuxMDR.v(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxMDR.v(15): variable \"HalfWord\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMDR.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxMDR.v(12): incomplete case statement has no default case item" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_out MuxMDR.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxMDR.v(9): inferring latch(es) for variable \"mux_out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[0\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[0\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[1\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[1\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[2\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[2\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[3\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[3\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[4\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[4\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[5\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[5\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[6\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[6\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[7\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[7\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[8\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[8\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[9\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[9\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[10\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[10\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[11\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[11\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[12\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[12\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[13\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[13\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[14\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[14\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[15\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[15\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[16\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[16\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[17\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[17\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[18\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[18\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[19\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[19\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[20\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[20\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[21\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[21\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[22\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[22\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[23\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[23\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[24\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[24\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[25\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[25\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[26\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[26\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[27\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[27\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[28\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[28\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[29\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[29\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[30\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[30\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[31\] MuxMDR.v(9) " "Info (10041): Inferred latch for \"mux_out\[31\]\" at MuxMDR.v(9)" {  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDes1 MuxRegDes1:MRegDes1 " "Info: Elaborating entity \"MuxRegDes1\" for hierarchy \"MuxRegDes1:MRegDes1\"" {  } { { "CPU.v" "MRegDes1" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxRegDes1.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDes1.v(12): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDes1.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDes1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxRegDes1.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDes1.v(13): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDes1.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDes1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxLowControl MuxLowControl:MLowCtrl " "Info: Elaborating entity \"MuxLowControl\" for hierarchy \"MuxLowControl:MLowCtrl\"" {  } { { "CPU.v" "MLowCtrl" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Multi MuxLowControl.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxLowControl.v(12): variable \"Multi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxLowControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxLowControl.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Div MuxLowControl.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxLowControl.v(13): variable \"Div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxLowControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxLowControl.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxHighControl MuxHighControl:MHighCtrl " "Info: Elaborating entity \"MuxHighControl\" for hierarchy \"MuxHighControl:MHighCtrl\"" {  } { { "CPU.v" "MHighCtrl" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Multi MuxHighControl.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxHighControl.v(12): variable \"Multi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxHighControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxHighControl.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Div MuxHighControl.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxHighControl.v(13): variable \"Div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxHighControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxHighControl.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxBigMux MuxBigMux:MBigMux " "Info: Elaborating entity \"MuxBigMux\" for hierarchy \"MuxBigMux:MBigMux\"" {  } { { "CPU.v" "MBigMux" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemData MuxBigMux.v(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(16): variable \"MemData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Alu MuxBigMux.v(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(17): variable \"Alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC MuxBigMux.v(18) " "Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(18): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AluOut MuxBigMux.v(19) " "Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(19): variable \"AluOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inst MuxBigMux.v(20) " "Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(20): variable \"Inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC MuxBigMux.v(21) " "Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(21): variable \"EPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxBigMux.v(15) " "Warning (10270): Verilog HDL Case Statement warning at MuxBigMux.v(15): incomplete case statement has no default case item" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_out MuxBigMux.v(12) " "Warning (10240): Verilog HDL Always Construct warning at MuxBigMux.v(12): inferring latch(es) for variable \"mux_out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[0\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[0\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[1\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[1\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[2\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[2\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[3\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[3\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[4\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[4\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[5\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[5\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[6\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[6\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[7\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[7\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[8\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[8\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[9\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[9\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[10\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[10\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[11\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[11\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[12\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[12\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[13\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[13\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[14\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[14\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[15\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[15\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[16\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[16\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[17\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[17\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[18\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[18\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[19\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[19\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[20\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[20\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[21\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[21\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[22\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[22\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[23\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[23\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[24\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[24\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[25\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[25\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[26\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[26\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[27\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[27\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[28\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[28\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[29\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[29\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[30\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[30\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[31\] MuxBigMux.v(12) " "Info (10041): Inferred latch for \"mux_out\[31\]\" at MuxBigMux.v(12)" {  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSourceB MuxALUSourceB:MAluSrcB " "Info: Elaborating entity \"MuxALUSourceB\" for hierarchy \"MuxALUSourceB:MAluSrcB\"" {  } { { "CPU.v" "MAluSrcB" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSourceB.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(14): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inst MuxALUSourceB.v(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(16): variable \"Inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "InstShift MuxALUSourceB.v(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(17): variable \"InstShift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegDes MuxALUSourceB.v(18) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(18): variable \"RegDes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSourceB.v(13) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSourceB.v(13): incomplete case statement has no default case item" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_out MuxALUSourceB.v(10) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSourceB.v(10): inferring latch(es) for variable \"mux_out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[0\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[0\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[1\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[1\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[2\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[2\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[3\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[3\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[4\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[4\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[5\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[5\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[6\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[6\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[7\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[7\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[8\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[8\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[9\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[9\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[10\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[10\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[11\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[11\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[12\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[12\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[13\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[13\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[14\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[14\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[15\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[15\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[16\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[16\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[17\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[17\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[18\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[18\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[19\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[19\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[20\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[20\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[21\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[21\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[22\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[22\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[23\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[23\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[24\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[24\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[25\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[25\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[26\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[26\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[27\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[27\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[28\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[28\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[29\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[29\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[30\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[30\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[31\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"mux_out\[31\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSourceA MuxALUSourceA:MAluSrcA " "Info: Elaborating entity \"MuxALUSourceA\" for hierarchy \"MuxALUSourceA:MAluSrcA\"" {  } { { "CPU.v" "MAluSrcA" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC MuxALUSourceA.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(13): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR MuxALUSourceA.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(14): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSourceA.v(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(15): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSourceA.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSourceA.v(12): incomplete case statement has no default case item" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_out MuxALUSourceA.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSourceA.v(9): inferring latch(es) for variable \"mux_out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[0\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[0\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[1\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[1\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[2\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[2\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[3\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[3\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[4\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[4\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[5\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[5\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[6\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[6\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[7\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[7\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[8\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[8\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[9\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[9\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[10\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[10\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[11\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[11\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[12\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[12\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[13\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[13\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[14\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[14\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[15\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[15\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[16\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[16\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[17\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[17\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[18\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[18\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[19\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[19\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[20\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[20\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[21\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[21\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[22\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[22\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[23\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[23\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[24\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[24\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[25\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[25\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[26\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[26\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[27\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[27\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[28\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[28\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[29\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[29\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[30\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[30\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[31\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"mux_out\[31\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxStore MuxStore:MStore " "Info: Elaborating entity \"MuxStore\" for hierarchy \"MuxStore:MStore\"" {  } { { "CPU.v" "MStore" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "StoreControl MuxStore.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxStore.v(12): variable \"StoreControl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxStore.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxStore.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxStore.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxStore.v(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxStore.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxStore.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegUm MuxRegUm:MRegUm " "Info: Elaborating entity \"MuxRegUm\" for hierarchy \"MuxRegUm:MRegUm\"" {  } { { "CPU.v" "MRegUm" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AluOut MuxRegUm.v(18) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(18): variable \"AluOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "High MuxRegUm.v(19) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(19): variable \"High\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Low MuxRegUm.v(20) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(20): variable \"Low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR MuxRegUm.v(21) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(21): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegDes MuxRegUm.v(23) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(23): variable \"RegDes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LT MuxRegUm.v(24) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(24): variable \"LT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC MuxRegUm.v(25) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(25): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SL16 MuxRegUm.v(26) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(26): variable \"SL16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxRegUm.v(17) " "Warning (10270): Verilog HDL Case Statement warning at MuxRegUm.v(17): incomplete case statement has no default case item" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_out MuxRegUm.v(14) " "Warning (10240): Verilog HDL Always Construct warning at MuxRegUm.v(14): inferring latch(es) for variable \"mux_out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[0\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[0\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[1\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[1\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[2\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[2\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[3\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[3\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[4\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[4\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[5\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[5\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[6\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[6\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[7\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[7\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[8\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[8\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[9\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[9\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[10\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[10\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[11\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[11\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[12\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[12\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[13\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[13\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[14\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[14\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[15\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[15\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[16\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[16\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[17\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[17\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[18\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[18\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[19\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[19\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[20\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[20\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[21\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[21\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[22\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[22\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[23\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[23\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[24\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[24\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[25\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[25\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[26\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[26\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[27\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[27\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[28\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[28\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[29\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[29\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[30\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[30\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[31\] MuxRegUm.v(14) " "Info (10041): Inferred latch for \"mux_out\[31\]\" at MuxRegUm.v(14)" {  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDes2 MuxRegDes2:WRD2 " "Info: Elaborating entity \"MuxRegDes2\" for hierarchy \"MuxRegDes2:WRD2\"" {  } { { "CPU.v" "WRD2" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inst MuxRegDes2.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDes2.v(12): variable \"Inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDes2.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDes2.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxRegDes2.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDes2.v(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDes2.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDes2.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDois MuxRegDois:MRegDois " "Info: Elaborating entity \"MuxRegDois\" for hierarchy \"MuxRegDois:MRegDois\"" {  } { { "CPU.v" "MRegDois" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inst1 MuxRegDois.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDois.v(13): variable \"Inst1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inst2 MuxRegDois.v(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDois.v(16): variable \"Inst2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxRegDois.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxRegDois.v(12): incomplete case statement has no default case item" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_out MuxRegDois.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxRegDois.v(9): inferring latch(es) for variable \"mux_out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[0\] MuxRegDois.v(9) " "Info (10041): Inferred latch for \"mux_out\[0\]\" at MuxRegDois.v(9)" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[1\] MuxRegDois.v(9) " "Info (10041): Inferred latch for \"mux_out\[1\]\" at MuxRegDois.v(9)" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[2\] MuxRegDois.v(9) " "Info (10041): Inferred latch for \"mux_out\[2\]\" at MuxRegDois.v(9)" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[3\] MuxRegDois.v(9) " "Info (10041): Inferred latch for \"mux_out\[3\]\" at MuxRegDois.v(9)" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_out\[4\] MuxRegDois.v(9) " "Info (10041): Inferred latch for \"mux_out\[4\]\" at MuxRegDois.v(9)" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisao Divisao:div " "Info: Elaborating entity \"Divisao\" for hierarchy \"Divisao:div\"" {  } { { "CPU.v" "div" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Divisao.v(120) " "Warning (10230): Verilog HDL assignment warning at Divisao.v(120): truncated value with size 32 to match size of target (6)" {  } { { "Divisao.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Divisao.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:mult " "Info: Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:mult\"" {  } { { "CPU.v" "mult" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplicador.v(30) " "Info (10264): Verilog HDL Case Statement information at Multiplicador.v(30): all case item expressions in this case statement are onehot" {  } { { "Multiplicador.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Multiplicador.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnsignedExtend32 UnsignedExtend32:UE1_32 " "Info: Elaborating entity \"UnsignedExtend32\" for hierarchy \"UnsignedExtend32:UE1_32\"" {  } { { "CPU.v" "UE1_32" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnsignedExtend16 UnsignedExtend16:UE16_32 " "Info: Elaborating entity \"UnsignedExtend16\" for hierarchy \"UnsignedExtend16:UE16_32\"" {  } { { "CPU.v" "UE16_32" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnsignedExtend8 UnsignedExtend8:UE8_32 " "Info: Elaborating entity \"UnsignedExtend8\" for hierarchy \"UnsignedExtend8:UE8_32\"" {  } { { "CPU.v" "UE8_32" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreControl StoreControl:Store " "Info: Elaborating entity \"StoreControl\" for hierarchy \"StoreControl:Store\"" {  } { { "CPU.v" "Store" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR StoreControl.v(13) " "Warning (10235): Verilog HDL Always Construct warning at StoreControl.v(13): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B StoreControl.v(14) " "Warning (10235): Verilog HDL Always Construct warning at StoreControl.v(14): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR StoreControl.v(20) " "Warning (10235): Verilog HDL Always Construct warning at StoreControl.v(20): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B StoreControl.v(21) " "Warning (10235): Verilog HDL Always Construct warning at StoreControl.v(21): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out StoreControl.v(8) " "Warning (10240): Verilog HDL Always Construct warning at StoreControl.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[0\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[1\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[2\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[3\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[4\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[5\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[6\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[7\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[8\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[9\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[10\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[11\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[12\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[13\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[14\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[15\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[16\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[17\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[18\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[19\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[20\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[21\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[22\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[23\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[24\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[25\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[26\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[27\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[28\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[29\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[30\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] StoreControl.v(17) " "Info (10041): Inferred latch for \"Out\[31\]\" at StoreControl.v(17)" {  } { { "StoreControl.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignedExtend SignedExtend:SE " "Info: Elaborating entity \"SignedExtend\" for hierarchy \"SignedExtend:SE\"" {  } { { "CPU.v" "SE" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SignedExtend.v(8) " "Warning (10230): Verilog HDL assignment warning at SignedExtend.v(8): truncated value with size 32 to match size of target (16)" {  } { { "SignedExtend.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/SignedExtend.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft16 ShiftLeft16:SSL16 " "Info: Elaborating entity \"ShiftLeft16\" for hierarchy \"ShiftLeft16:SSL16\"" {  } { { "CPU.v" "SSL16" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2Conc ShiftLeft2Conc:SSL2C " "Info: Elaborating entity \"ShiftLeft2Conc\" for hierarchy \"ShiftLeft2Conc:SSL2C\"" {  } { { "CPU.v" "SSL2C" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:SSL2 " "Info: Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:SSL2\"" {  } { { "CPU.v" "SSL2" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BR " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BR\"" {  } { { "CPU.v" "BR" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "CPU.v" "IR" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem\"" {  } { { "CPU.v" "Mem" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Mem\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 144 0 0 } } { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 203 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:RD " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:RD\"" {  } { { "CPU.v" "RD" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "CPU.v" "ULA" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[31\] " "Warning (12110): Net \"MuxReg2Out\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[31\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[30\] " "Warning (12110): Net \"MuxReg2Out\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[30\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[29\] " "Warning (12110): Net \"MuxReg2Out\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[29\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[28\] " "Warning (12110): Net \"MuxReg2Out\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[28\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[27\] " "Warning (12110): Net \"MuxReg2Out\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[27\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[26\] " "Warning (12110): Net \"MuxReg2Out\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[26\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[25\] " "Warning (12110): Net \"MuxReg2Out\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[25\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[24\] " "Warning (12110): Net \"MuxReg2Out\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[24\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[23\] " "Warning (12110): Net \"MuxReg2Out\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[23\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[22\] " "Warning (12110): Net \"MuxReg2Out\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[22\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[21\] " "Warning (12110): Net \"MuxReg2Out\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[21\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[20\] " "Warning (12110): Net \"MuxReg2Out\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[20\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[19\] " "Warning (12110): Net \"MuxReg2Out\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[19\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[18\] " "Warning (12110): Net \"MuxReg2Out\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[18\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[17\] " "Warning (12110): Net \"MuxReg2Out\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[17\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[16\] " "Warning (12110): Net \"MuxReg2Out\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[16\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[15\] " "Warning (12110): Net \"MuxReg2Out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[15\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[14\] " "Warning (12110): Net \"MuxReg2Out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[14\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[13\] " "Warning (12110): Net \"MuxReg2Out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[13\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[12\] " "Warning (12110): Net \"MuxReg2Out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[12\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[11\] " "Warning (12110): Net \"MuxReg2Out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[11\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[10\] " "Warning (12110): Net \"MuxReg2Out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[10\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[9\] " "Warning (12110): Net \"MuxReg2Out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[9\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[8\] " "Warning (12110): Net \"MuxReg2Out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[8\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[7\] " "Warning (12110): Net \"MuxReg2Out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[7\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[6\] " "Warning (12110): Net \"MuxReg2Out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[6\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MuxReg2Out\[5\] " "Warning (12110): Net \"MuxReg2Out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxReg2Out\[5\]" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 134 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[0\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[0\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[1\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[1\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[2\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[2\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[3\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[3\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[4\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[4\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[5\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[5\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[6\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[6\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[7\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[7\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[8\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[8\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[9\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[9\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[10\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[10\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[11\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[11\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[12\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[12\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[13\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[13\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[14\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[14\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[15\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[15\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[16\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[16\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[17\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[17\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[18\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[18\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[19\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[19\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[20\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[20\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[21\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[21\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[22\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[22\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[23\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[23\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[24\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[24\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[25\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[25\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[26\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[26\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[27\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[27\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[28\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[28\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[29\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[29\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[30\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[30\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[31\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[31\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[0\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[0\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[1\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[1\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[2\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[2\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[3\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[3\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[4\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[4\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[5\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[5\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[6\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[6\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[7\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[7\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[8\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[8\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[9\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[9\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[10\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[10\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[11\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[11\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[12\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[12\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[13\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[13\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[14\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[14\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[15\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[15\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[16\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[16\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[17\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[17\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[18\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[18\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[19\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[19\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[20\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[20\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[21\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[21\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[22\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[22\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[23\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[23\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[24\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[24\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[25\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[25\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[26\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[26\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[27\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[27\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[28\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[28\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[29\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[29\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[30\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[30\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSourceB:MAluSrcB\|mux_out\[31\] " "Warning: LATCH primitive \"MuxALUSourceB:MAluSrcB\|mux_out\[31\]\" is permanently enabled" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxRegDois:MRegDois\|mux_out\[0\] " "Warning: LATCH primitive \"MuxRegDois:MRegDois\|mux_out\[0\]\" is permanently enabled" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxRegDois:MRegDois\|mux_out\[1\] " "Warning: LATCH primitive \"MuxRegDois:MRegDois\|mux_out\[1\]\" is permanently enabled" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxRegDois:MRegDois\|mux_out\[2\] " "Warning: LATCH primitive \"MuxRegDois:MRegDois\|mux_out\[2\]\" is permanently enabled" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxRegDois:MRegDois\|mux_out\[3\] " "Warning: LATCH primitive \"MuxRegDois:MRegDois\|mux_out\[3\]\" is permanently enabled" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxRegDois:MRegDois\|mux_out\[4\] " "Warning: LATCH primitive \"MuxRegDois:MRegDois\|mux_out\[4\]\" is permanently enabled" {  } { { "MuxRegDois.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[0\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[1\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[2\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[3\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[4\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[5\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[6\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[7\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[8\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[9\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[10\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[11\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[12\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[13\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[14\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[15\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[16\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[17\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[18\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[19\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[20\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[21\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[22\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[23\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[24\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[25\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[26\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[27\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[28\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[29\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[30\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:MAluSrcA\|mux_out\[31\] " "Warning: Latch MuxALUSourceA:MAluSrcA\|mux_out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|AluSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|AluSrcA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[0\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[3\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[1\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[2\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[3\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[4\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[5\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[6\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[7\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[8\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[9\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[10\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[11\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[12\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[13\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[14\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[15\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[16\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[17\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[18\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[19\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[20\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[21\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[22\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[23\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[24\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[25\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[26\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[27\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[28\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[29\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[30\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxRegUm:MRegUm\|mux_out\[31\] " "Warning: Latch MuxRegUm:MRegUm\|mux_out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MuxReg1\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MuxReg1\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxRegUm.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[8\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[9\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[10\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[11\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[12\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[13\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[14\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[15\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[16\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[17\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[18\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[19\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[20\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[21\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[22\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[23\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[24\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[25\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[26\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[27\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[28\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[29\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[30\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxMDR:MMDR\|mux_out\[31\] " "Warning: Latch MuxMDR:MMDR\|mux_out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|MDRCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|MDRCtrl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxMDR.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[0\] " "Warning: Latch IorDMux:MIorD\|mux_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[1\] " "Warning: Latch IorDMux:MIorD\|mux_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[2\] " "Warning: Latch IorDMux:MIorD\|mux_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[3\] " "Warning: Latch IorDMux:MIorD\|mux_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[4\] " "Warning: Latch IorDMux:MIorD\|mux_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[5\] " "Warning: Latch IorDMux:MIorD\|mux_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[6\] " "Warning: Latch IorDMux:MIorD\|mux_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[7\] " "Warning: Latch IorDMux:MIorD\|mux_out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[8\] " "Warning: Latch IorDMux:MIorD\|mux_out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[9\] " "Warning: Latch IorDMux:MIorD\|mux_out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[10\] " "Warning: Latch IorDMux:MIorD\|mux_out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[11\] " "Warning: Latch IorDMux:MIorD\|mux_out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[12\] " "Warning: Latch IorDMux:MIorD\|mux_out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[13\] " "Warning: Latch IorDMux:MIorD\|mux_out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[14\] " "Warning: Latch IorDMux:MIorD\|mux_out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[15\] " "Warning: Latch IorDMux:MIorD\|mux_out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[16\] " "Warning: Latch IorDMux:MIorD\|mux_out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[17\] " "Warning: Latch IorDMux:MIorD\|mux_out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[18\] " "Warning: Latch IorDMux:MIorD\|mux_out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[19\] " "Warning: Latch IorDMux:MIorD\|mux_out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[20\] " "Warning: Latch IorDMux:MIorD\|mux_out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[21\] " "Warning: Latch IorDMux:MIorD\|mux_out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[22\] " "Warning: Latch IorDMux:MIorD\|mux_out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[23\] " "Warning: Latch IorDMux:MIorD\|mux_out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[24\] " "Warning: Latch IorDMux:MIorD\|mux_out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[25\] " "Warning: Latch IorDMux:MIorD\|mux_out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[26\] " "Warning: Latch IorDMux:MIorD\|mux_out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[27\] " "Warning: Latch IorDMux:MIorD\|mux_out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[28\] " "Warning: Latch IorDMux:MIorD\|mux_out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[29\] " "Warning: Latch IorDMux:MIorD\|mux_out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[30\] " "Warning: Latch IorDMux:MIorD\|mux_out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "IorDMux:MIorD\|mux_out\[31\] " "Warning: Latch IorDMux:MIorD\|mux_out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|IorD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|IorD\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "IorDMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[0\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[1\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[2\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[3\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[4\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[5\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[6\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[7\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[8\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[9\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[10\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[11\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[12\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[13\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[14\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[15\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[16\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[17\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[18\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[19\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[20\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[21\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[22\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[23\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[24\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[25\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[26\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[27\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[28\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[29\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[30\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxBigMux:MBigMux\|mux_out\[31\] " "Warning: Latch MuxBigMux:MBigMux\|mux_out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:controle\|BigMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle\|BigMux\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v" 278 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxBigMux.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[5\] GND " "Warning (13410): Pin \"Reg2\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[6\] GND " "Warning (13410): Pin \"Reg2\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[7\] GND " "Warning (13410): Pin \"Reg2\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[8\] GND " "Warning (13410): Pin \"Reg2\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[9\] GND " "Warning (13410): Pin \"Reg2\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[10\] GND " "Warning (13410): Pin \"Reg2\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[11\] GND " "Warning (13410): Pin \"Reg2\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[12\] GND " "Warning (13410): Pin \"Reg2\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[13\] GND " "Warning (13410): Pin \"Reg2\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[14\] GND " "Warning (13410): Pin \"Reg2\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[15\] GND " "Warning (13410): Pin \"Reg2\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[16\] GND " "Warning (13410): Pin \"Reg2\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[17\] GND " "Warning (13410): Pin \"Reg2\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[18\] GND " "Warning (13410): Pin \"Reg2\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[19\] GND " "Warning (13410): Pin \"Reg2\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[20\] GND " "Warning (13410): Pin \"Reg2\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[21\] GND " "Warning (13410): Pin \"Reg2\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[22\] GND " "Warning (13410): Pin \"Reg2\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[23\] GND " "Warning (13410): Pin \"Reg2\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[24\] GND " "Warning (13410): Pin \"Reg2\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[25\] GND " "Warning (13410): Pin \"Reg2\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[26\] GND " "Warning (13410): Pin \"Reg2\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[27\] GND " "Warning (13410): Pin \"Reg2\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[28\] GND " "Warning (13410): Pin \"Reg2\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[29\] GND " "Warning (13410): Pin \"Reg2\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[30\] GND " "Warning (13410): Pin \"Reg2\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Reg2\[31\] GND " "Warning (13410): Pin \"Reg2\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OverControle GND " "Warning (13410): Pin \"OverControle\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SaE GND " "Warning (13410): Pin \"SaE\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "n\[5\] GND " "Warning (13410): Pin \"n\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ProjetoHw.map.smsg " "Info: Generated suppressed messages file C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ProjetoHw.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5312 " "Info: Implemented 5312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "765 " "Info: Implemented 765 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4513 " "Info: Implemented 4513 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1223 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 20:15:50 2015 " "Info: Processing ended: Fri Nov 13 20:15:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
