Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj /home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.sim/sim_1/behav/testbench.prj xil_defaultlib.testbench xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-165] Analyzing Verilog file "/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module pqueue
INFO: [VRFC 10-165] Analyzing Verilog file "/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-1783] select index -1 into queue is out of bounds [/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.v:149]
WARNING: [VRFC 10-1783] select index -1 into queue is out of bounds [/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.v:151]
WARNING: [VRFC 10-1783] select index -1 into queue is out of bounds [/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.v:153]
WARNING: [VRFC 10-1783] select index -1 into queue is out of bounds [/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.v:157]
WARNING: [VRFC 10-1783] select index 6 into queue is out of bounds [/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.v:168]
WARNING: [VRFC 10-1783] select index 6 into queue is out of bounds [/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.v:170]
WARNING: [VRFC 10-1783] select index 6 into queue is out of bounds [/home/michael/ecen5139_final_project/CAV_MidtermPriorityQueue_Verilog/CAV_MidtermPriorityQueue_Verilog.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.v:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pqueue(N=6,MSB=2)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_behav
