Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: jicunqi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "jicunqi.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "jicunqi"
Output Format                      : NGC
Target Device                      : xc7a100t-3-fgg484

---- Source Options
Top Module Name                    : jicunqi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE\Project_jicunqidui\jicunqi.v" into library work
Parsing module <jicunqi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <jicunqi>.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 19: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 20: Signal <r1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 21: Signal <r2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 22: Signal <r3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 23: Signal <r4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 24: Signal <r5> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 25: Signal <r6> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 26: Signal <r7> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE\Project_jicunqidui\jicunqi.v" Line 27: Signal <r8> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <jicunqi>.
    Related source file is "E:\ISE\Project_jicunqidui\jicunqi.v".
    Found 1-bit register for signal <GND_2_o_clk_DFF_5>.
    Found 1-bit register for signal <Z_1_o_dff_15_OUT<3>>.
    Found 1-bit register for signal <Z_1_o_dff_15_OUT<2>>.
    Found 1-bit register for signal <Z_1_o_dff_15_OUT<1>>.
    Found 1-bit register for signal <Z_1_o_dff_15_OUT<0>>.
    Found 1-bit 8-to-1 multiplexer for signal <addr[2]_r8[3]_wide_mux_2_OUT<3>> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <addr[2]_r8[3]_wide_mux_2_OUT<2>> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <addr[2]_r8[3]_wide_mux_2_OUT<1>> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <addr[2]_r8[3]_wide_mux_2_OUT<0>> created at line 32.
    Found 1-bit tristate buffer for signal <out<3>> created at line 12
    Found 1-bit tristate buffer for signal <out<2>> created at line 12
    Found 1-bit tristate buffer for signal <out<1>> created at line 12
WARNING:Xst:737 - Found 1-bit latch for signal <r8<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<0>> created at line 12
WARNING:Xst:737 - Found 1-bit latch for signal <r8<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r8<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r8<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r7<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r7<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r7<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r7<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r6<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r6<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r6<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r6<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r5<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r5<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r5<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r5<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r4<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r4<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r4<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r4<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred   4 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <jicunqi> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 5
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 4
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    Z_1_o_dff_15_OUT_0 in unit <jicunqi>
    Z_1_o_dff_15_OUT_1 in unit <jicunqi>
    Z_1_o_dff_15_OUT_3 in unit <jicunqi>
    GND_2_o_clk_DFF_5 in unit <jicunqi>
    Z_1_o_dff_15_OUT_2 in unit <jicunqi>


Optimizing unit <jicunqi> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block jicunqi, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : jicunqi.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 36
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 13
#      LUT5                        : 8
#      LUT6                        : 8
#      MUXF7                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 42
#      FDP                         : 5
#      LD                          : 32
#      LDC                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 9
#      OBUFT                       : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  126800     0%  
 Number of Slice LUTs:                   30  out of  63400     0%  
    Number used as Logic:                30  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     68
   Number with an unused Flip Flop:      26  out of     68    38%  
   Number with an unused LUT:            38  out of     68    55%  
   Number of fully used LUT-FF pairs:     4  out of     68     5%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    285     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+--------------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)          | Load  |
-----------------------------------------------------+--------------------------------+-------+
GND_1_o_GND_1_o_AND_18_o(GND_1_o_GND_1_o_AND_18_o1:O)| NONE(*)(r6_3)                  | 4     |
GND_1_o_GND_1_o_AND_2_o(GND_1_o_GND_1_o_AND_2_o1:O)  | NONE(*)(r8_3)                  | 4     |
GND_1_o_GND_1_o_AND_10_o(GND_1_o_GND_1_o_AND_10_o1:O)| NONE(*)(r7_3)                  | 4     |
GND_1_o_GND_1_o_AND_42_o(GND_1_o_GND_1_o_AND_42_o1:O)| NONE(*)(r3_3)                  | 4     |
GND_1_o_GND_1_o_AND_26_o(GND_1_o_GND_1_o_AND_26_o1:O)| NONE(*)(r5_3)                  | 4     |
GND_1_o_GND_1_o_AND_34_o(GND_1_o_GND_1_o_AND_34_o1:O)| NONE(*)(r4_3)                  | 4     |
GND_1_o_GND_1_o_AND_50_o(GND_1_o_GND_1_o_AND_50_o1:O)| NONE(*)(r2_3)                  | 4     |
GND_1_o_GND_1_o_AND_58_o(GND_1_o_GND_1_o_AND_58_o1:O)| NONE(*)(r1_3)                  | 4     |
GND_1_o_addr[2]_AND_67_o(GND_1_o_addr[2]_AND_67_o1:O)| NONE(*)(Z_1_o_dff_15_OUT_2_LDC)| 1     |
clk                                                  | BUFGP                          | 5     |
read                                                 | IBUF+BUFG                      | 1     |
GND_1_o_addr[2]_AND_65_o(GND_1_o_addr[2]_AND_65_o1:O)| NONE(*)(Z_1_o_dff_15_OUT_3_LDC)| 1     |
GND_1_o_addr[2]_AND_69_o(GND_1_o_addr[2]_AND_69_o1:O)| NONE(*)(Z_1_o_dff_15_OUT_1_LDC)| 1     |
GND_1_o_addr[2]_AND_71_o(GND_1_o_addr[2]_AND_71_o1:O)| NONE(*)(Z_1_o_dff_15_OUT_0_LDC)| 1     |
-----------------------------------------------------+--------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.384ns
   Maximum output required time after clock: 1.766ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_18_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            in<3> (PAD)
  Destination:       r6_3 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_18_o falling

  Data Path: in<3> to r6_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  in_3_IBUF (in_3_IBUF)
     LD:D                     -0.028          r6_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_2_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            in<3> (PAD)
  Destination:       r8_3 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_2_o falling

  Data Path: in<3> to r8_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  in_3_IBUF (in_3_IBUF)
     LD:D                     -0.028          r8_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_10_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            in<3> (PAD)
  Destination:       r7_3 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_10_o falling

  Data Path: in<3> to r7_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  in_3_IBUF (in_3_IBUF)
     LD:D                     -0.028          r7_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_42_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            in<3> (PAD)
  Destination:       r3_3 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_42_o falling

  Data Path: in<3> to r3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  in_3_IBUF (in_3_IBUF)
     LD:D                     -0.028          r3_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_26_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            in<3> (PAD)
  Destination:       r5_3 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_26_o falling

  Data Path: in<3> to r5_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  in_3_IBUF (in_3_IBUF)
     LD:D                     -0.028          r5_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_34_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            in<3> (PAD)
  Destination:       r4_3 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_34_o falling

  Data Path: in<3> to r4_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  in_3_IBUF (in_3_IBUF)
     LD:D                     -0.028          r4_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_50_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            in<3> (PAD)
  Destination:       r2_3 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_50_o falling

  Data Path: in<3> to r2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  in_3_IBUF (in_3_IBUF)
     LD:D                     -0.028          r2_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_AND_58_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.312ns (Levels of Logic = 1)
  Source:            in<3> (PAD)
  Destination:       r1_3 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_AND_58_o falling

  Data Path: in<3> to r1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  in_3_IBUF (in_3_IBUF)
     LD:D                     -0.028          r1_3
    ----------------------------------------
    Total                      0.312ns (0.001ns logic, 0.311ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_addr[2]_AND_67_o'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              2.380ns (Levels of Logic = 4)
  Source:            addr<1> (PAD)
  Destination:       Z_1_o_dff_15_OUT_2_LDC (LATCH)
  Destination Clock: GND_1_o_addr[2]_AND_67_o falling

  Data Path: addr<1> to Z_1_o_dff_15_OUT_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  addr_1_IBUF (addr_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<2>_3 (Mmux_addr[2]_r8[3]_wide_mux_2_OUT<2>_3)
     MUXF7:I1->O           2   0.279   0.515  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<2>_2_f7 (addr[2]_r8[3]_wide_mux_2_OUT<2>)
     LUT3:I0->O            1   0.097   0.279  GND_1_o_addr[2]_AND_68_o1 (GND_1_o_addr[2]_AND_68_o)
     LDC:CLR                   0.349          Z_1_o_dff_15_OUT_2_LDC
    ----------------------------------------
    Total                      2.380ns (0.823ns logic, 1.557ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29 / 5
-------------------------------------------------------------------------
Offset:              2.384ns (Levels of Logic = 4)
  Source:            addr<1> (PAD)
  Destination:       Z_1_o_dff_15_OUT_2_P_2 (FF)
  Destination Clock: clk rising

  Data Path: addr<1> to Z_1_o_dff_15_OUT_2_P_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  addr_1_IBUF (addr_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<3>_3 (Mmux_addr[2]_r8[3]_wide_mux_2_OUT<3>_3)
     MUXF7:I1->O           2   0.279   0.515  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<3>_2_f7 (addr[2]_r8[3]_wide_mux_2_OUT<3>)
     LUT3:I0->O            2   0.097   0.283  GND_1_o_addr[2]_AND_65_o1 (GND_1_o_addr[2]_AND_65_o)
     FDP:PRE                   0.349          Z_1_o_dff_15_OUT_3_P_3
    ----------------------------------------
    Total                      2.384ns (0.823ns logic, 1.561ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'read'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.703ns (Levels of Logic = 1)
  Source:            write (PAD)
  Destination:       GND_2_o_clk_DFF_5_LDC (LATCH)
  Destination Clock: read falling

  Data Path: write to GND_2_o_clk_DFF_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   0.353  write_IBUF (write_IBUF)
     LDC:CLR                   0.349          GND_2_o_clk_DFF_5_LDC
    ----------------------------------------
    Total                      0.703ns (0.350ns logic, 0.353ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_addr[2]_AND_65_o'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              2.380ns (Levels of Logic = 4)
  Source:            addr<1> (PAD)
  Destination:       Z_1_o_dff_15_OUT_3_LDC (LATCH)
  Destination Clock: GND_1_o_addr[2]_AND_65_o falling

  Data Path: addr<1> to Z_1_o_dff_15_OUT_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  addr_1_IBUF (addr_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<3>_3 (Mmux_addr[2]_r8[3]_wide_mux_2_OUT<3>_3)
     MUXF7:I1->O           2   0.279   0.515  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<3>_2_f7 (addr[2]_r8[3]_wide_mux_2_OUT<3>)
     LUT3:I0->O            1   0.097   0.279  GND_1_o_addr[2]_AND_66_o1 (GND_1_o_addr[2]_AND_66_o)
     LDC:CLR                   0.349          Z_1_o_dff_15_OUT_3_LDC
    ----------------------------------------
    Total                      2.380ns (0.823ns logic, 1.557ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_addr[2]_AND_69_o'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              2.380ns (Levels of Logic = 4)
  Source:            addr<1> (PAD)
  Destination:       Z_1_o_dff_15_OUT_1_LDC (LATCH)
  Destination Clock: GND_1_o_addr[2]_AND_69_o falling

  Data Path: addr<1> to Z_1_o_dff_15_OUT_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  addr_1_IBUF (addr_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<1>_3 (Mmux_addr[2]_r8[3]_wide_mux_2_OUT<1>_3)
     MUXF7:I1->O           2   0.279   0.515  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<1>_2_f7 (addr[2]_r8[3]_wide_mux_2_OUT<1>)
     LUT3:I0->O            1   0.097   0.279  GND_1_o_addr[2]_AND_70_o1 (GND_1_o_addr[2]_AND_70_o)
     LDC:CLR                   0.349          Z_1_o_dff_15_OUT_1_LDC
    ----------------------------------------
    Total                      2.380ns (0.823ns logic, 1.557ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_addr[2]_AND_71_o'
  Total number of paths / destination ports: 7 / 1
-------------------------------------------------------------------------
Offset:              2.380ns (Levels of Logic = 4)
  Source:            addr<1> (PAD)
  Destination:       Z_1_o_dff_15_OUT_0_LDC (LATCH)
  Destination Clock: GND_1_o_addr[2]_AND_71_o falling

  Data Path: addr<1> to Z_1_o_dff_15_OUT_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.762  addr_1_IBUF (addr_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<0>_3 (Mmux_addr[2]_r8[3]_wide_mux_2_OUT<0>_3)
     MUXF7:I1->O           2   0.279   0.515  Mmux_addr[2]_r8[3]_wide_mux_2_OUT<0>_2_f7 (addr[2]_r8[3]_wide_mux_2_OUT<0>)
     LUT3:I0->O            1   0.097   0.279  GND_1_o_addr[2]_AND_72_o1 (GND_1_o_addr[2]_AND_72_o)
     LDC:CLR                   0.349          Z_1_o_dff_15_OUT_0_LDC
    ----------------------------------------
    Total                      2.380ns (0.823ns logic, 1.557ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_addr[2]_AND_65_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            Z_1_o_dff_15_OUT_3_LDC (LATCH)
  Destination:       out<3> (PAD)
  Source Clock:      GND_1_o_addr[2]_AND_65_o falling

  Data Path: Z_1_o_dff_15_OUT_3_LDC to out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  Z_1_o_dff_15_OUT_3_LDC (Z_1_o_dff_15_OUT_3_LDC)
     LUT3:I0->O            1   0.097   0.279  Z_1_o_dff_15_OUT_31 (Z_1_o_dff_15_OUT_3)
     OBUFT:I->O                0.000          out_3_OBUFT (out<3>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              1.523ns (Levels of Logic = 3)
  Source:            GND_2_o_clk_DFF_5_P_5 (FF)
  Destination:       out<3> (PAD)
  Source Clock:      clk rising

  Data Path: GND_2_o_clk_DFF_5_P_5 to out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.361   0.379  GND_2_o_clk_DFF_5_P_5 (GND_2_o_clk_DFF_5_P_5)
     LUT3:I1->O            1   0.097   0.279  GND_2_o_clk_DFF_51 (GND_2_o_clk_DFF_5)
     INV:I->O              4   0.113   0.293  GND_2_o_clk_DFF_5_inv1_INV_0 (GND_2_o_clk_DFF_5_inv)
     OBUFT:T->O                0.000          out_3_OBUFT (out<3>)
    ----------------------------------------
    Total                      1.523ns (0.571ns logic, 0.952ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'read'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.766ns (Levels of Logic = 3)
  Source:            GND_2_o_clk_DFF_5_LDC (LATCH)
  Destination:       out<3> (PAD)
  Source Clock:      read falling

  Data Path: GND_2_o_clk_DFF_5_LDC to out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GND_2_o_clk_DFF_5_LDC (GND_2_o_clk_DFF_5_LDC)
     LUT3:I0->O            1   0.097   0.279  GND_2_o_clk_DFF_51 (GND_2_o_clk_DFF_5)
     INV:I->O              4   0.113   0.293  GND_2_o_clk_DFF_5_inv1_INV_0 (GND_2_o_clk_DFF_5_inv)
     OBUFT:T->O                0.000          out_3_OBUFT (out<3>)
    ----------------------------------------
    Total                      1.766ns (0.682ns logic, 1.084ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_addr[2]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            Z_1_o_dff_15_OUT_2_LDC (LATCH)
  Destination:       out<2> (PAD)
  Source Clock:      GND_1_o_addr[2]_AND_67_o falling

  Data Path: Z_1_o_dff_15_OUT_2_LDC to out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  Z_1_o_dff_15_OUT_2_LDC (Z_1_o_dff_15_OUT_2_LDC)
     LUT3:I0->O            1   0.097   0.279  Z_1_o_dff_15_OUT_21 (Z_1_o_dff_15_OUT_2)
     OBUFT:I->O                0.000          out_2_OBUFT (out<2>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_addr[2]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            Z_1_o_dff_15_OUT_1_LDC (LATCH)
  Destination:       out<1> (PAD)
  Source Clock:      GND_1_o_addr[2]_AND_69_o falling

  Data Path: Z_1_o_dff_15_OUT_1_LDC to out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  Z_1_o_dff_15_OUT_1_LDC (Z_1_o_dff_15_OUT_1_LDC)
     LUT3:I0->O            1   0.097   0.279  Z_1_o_dff_15_OUT_11 (Z_1_o_dff_15_OUT_1)
     OBUFT:I->O                0.000          out_1_OBUFT (out<1>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_addr[2]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.360ns (Levels of Logic = 2)
  Source:            Z_1_o_dff_15_OUT_0_LDC (LATCH)
  Destination:       out<0> (PAD)
  Source Clock:      GND_1_o_addr[2]_AND_71_o falling

  Data Path: Z_1_o_dff_15_OUT_0_LDC to out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  Z_1_o_dff_15_OUT_0_LDC (Z_1_o_dff_15_OUT_0_LDC)
     LUT3:I0->O            1   0.097   0.279  Z_1_o_dff_15_OUT_01 (Z_1_o_dff_15_OUT_0)
     OBUFT:I->O                0.000          out_0_OBUFT (out<0>)
    ----------------------------------------
    Total                      1.360ns (0.569ns logic, 0.791ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_1_o_addr[2]_AND_65_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
GND_1_o_GND_1_o_AND_10_o|         |         |    2.645|         |
GND_1_o_GND_1_o_AND_18_o|         |         |    2.468|         |
GND_1_o_GND_1_o_AND_26_o|         |         |    2.384|         |
GND_1_o_GND_1_o_AND_2_o |         |         |    2.600|         |
GND_1_o_GND_1_o_AND_34_o|         |         |    2.598|         |
GND_1_o_GND_1_o_AND_42_o|         |         |    2.643|         |
GND_1_o_GND_1_o_AND_50_o|         |         |    2.466|         |
GND_1_o_GND_1_o_AND_58_o|         |         |    2.382|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_addr[2]_AND_67_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
GND_1_o_GND_1_o_AND_10_o|         |         |    2.645|         |
GND_1_o_GND_1_o_AND_18_o|         |         |    2.468|         |
GND_1_o_GND_1_o_AND_26_o|         |         |    2.384|         |
GND_1_o_GND_1_o_AND_2_o |         |         |    2.600|         |
GND_1_o_GND_1_o_AND_34_o|         |         |    2.598|         |
GND_1_o_GND_1_o_AND_42_o|         |         |    2.643|         |
GND_1_o_GND_1_o_AND_50_o|         |         |    2.466|         |
GND_1_o_GND_1_o_AND_58_o|         |         |    2.382|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_addr[2]_AND_69_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
GND_1_o_GND_1_o_AND_10_o|         |         |    2.645|         |
GND_1_o_GND_1_o_AND_18_o|         |         |    2.468|         |
GND_1_o_GND_1_o_AND_26_o|         |         |    2.384|         |
GND_1_o_GND_1_o_AND_2_o |         |         |    2.600|         |
GND_1_o_GND_1_o_AND_34_o|         |         |    2.598|         |
GND_1_o_GND_1_o_AND_42_o|         |         |    2.643|         |
GND_1_o_GND_1_o_AND_50_o|         |         |    2.466|         |
GND_1_o_GND_1_o_AND_58_o|         |         |    2.382|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_addr[2]_AND_71_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
GND_1_o_GND_1_o_AND_10_o|         |         |    2.645|         |
GND_1_o_GND_1_o_AND_18_o|         |         |    2.468|         |
GND_1_o_GND_1_o_AND_26_o|         |         |    2.384|         |
GND_1_o_GND_1_o_AND_2_o |         |         |    2.600|         |
GND_1_o_GND_1_o_AND_34_o|         |         |    2.598|         |
GND_1_o_GND_1_o_AND_42_o|         |         |    2.643|         |
GND_1_o_GND_1_o_AND_50_o|         |         |    2.466|         |
GND_1_o_GND_1_o_AND_58_o|         |         |    2.382|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
GND_1_o_GND_1_o_AND_10_o|         |    2.649|         |         |
GND_1_o_GND_1_o_AND_18_o|         |    2.472|         |         |
GND_1_o_GND_1_o_AND_26_o|         |    2.388|         |         |
GND_1_o_GND_1_o_AND_2_o |         |    2.604|         |         |
GND_1_o_GND_1_o_AND_34_o|         |    2.602|         |         |
GND_1_o_GND_1_o_AND_42_o|         |    2.647|         |         |
GND_1_o_GND_1_o_AND_50_o|         |    2.470|         |         |
GND_1_o_GND_1_o_AND_58_o|         |    2.386|         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.93 secs
 
--> 

Total memory usage is 4654468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    1 (   0 filtered)

