{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 17:35:58 2018 " "Info: Processing started: Fri Jun 08 17:35:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 7seg_display_cnt10 -c 7seg_display_cnt10 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 7seg_display_cnt10 -c 7seg_display_cnt10" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "7seg_display_cnt10 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"7seg_display_cnt10\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 873 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 875 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 877 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 879 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 881 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "7seg_display_cnt10.sdc " "Critical Warning: Synopsys Design Constraints File file not found: '7seg_display_cnt10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst17  from: datac  to: combout " "Info: Cell: inst7\|inst17  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|inst18  from: datac  to: combout " "Info: Cell: inst7\|inst18  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Sol:inst4\|m100:inst3\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|La:inst5\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|fre_div:inst8\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{music:inst3\|Do:inst\|m100:inst1\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -rise_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fre_div:inst888\|m100:inst4\|74390:inst\|7\}\] -fall_to \[get_clocks \{clk_50mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50mhz~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk_50mhz~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 8 -104 64 24 "clk_50mhz" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 869 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fre_div:inst888\|74390:inst1\|7  " "Info: Automatically promoted node fre_div:inst888\|74390:inst1\|7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debonce:inst11\|switchlll:inst\|7474:inst1\|9 " "Info: Destination node debonce:inst11\|switchlll:inst\|7474:inst1\|9" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { debonce:inst11|switchlll:inst|7474:inst1|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debonce:inst11\|switchlll:inst\|7474:inst\|9 " "Info: Destination node debonce:inst11\|switchlll:inst\|7474:inst\|9" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { debonce:inst11|switchlll:inst|7474:inst|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 552 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debonce:inst11\|switchlll:inst\|7474:inst\|10 " "Info: Destination node debonce:inst11\|switchlll:inst\|7474:inst\|10" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { debonce:inst11|switchlll:inst|7474:inst|10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 553 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debonce:inst11\|switchlll:inst\|7474:inst2\|9 " "Info: Destination node debonce:inst11\|switchlll:inst\|7474:inst2\|9" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { debonce:inst11|switchlll:inst|7474:inst2|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 550 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debonce:inst11\|switchlll:inst\|7474:inst2\|10 " "Info: Destination node debonce:inst11\|switchlll:inst\|7474:inst2\|10" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { debonce:inst11|switchlll:inst|7474:inst2|10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 551 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switchlll:inst9l\|7474:inst1\|9 " "Info: Destination node switchlll:inst9l\|7474:inst1\|9" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { switchlll:inst9l|7474:inst1|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switchlll:inst9l\|7474:inst1\|10 " "Info: Destination node switchlll:inst9l\|7474:inst1\|10" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { switchlll:inst9l|7474:inst1|10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 455 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switchlll:inst9l\|7474:inst\|9 " "Info: Destination node switchlll:inst9l\|7474:inst\|9" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { switchlll:inst9l|7474:inst|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switchlll:inst9l\|7474:inst\|10 " "Info: Destination node switchlll:inst9l\|7474:inst\|10" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { switchlll:inst9l|7474:inst|10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 453 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switchlll:inst9l\|7474:inst2\|9 " "Info: Destination node switchlll:inst9l\|7474:inst2\|9" {  } { { "7474.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { switchlll:inst9l|7474:inst2|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 456 520 584 536 "7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|74390:inst1|7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 203 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fre_div:inst888\|74390:inst1\|3  " "Info: Automatically promoted node fre_div:inst888\|74390:inst1\|3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst888\|74390:inst1\|3~0 " "Info: Destination node fre_div:inst888\|74390:inst1\|3~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|74390:inst1|3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst888\|74390:inst1\|20 " "Info: Destination node fre_div:inst888\|74390:inst1\|20" {  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 344 408 472 384 "20" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|74390:inst1|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 72 520 584 152 "3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|74390:inst1|3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fre_div:inst888\|m100:inst6\|74390:inst\|31  " "Info: Automatically promoted node fre_div:inst888\|m100:inst6\|74390:inst\|31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst888\|m100:inst6\|74390:inst\|31~0 " "Info: Destination node fre_div:inst888\|m100:inst6\|74390:inst\|31~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 632 520 584 712 "31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|m100:inst6|74390:inst|31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 664 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fre_div:inst888\|m100:inst6\|74390:inst\|29 " "Info: Destination node fre_div:inst888\|m100:inst6\|74390:inst\|29" {  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 904 408 472 944 "29" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|m100:inst6|74390:inst|29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 522 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timedelay:inst1\|cnt60:inst2\|inst6 " "Info: Destination node timedelay:inst1\|cnt60:inst2\|inst6" {  } { { "cnt60.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cnt60.bdf" { { 200 192 256 248 "inst6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timedelay:inst1|cnt60:inst2|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 632 520 584 712 "31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fre_div:inst888|m100:inst6|74390:inst|31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 523 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cntall:inst7\|inst17  " "Info: Automatically promoted node cntall:inst7\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cntall.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cntall.bdf" { { 712 216 280 760 "inst17" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntall:inst7|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cntall:inst7\|inst18  " "Info: Automatically promoted node cntall:inst7\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cntall.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cntall.bdf" { { 344 152 216 392 "inst18" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntall:inst7|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 432 -128 -64 480 "inst12" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 376 -128 -64 424 "inst14" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music:inst3\|fre_div:inst8\|m100:inst6\|74390:inst\|31  " "Info: Automatically promoted node music:inst3\|fre_div:inst8\|m100:inst6\|74390:inst\|31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music:inst3\|fre_div:inst8\|m100:inst6\|74390:inst\|31~0 " "Info: Destination node music:inst3\|fre_div:inst8\|m100:inst6\|74390:inst\|31~0" {  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 632 520 584 712 "31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { music:inst3|fre_div:inst8|m100:inst6|74390:inst|31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 659 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music:inst3\|fre_div:inst8\|m100:inst6\|74390:inst\|29 " "Info: Destination node music:inst3\|fre_div:inst8\|m100:inst6\|74390:inst\|29" {  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 904 408 472 944 "29" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { music:inst3|fre_div:inst8|m100:inst6|74390:inst|29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74390.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74390.bdf" { { 632 520 584 712 "31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { music:inst3|fre_div:inst8|m100:inst6|74390:inst|31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timedelay:inst1\|cnt60:inst2\|inst6  " "Info: Automatically promoted node timedelay:inst1\|cnt60:inst2\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cnt60.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cnt60.bdf" { { 200 192 256 248 "inst6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timedelay:inst1|cnt60:inst2|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/FPGA (2)/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "h " "Warning: Node \"h\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "h" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hpause " "Warning: Node \"hpause\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "hpause" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X10_Y20 X20_Y29 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/FPGA (2)/output_files/7seg_display_cnt10.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/FPGA (2)/output_files/7seg_display_cnt10.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 17:36:08 2018 " "Info: Processing ended: Fri Jun 08 17:36:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
