INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/project_final_testbench/project_final_testbench.srcs/sources_1/new/tb_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_filter
