{"files":[{"patch":"@@ -1186,4 +1186,4 @@\n-  Assembler::patch(branch + 0,  31, 12, upper & 0xfffff);                       \/\/ Lui.             target[47:28] + target[27] ==> branch[31:12]\n-  Assembler::patch(branch + 4,  31, 20, (lower >> 17) & 0xfff);                 \/\/ Addi.            target[27:16] ==> branch[31:20]\n-  Assembler::patch(branch + 12, 31, 20, (lower >> 6) & 0x7ff);                  \/\/ Addi.            target[15: 5] ==> branch[31:20]\n-  Assembler::patch(branch + 20, 31, 20, lower & 0x3f);                          \/\/ Addi\/Jalr\/Load.  target[ 4: 0] ==> branch[31:20]\n+  Assembler::patch(branch + 0,  31, 12, upper & 0xfffff);                       \/\/ Lui.             target[48:29] + target[28] ==> branch[31:12]\n+  Assembler::patch(branch + 4,  31, 20, (lower >> 17) & 0xfff);                 \/\/ Addi.            target[28:17] ==> branch[31:20]\n+  Assembler::patch(branch + 12, 31, 20, (lower >> 6) & 0x7ff);                  \/\/ Addi.            target[16: 6] ==> branch[31:20]\n+  Assembler::patch(branch + 20, 31, 20, lower & 0x3f);                          \/\/ Addi\/Jalr\/Load.  target[ 5: 0] ==> branch[31:20]\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}