Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:10:39 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.486        0.000                      0                  673        0.242        0.000                      0                  673        3.000        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.486        0.000                      0                  673        0.242        0.000                      0                  673        3.000        0.000                       0                   285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.870ns (44.206%)  route 3.622ns (55.794%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsm5/out_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsm5/out_reg[27]_i_1__4_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.465 r  fsm5/out_reg[31]_i_3__4/O[1]
                         net (fo=1, routed)           0.000     7.465    fsm5/incr5_out[29]
    SLICE_X43Y73         FDRE                                         r  fsm5/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X43Y73         FDRE                                         r  fsm5/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 2.849ns (44.025%)  route 3.622ns (55.975%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsm5/out_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsm5/out_reg[27]_i_1__4_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.444 r  fsm5/out_reg[31]_i_3__4/O[3]
                         net (fo=1, routed)           0.000     7.444    fsm5/incr5_out[31]
    SLICE_X43Y73         FDRE                                         r  fsm5/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X43Y73         FDRE                                         r  fsm5/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 2.775ns (43.377%)  route 3.622ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsm5/out_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsm5/out_reg[27]_i_1__4_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  fsm5/out_reg[31]_i_3__4/O[2]
                         net (fo=1, routed)           0.000     7.370    fsm5/incr5_out[30]
    SLICE_X43Y73         FDRE                                         r  fsm5/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X43Y73         FDRE                                         r  fsm5/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.759ns (43.235%)  route 3.622ns (56.765%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  fsm5/out_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.131    fsm5/out_reg[27]_i_1__4_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.354 r  fsm5/out_reg[31]_i_3__4/O[0]
                         net (fo=1, routed)           0.000     7.354    fsm5/incr5_out[28]
    SLICE_X43Y73         FDRE                                         r  fsm5/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X43Y73         FDRE                                         r  fsm5/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.756ns (43.209%)  route 3.622ns (56.791%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.351 r  fsm5/out_reg[27]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     7.351    fsm5/incr5_out[25]
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 2.735ns (43.021%)  route 3.622ns (56.979%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.330 r  fsm5/out_reg[27]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     7.330    fsm5/incr5_out[27]
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.184ns (34.638%)  route 4.121ns (65.362%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.477 r  fsm5/out_reg[3]_i_1__4/O[2]
                         net (fo=1, routed)           0.499     6.976    fsm5/incr5_out[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.302     7.278 r  fsm5/out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.278    fsm5/out[2]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  fsm5/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X42Y66         FDRE                                         r  fsm5/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.077     7.966    fsm5/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 2.661ns (42.350%)  route 3.622ns (57.650%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.256 r  fsm5/out_reg[27]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     7.256    fsm5/incr5_out[26]
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 fsm3/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.141ns (34.275%)  route 4.106ns (65.725%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y67         FDRE                                         r  fsm3/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[23]/Q
                         net (fo=3, routed)           0.819     2.310    fsm3/fsm3_out[23]
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.434 r  fsm3/x_addr0[3]_INST_0_i_17/O
                         net (fo=2, routed)           0.583     3.018    fsm3/x_addr0[3]_INST_0_i_17_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I2_O)        0.124     3.142 r  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=2, routed)           0.477     3.618    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.742 f  fsm3/out[31]_i_6__1/O
                         net (fo=38, routed)          0.734     4.476    fsm6/out_reg[31]
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  fsm6/out[31]_i_4/O
                         net (fo=66, routed)          0.858     5.459    fsm3/out_reg[1]_1
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.583 r  fsm3/out[3]_i_8__0/O
                         net (fo=1, routed)           0.000     5.583    fsm3/out[3]_i_8__0_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.161 r  fsm3/out_reg[3]_i_1__2/O[2]
                         net (fo=1, routed)           0.341     6.502    fsm3/incr3_out[2]
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.301     6.803 r  fsm3/out[2]_i_4__0/O
                         net (fo=1, routed)           0.292     7.096    fsm3/out[2]_i_4__0_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124     7.220 r  fsm3/out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.220    fsm3/out[2]_i_1_n_0
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm3/clk
    SLICE_X33Y63         FDRE                                         r  fsm3/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.031     7.920    fsm3/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 fsm5/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 2.645ns (42.203%)  route 3.622ns (57.797%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[26]/Q
                         net (fo=4, routed)           0.861     2.290    fsm5/fsm5_out[26]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.146     2.436 r  fsm5/y_addr0[3]_INST_0_i_32/O
                         net (fo=1, routed)           0.948     3.385    fsm5/y_addr0[3]_INST_0_i_32_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.328     3.713 r  fsm5/y_addr0[3]_INST_0_i_22/O
                         net (fo=3, routed)           0.744     4.457    fsm5/y_addr0[3]_INST_0_i_22_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.581 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=42, routed)          0.237     4.819    fsm6/out_reg[3]_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  fsm6/out[31]_i_5__1/O
                         net (fo=66, routed)          0.831     5.773    fsm5/incr5_left1
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.124     5.897 r  fsm5/out[3]_i_7__1/O
                         net (fo=1, routed)           0.000     5.897    fsm5/out[3]_i_7__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.447 r  fsm5/out_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.447    fsm5/out_reg[3]_i_1__4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  fsm5/out_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.561    fsm5/out_reg[7]_i_1__4_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  fsm5/out_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.675    fsm5/out_reg[11]_i_1__4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  fsm5/out_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.789    fsm5/out_reg[15]_i_1__4_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  fsm5/out_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.903    fsm5/out_reg[19]_i_1__4_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  fsm5/out_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.017    fsm5/out_reg[23]_i_1__4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.240 r  fsm5/out_reg[27]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     7.240    fsm5/incr5_out[24]
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=284, unset)          0.924     7.924    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    j0/clk
    SLICE_X39Y66         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  j0/out_reg[0]/Q
                         net (fo=6, routed)           0.168     0.719    fsm2/Q[0]
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.045     0.764 r  fsm2/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.764    j0/D[0]
    SLICE_X39Y66         FDRE                                         r  j0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    j0/clk
    SLICE_X39Y66         FDRE                                         r  j0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.091     0.523    j0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    fsm1/clk
    SLICE_X46Y63         FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm1/out_reg[0]/Q
                         net (fo=7, routed)           0.186     0.760    fsm1/out_reg[1]_0[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.805 r  fsm1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.805    fsm1/out[0]_i_1_n_0
    SLICE_X46Y63         FDRE                                         r  fsm1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    fsm1/clk
    SLICE_X46Y63         FDRE                                         r  fsm1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y63         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 j0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    j0/clk
    SLICE_X39Y65         FDRE                                         r  j0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[1]/Q
                         net (fo=5, routed)           0.181     0.733    fsm2/Q[1]
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.778 r  fsm2/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.778    j0/D[1]
    SLICE_X39Y65         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    j0/clk
    SLICE_X39Y65         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 i1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.305%)  route 0.184ns (49.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    i1/clk
    SLICE_X45Y65         FDRE                                         r  i1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/done_reg/Q
                         net (fo=6, routed)           0.184     0.735    fsm7/i1_done
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.780 r  fsm7/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.780    fsm7/out[0]_i_1_n_0
    SLICE_X45Y64         FDRE                                         r  fsm7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    fsm7/clk
    SLICE_X45Y64         FDRE                                         r  fsm7/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 i1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.955%)  route 0.145ns (39.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    i1/clk
    SLICE_X41Y65         FDRE                                         r  i1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.128     0.538 f  i1/out_reg[3]/Q
                         net (fo=4, routed)           0.145     0.683    i1/i1_out[3]
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.098     0.781 r  i1/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.781    cond_stored0/out_reg[0]_0
    SLICE_X40Y65         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    cond_stored0/clk
    SLICE_X40Y65         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 j1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[1]/Q
                         net (fo=5, routed)           0.192     0.743    fsm4/Q[1]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.788 r  fsm4/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.788    j1/D[1]
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.092     0.524    j1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fsm3/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    fsm3/clk
    SLICE_X32Y65         FDRE                                         r  fsm3/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm3/out_reg[15]/Q
                         net (fo=3, routed)           0.148     0.722    fsm3/fsm3_out[15]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.767 r  fsm3/out[15]_i_6__0/O
                         net (fo=1, routed)           0.000     0.767    fsm3/out[15]_i_6__0_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.831 r  fsm3/out_reg[15]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.831    fsm3/incr3_out[15]
    SLICE_X32Y65         FDRE                                         r  fsm3/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    fsm3/clk
    SLICE_X32Y65         FDRE                                         r  fsm3/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm3/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fsm3/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    fsm3/clk
    SLICE_X32Y68         FDRE                                         r  fsm3/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm3/out_reg[27]/Q
                         net (fo=4, routed)           0.148     0.722    fsm3/fsm3_out[27]
    SLICE_X32Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.767 r  fsm3/out[27]_i_6__0/O
                         net (fo=1, routed)           0.000     0.767    fsm3/out[27]_i_6__0_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.831 r  fsm3/out_reg[27]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.831    fsm3/incr3_out[27]
    SLICE_X32Y68         FDRE                                         r  fsm3/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    fsm3/clk
    SLICE_X32Y68         FDRE                                         r  fsm3/out_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm3/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fsm3/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    fsm3/clk
    SLICE_X32Y64         FDRE                                         r  fsm3/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm3/out_reg[11]/Q
                         net (fo=3, routed)           0.149     0.723    fsm3/fsm3_out[11]
    SLICE_X32Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  fsm3/out[11]_i_6__0/O
                         net (fo=1, routed)           0.000     0.768    fsm3/out[11]_i_6__0_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.832 r  fsm3/out_reg[11]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.832    fsm3/incr3_out[11]
    SLICE_X32Y64         FDRE                                         r  fsm3/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    fsm3/clk
    SLICE_X32Y64         FDRE                                         r  fsm3/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm3/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fsm3/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.410     0.410    fsm3/clk
    SLICE_X32Y66         FDRE                                         r  fsm3/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm3/out_reg[19]/Q
                         net (fo=3, routed)           0.149     0.723    fsm3/fsm3_out[19]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  fsm3/out[19]_i_6__0/O
                         net (fo=1, routed)           0.000     0.768    fsm3/out[19]_i_6__0_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.832 r  fsm3/out_reg[19]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.832    fsm3/incr3_out[19]
    SLICE_X32Y66         FDRE                                         r  fsm3/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=284, unset)          0.432     0.432    fsm3/clk
    SLICE_X32Y66         FDRE                                         r  fsm3/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm3/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X40Y67  cond_computed0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X40Y65  cond_stored0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X42Y64  done_reg0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y60  t0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y62  t0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y62  t0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y63  t0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y63  t0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y63  t0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y63  t0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y67  cond_computed0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y65  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X42Y64  done_reg0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y60  t0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y62  t0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y62  t0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  t0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  t0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  t0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  t0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y67  cond_computed0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y65  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X42Y64  done_reg0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y60  t0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y62  t0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y62  t0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  t0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  t0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  t0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y63  t0/out_reg[15]/C



