

================================================================
== Vivado HLS Report for 'kernel0'
================================================================
* Date:           Sat Sep 14 23:31:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    32797|    33589| 0.164 ms | 0.168 ms |  32784|  33581| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_PE_wrapper130_fu_322                          |PE_wrapper130                          |    32783|    32783| 0.164 ms | 0.164 ms |  32783|  32783|   none  |
        |grp_PE_wrapper131_fu_331                          |PE_wrapper131                          |    32783|    32783| 0.164 ms | 0.164 ms |  32783|  32783|   none  |
        |grp_PE_wrapper132_fu_340                          |PE_wrapper132                          |    32783|    32783| 0.164 ms | 0.164 ms |  32783|  32783|   none  |
        |grp_PE_wrapper_fu_349                             |PE_wrapper                             |    32783|    32783| 0.164 ms | 0.164 ms |  32783|  32783|   none  |
        |grp_A_IO_L3_in_serialize_fu_358                   |A_IO_L3_in_serialize                   |     1034|     1034| 5.170 us | 5.170 us |   1034|   1034|   none  |
        |grp_B_IO_L3_in_serialize_fu_366                   |B_IO_L3_in_serialize                   |     1034|     1034| 5.170 us | 5.170 us |   1034|   1034|   none  |
        |grp_C_drain_IO_L3_out_serialize_fu_374            |C_drain_IO_L3_out_serialize            |     1032|     1032| 5.160 us | 5.160 us |   1032|   1032|   none  |
        |grp_C_drain_IO_L1_out_wrapper136_fu_382           |C_drain_IO_L1_out_wrapper136           |     1698|     1698| 8.490 us | 8.490 us |   1698|   1698|   none  |
        |grp_C_drain_IO_L1_out_wrapper_fu_389              |C_drain_IO_L1_out_wrapper              |     1698|     1698| 8.490 us | 8.490 us |   1698|   1698|   none  |
        |grp_B_IO_L2_in_fu_396                             |B_IO_L2_in                             |     1643|    33580| 8.215 us | 0.168 ms |   1643|  33580|   none  |
        |grp_A_IO_L2_in_fu_403                             |A_IO_L2_in                             |     1643|    33580| 8.215 us | 0.168 ms |   1643|  33580|   none  |
        |grp_C_drain_IO_L1_out_boundary_wrapper135_fu_410  |C_drain_IO_L1_out_boundary_wrapper135  |     1361|     1361| 6.805 us | 6.805 us |   1361|   1361|   none  |
        |grp_C_drain_IO_L1_out_boundary_wrapper_fu_416     |C_drain_IO_L1_out_boundary_wrapper     |     1361|     1361| 6.805 us | 6.805 us |   1361|   1361|   none  |
        |grp_B_IO_L2_in_boundary_fu_422                    |B_IO_L2_in_boundary                    |      811|    33580| 4.055 us | 0.168 ms |    811|  33580|   none  |
        |grp_A_IO_L2_in_boundary_fu_428                    |A_IO_L2_in_boundary                    |      811|    33580| 4.055 us | 0.168 ms |    811|  33580|   none  |
        |grp_C_drain_IO_L2_out_fu_434                      |C_drain_IO_L2_out                      |     1121|     1121| 5.605 us | 5.605 us |   1121|   1121|   none  |
        |grp_A_PE_dummy_in133_fu_441                       |A_PE_dummy_in133                       |    32770|    32770| 0.164 ms | 0.164 ms |  32770|  32770|   none  |
        |grp_B_PE_dummy_in134_fu_446                       |B_PE_dummy_in134                       |    32770|    32770| 0.164 ms | 0.164 ms |  32770|  32770|   none  |
        |grp_A_PE_dummy_in_fu_451                          |A_PE_dummy_in                          |    32770|    32770| 0.164 ms | 0.164 ms |  32770|  32770|   none  |
        |grp_B_PE_dummy_in_fu_456                          |B_PE_dummy_in                          |    32770|    32770| 0.164 ms | 0.164 ms |  32770|  32770|   none  |
        |grp_A_IO_L3_in_fu_461                             |A_IO_L3_in                             |     1026|     1026| 5.130 us | 5.130 us |   1026|   1026|   none  |
        |grp_B_IO_L3_in_fu_467                             |B_IO_L3_in                             |     1026|     1026| 5.130 us | 5.130 us |   1026|   1026|   none  |
        |grp_C_drain_IO_L3_out_fu_473                      |C_drain_IO_L3_out                      |     1026|     1026| 5.130 us | 5.130 us |   1026|   1026|   none  |
        |grp_C_drain_IO_L2_out_boundary_fu_479             |C_drain_IO_L2_out_boundary             |      514|      514| 2.570 us | 2.570 us |    514|    514|   none  |
        |call_ln1180_kernel0_entry12_fu_485                |kernel0_entry12                        |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%C_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C_V)" [src/kernel_kernel.cpp:1180]   --->   Operation 26 'read' 'C_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%B_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B_V)" [src/kernel_kernel.cpp:1180]   --->   Operation 27 'read' 'B_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%A_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A_V)" [src/kernel_kernel.cpp:1180]   --->   Operation 28 'read' 'A_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%C_V_c = alloca i32, align 4" [src/kernel_kernel.cpp:1180]   --->   Operation 29 'alloca' 'C_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 13> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%B_V_c = alloca i32, align 4" [src/kernel_kernel.cpp:1180]   --->   Operation 30 'alloca' 'B_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 13> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_V_c = alloca i32, align 4" [src/kernel_kernel.cpp:1180]   --->   Operation 31 'alloca' 'A_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 13> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L3_in_serialize_V_V = alloca i512, align 8" [src/kernel_kernel.cpp:1193]   --->   Operation 32 'alloca' 'fifo_A_A_IO_L3_in_serialize_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 13> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L3_in_serialize_V_V = alloca i512, align 8" [src/kernel_kernel.cpp:1195]   --->   Operation 33 'alloca' 'fifo_B_B_IO_L3_in_serialize_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 13> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_V_V = alloca i128, align 8" [src/kernel_kernel.cpp:1197]   --->   Operation 34 'alloca' 'fifo_C_drain_C_drain_IO_L3_out_serialize_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 13> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L2_in_0_V_V = alloca i512, align 8" [src/kernel_kernel.cpp:1199]   --->   Operation 35 'alloca' 'fifo_A_A_IO_L2_in_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fifo_A_A_IO_L2_in_1_V_V = alloca i512, align 8" [src/kernel_kernel.cpp:1202]   --->   Operation 36 'alloca' 'fifo_A_A_IO_L2_in_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L2_in_0_V_V = alloca i512, align 8" [src/kernel_kernel.cpp:1208]   --->   Operation 37 'alloca' 'fifo_B_B_IO_L2_in_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%fifo_B_B_IO_L2_in_1_V_V = alloca i512, align 8" [src/kernel_kernel.cpp:1211]   --->   Operation 38 'alloca' 'fifo_B_B_IO_L2_in_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_0_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1217]   --->   Operation 39 'alloca' 'fifo_A_PE_0_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_1_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1220]   --->   Operation 40 'alloca' 'fifo_A_PE_0_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%fifo_A_PE_0_2_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1223]   --->   Operation 41 'alloca' 'fifo_A_PE_0_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_0_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1226]   --->   Operation 42 'alloca' 'fifo_A_PE_1_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_1_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1229]   --->   Operation 43 'alloca' 'fifo_A_PE_1_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%fifo_A_PE_1_2_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1232]   --->   Operation 44 'alloca' 'fifo_A_PE_1_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%fifo_B_PE_0_0_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1235]   --->   Operation 45 'alloca' 'fifo_B_PE_0_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%fifo_B_PE_1_0_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1238]   --->   Operation 46 'alloca' 'fifo_B_PE_1_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%fifo_B_PE_2_0_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1241]   --->   Operation 47 'alloca' 'fifo_B_PE_2_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fifo_B_PE_0_1_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1244]   --->   Operation 48 'alloca' 'fifo_B_PE_0_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fifo_B_PE_1_1_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1247]   --->   Operation 49 'alloca' 'fifo_B_PE_1_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fifo_B_PE_2_1_V_V = alloca i64, align 8" [src/kernel_kernel.cpp:1250]   --->   Operation 50 'alloca' 'fifo_B_PE_2_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_0_0_V = alloca float, align 4" [src/kernel_kernel.cpp:1253]   --->   Operation 51 'alloca' 'fifo_C_drain_PE_0_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_1_0_V = alloca float, align 4" [src/kernel_kernel.cpp:1256]   --->   Operation 52 'alloca' 'fifo_C_drain_PE_1_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_0_1_V = alloca float, align 4" [src/kernel_kernel.cpp:1259]   --->   Operation 53 'alloca' 'fifo_C_drain_PE_0_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%fifo_C_drain_PE_1_1_V = alloca float, align 4" [src/kernel_kernel.cpp:1262]   --->   Operation 54 'alloca' 'fifo_C_drain_PE_1_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_0_0_V_V = alloca i128, align 8" [src/kernel_kernel.cpp:1265]   --->   Operation 55 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_0_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_0_1_V_V = alloca i128, align 8" [src/kernel_kernel.cpp:1268]   --->   Operation 56 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_0_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_1_0_V_V = alloca i128, align 8" [src/kernel_kernel.cpp:1274]   --->   Operation 57 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_1_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L1_out_1_1_V_V = alloca i128, align 8" [src/kernel_kernel.cpp:1277]   --->   Operation 58 'alloca' 'fifo_C_drain_C_drain_IO_L1_out_1_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L2_out_0_V_V = alloca i128, align 8" [src/kernel_kernel.cpp:1283]   --->   Operation 59 'alloca' 'fifo_C_drain_C_drain_IO_L2_out_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%fifo_C_drain_C_drain_IO_L2_out_1_V_V = alloca i128, align 8" [src/kernel_kernel.cpp:1286]   --->   Operation 60 'alloca' 'fifo_C_drain_C_drain_IO_L2_out_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 61 [1/1] (1.45ns)   --->   "call void @kernel0.entry12(i32 %A_V_read, i32 %B_V_read, i32 %C_V_read, i32* %A_V_c, i32* %B_V_c, i32* %C_V_c)" [src/kernel_kernel.cpp:1180]   --->   Operation 61 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L3_in_serialize(i512* %gmem_A, i32* nocapture %A_V_c, i512* %fifo_A_A_IO_L3_in_serialize_V_V)" [src/kernel_kernel.cpp:1295]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @B_IO_L3_in_serialize(i512* %gmem_B, i32* nocapture %B_V_c, i512* %fifo_B_B_IO_L3_in_serialize_V_V)" [src/kernel_kernel.cpp:1326]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L3_in_serialize(i512* %gmem_A, i32* nocapture %A_V_c, i512* %fifo_A_A_IO_L3_in_serialize_V_V)" [src/kernel_kernel.cpp:1295]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L3_in_serialize(i512* %gmem_B, i32* nocapture %B_V_c, i512* %fifo_B_B_IO_L3_in_serialize_V_V)" [src/kernel_kernel.cpp:1326]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L3_in(i512* %fifo_A_A_IO_L3_in_serialize_V_V, i512* %fifo_A_A_IO_L2_in_0_V_V)" [src/kernel_kernel.cpp:1302]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 67 [2/2] (0.00ns)   --->   "call fastcc void @B_IO_L3_in(i512* %fifo_B_B_IO_L3_in_serialize_V_V, i512* %fifo_B_B_IO_L2_in_0_V_V)" [src/kernel_kernel.cpp:1333]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L3_in(i512* %fifo_A_A_IO_L3_in_serialize_V_V, i512* %fifo_A_A_IO_L2_in_0_V_V)" [src/kernel_kernel.cpp:1302]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L3_in(i512* %fifo_B_B_IO_L3_in_serialize_V_V, i512* %fifo_B_B_IO_L2_in_0_V_V)" [src/kernel_kernel.cpp:1333]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in(i512* %fifo_A_A_IO_L2_in_0_V_V, i512* %fifo_A_A_IO_L2_in_1_V_V, i64* %fifo_A_PE_0_0_V_V)" [src/kernel_kernel.cpp:1309]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in(i512* %fifo_B_B_IO_L2_in_0_V_V, i512* %fifo_B_B_IO_L2_in_1_V_V, i64* %fifo_B_PE_0_0_V_V)" [src/kernel_kernel.cpp:1340]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in(i512* %fifo_A_A_IO_L2_in_0_V_V, i512* %fifo_A_A_IO_L2_in_1_V_V, i64* %fifo_A_PE_0_0_V_V)" [src/kernel_kernel.cpp:1309]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in(i512* %fifo_B_B_IO_L2_in_0_V_V, i512* %fifo_B_B_IO_L2_in_1_V_V, i64* %fifo_B_PE_0_0_V_V)" [src/kernel_kernel.cpp:1340]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 74 [2/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_boundary(i512* %fifo_A_A_IO_L2_in_1_V_V, i64* %fifo_A_PE_1_0_V_V)" [src/kernel_kernel.cpp:1318]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_boundary(i512* %fifo_B_B_IO_L2_in_1_V_V, i64* %fifo_B_PE_0_1_V_V)" [src/kernel_kernel.cpp:1349]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 76 [2/2] (0.00ns)   --->   "call fastcc void @PE_wrapper130(i64* %fifo_A_PE_0_0_V_V, i64* %fifo_A_PE_0_1_V_V, i64* %fifo_B_PE_0_0_V_V, i64* %fifo_B_PE_1_0_V_V, float* %fifo_C_drain_PE_0_0_V)" [src/kernel_kernel.cpp:1357]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @A_IO_L2_in_boundary(i512* %fifo_A_A_IO_L2_in_1_V_V, i64* %fifo_A_PE_1_0_V_V)" [src/kernel_kernel.cpp:1318]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_boundary(i512* %fifo_B_B_IO_L2_in_1_V_V, i64* %fifo_B_PE_0_1_V_V)" [src/kernel_kernel.cpp:1349]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @PE_wrapper130(i64* %fifo_A_PE_0_0_V_V, i64* %fifo_A_PE_0_1_V_V, i64* %fifo_B_PE_0_0_V_V, i64* %fifo_B_PE_1_0_V_V, float* %fifo_C_drain_PE_0_0_V)" [src/kernel_kernel.cpp:1357]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @PE_wrapper131(i64* %fifo_A_PE_0_1_V_V, i64* %fifo_A_PE_0_2_V_V, i64* %fifo_B_PE_0_1_V_V, i64* %fifo_B_PE_1_1_V_V, float* %fifo_C_drain_PE_0_1_V)" [src/kernel_kernel.cpp:1369]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 81 [2/2] (0.00ns)   --->   "call fastcc void @PE_wrapper132(i64* %fifo_A_PE_1_0_V_V, i64* %fifo_A_PE_1_1_V_V, i64* %fifo_B_PE_1_0_V_V, i64* %fifo_B_PE_2_0_V_V, float* %fifo_C_drain_PE_1_0_V)" [src/kernel_kernel.cpp:1381]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @PE_wrapper131(i64* %fifo_A_PE_0_1_V_V, i64* %fifo_A_PE_0_2_V_V, i64* %fifo_B_PE_0_1_V_V, i64* %fifo_B_PE_1_1_V_V, float* %fifo_C_drain_PE_0_1_V)" [src/kernel_kernel.cpp:1369]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @PE_wrapper132(i64* %fifo_A_PE_1_0_V_V, i64* %fifo_A_PE_1_1_V_V, i64* %fifo_B_PE_1_0_V_V, i64* %fifo_B_PE_2_0_V_V, float* %fifo_C_drain_PE_1_0_V)" [src/kernel_kernel.cpp:1381]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @PE_wrapper(i64* %fifo_A_PE_1_1_V_V, i64* %fifo_A_PE_1_2_V_V, i64* %fifo_B_PE_1_1_V_V, i64* %fifo_B_PE_2_1_V_V, float* %fifo_C_drain_PE_1_1_V)" [src/kernel_kernel.cpp:1393]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 85 [2/2] (0.00ns)   --->   "call fastcc void @A_PE_dummy_in133(i64* %fifo_A_PE_0_2_V_V)" [src/kernel_kernel.cpp:1405]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @B_PE_dummy_in134(i64* %fifo_B_PE_2_0_V_V)" [src/kernel_kernel.cpp:1421]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 87 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_boundary_wrapper135(i128* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, float* %fifo_C_drain_PE_1_0_V)" [src/kernel_kernel.cpp:1437]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @PE_wrapper(i64* %fifo_A_PE_1_1_V_V, i64* %fifo_A_PE_1_2_V_V, i64* %fifo_B_PE_1_1_V_V, i64* %fifo_B_PE_2_1_V_V, float* %fifo_C_drain_PE_1_1_V)" [src/kernel_kernel.cpp:1393]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @A_PE_dummy_in133(i64* %fifo_A_PE_0_2_V_V)" [src/kernel_kernel.cpp:1405]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @B_PE_dummy_in134(i64* %fifo_B_PE_2_0_V_V)" [src/kernel_kernel.cpp:1421]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_boundary_wrapper135(i128* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, float* %fifo_C_drain_PE_1_0_V)" [src/kernel_kernel.cpp:1437]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @A_PE_dummy_in(i64* %fifo_A_PE_1_2_V_V)" [src/kernel_kernel.cpp:1413]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @B_PE_dummy_in(i64* %fifo_B_PE_2_1_V_V)" [src/kernel_kernel.cpp:1429]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 94 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_wrapper136(i128* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, float* %fifo_C_drain_PE_0_0_V)" [src/kernel_kernel.cpp:1446]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 95 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_boundary_wrapper(i128* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, float* %fifo_C_drain_PE_1_1_V)" [src/kernel_kernel.cpp:1456]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @A_PE_dummy_in(i64* %fifo_A_PE_1_2_V_V)" [src/kernel_kernel.cpp:1413]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @B_PE_dummy_in(i64* %fifo_B_PE_2_1_V_V)" [src/kernel_kernel.cpp:1429]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_wrapper136(i128* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, float* %fifo_C_drain_PE_0_0_V)" [src/kernel_kernel.cpp:1446]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_boundary_wrapper(i128* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, float* %fifo_C_drain_PE_1_1_V)" [src/kernel_kernel.cpp:1456]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 100 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_wrapper(i128* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, float* %fifo_C_drain_PE_0_1_V)" [src/kernel_kernel.cpp:1465]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 101 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_wrapper(i128* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, float* %fifo_C_drain_PE_0_1_V)" [src/kernel_kernel.cpp:1465]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 102 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L2_out_boundary(i128* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V)" [src/kernel_kernel.cpp:1475]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L2_out_boundary(i128* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V)" [src/kernel_kernel.cpp:1475]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 104 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L2_out(i128* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i128* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V)" [src/kernel_kernel.cpp:1483]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L2_out(i128* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i128* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V)" [src/kernel_kernel.cpp:1483]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 106 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L3_out(i128* %fifo_C_drain_C_drain_IO_L3_out_serialize_V_V, i128* %fifo_C_drain_C_drain_IO_L2_out_0_V_V)" [src/kernel_kernel.cpp:1492]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L3_out(i128* %fifo_C_drain_C_drain_IO_L3_out_serialize_V_V, i128* %fifo_C_drain_C_drain_IO_L2_out_0_V_V)" [src/kernel_kernel.cpp:1492]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L3_out_serialize(i512* %gmem_C, i32* nocapture %C_V_c, i128* %fifo_C_drain_C_drain_IO_L3_out_serialize_V_V)" [src/kernel_kernel.cpp:1499]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem_C), !map !256"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem_B), !map !262"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem_A), !map !266"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1190]   --->   Operation 112 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel0_str) nounwind"   --->   Operation 113 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @fifo_A_A_IO_L3_in_serialize_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* %fifo_A_A_IO_L3_in_serialize_V_V, i512* %fifo_A_A_IO_L3_in_serialize_V_V)"   --->   Operation 114 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_A_A_IO_L3_in_serialize_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @fifo_B_B_IO_L3_in_serialize_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* %fifo_B_B_IO_L3_in_serialize_V_V, i512* %fifo_B_B_IO_L3_in_serialize_V_V)"   --->   Operation 116 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_B_IO_L3_in_serialize_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([45 x i8]* @fifo_C_drain_C_drain_IO_L3_out_serialize_OC_V_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %fifo_C_drain_C_drain_IO_L3_out_serialize_V_V, i128* %fifo_C_drain_C_drain_IO_L3_out_serialize_V_V)"   --->   Operation 118 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_C_drain_IO_L3_out_serialize_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* %fifo_A_A_IO_L2_in_0_V_V, i512* %fifo_A_A_IO_L2_in_0_V_V)"   --->   Operation 120 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_A_A_IO_L2_in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i512* %fifo_A_A_IO_L2_in_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1201]   --->   Operation 122 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_A_A_IO_L2_in_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* %fifo_A_A_IO_L2_in_1_V_V, i512* %fifo_A_A_IO_L2_in_1_V_V)"   --->   Operation 123 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_A_A_IO_L2_in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i512* %fifo_A_A_IO_L2_in_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1204]   --->   Operation 125 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* %fifo_B_B_IO_L2_in_0_V_V, i512* %fifo_B_B_IO_L2_in_0_V_V)"   --->   Operation 126 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_B_IO_L2_in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i512* %fifo_B_B_IO_L2_in_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1210]   --->   Operation 128 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @fifo_B_B_IO_L2_in_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* %fifo_B_B_IO_L2_in_1_V_V, i512* %fifo_B_B_IO_L2_in_1_V_V)"   --->   Operation 129 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_B_IO_L2_in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i512* %fifo_B_B_IO_L2_in_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1213]   --->   Operation 131 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_A_PE_0_0_V_V, i64* %fifo_A_PE_0_0_V_V)"   --->   Operation 132 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_A_PE_0_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1219]   --->   Operation 134 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_A_PE_0_1_V_V, i64* %fifo_A_PE_0_1_V_V)"   --->   Operation 135 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_A_PE_0_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1222]   --->   Operation 137 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_0_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_A_PE_0_2_V_V, i64* %fifo_A_PE_0_2_V_V)"   --->   Operation 138 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_A_PE_0_2_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1225]   --->   Operation 140 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_A_PE_1_0_V_V, i64* %fifo_A_PE_1_0_V_V)"   --->   Operation 141 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_A_PE_1_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1228]   --->   Operation 143 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_A_PE_1_1_V_V, i64* %fifo_A_PE_1_1_V_V)"   --->   Operation 144 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_A_PE_1_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1231]   --->   Operation 146 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_A_PE_1_2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_A_PE_1_2_V_V, i64* %fifo_A_PE_1_2_V_V)"   --->   Operation 147 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_PE_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_A_PE_1_2_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1234]   --->   Operation 149 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_B_PE_0_0_V_V, i64* %fifo_B_PE_0_0_V_V)"   --->   Operation 150 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_B_PE_0_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1237]   --->   Operation 152 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_B_PE_1_0_V_V, i64* %fifo_B_PE_1_0_V_V)"   --->   Operation 153 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_B_PE_1_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1240]   --->   Operation 155 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_B_PE_2_0_V_V, i64* %fifo_B_PE_2_0_V_V)"   --->   Operation 156 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_B_PE_2_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1243]   --->   Operation 158 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_0_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_B_PE_0_1_V_V, i64* %fifo_B_PE_0_1_V_V)"   --->   Operation 159 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_B_PE_0_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1246]   --->   Operation 161 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_1_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_B_PE_1_1_V_V, i64* %fifo_B_PE_1_1_V_V)"   --->   Operation 162 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_B_PE_1_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1249]   --->   Operation 164 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @fifo_B_PE_2_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %fifo_B_PE_2_1_V_V, i64* %fifo_B_PE_2_1_V_V)"   --->   Operation 165 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_PE_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_B_PE_2_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1252]   --->   Operation 167 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_0_0_V, float* %fifo_C_drain_PE_0_0_V)"   --->   Operation 168 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(float* %fifo_C_drain_PE_0_0_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1255]   --->   Operation 170 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_0_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_1_0_V, float* %fifo_C_drain_PE_1_0_V)"   --->   Operation 171 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(float* %fifo_C_drain_PE_1_0_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1258]   --->   Operation 173 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_0_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_0_1_V, float* %fifo_C_drain_PE_0_1_V)"   --->   Operation 174 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(float* %fifo_C_drain_PE_0_1_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1261]   --->   Operation 176 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @fifo_C_drain_PE_1_1_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, float* %fifo_C_drain_PE_1_1_V, float* %fifo_C_drain_PE_1_1_V)"   --->   Operation 177 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_PE_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(float* %fifo_C_drain_PE_1_1_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1264]   --->   Operation 179 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V)"   --->   Operation 180 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_C_drain_IO_L1_out_0_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1267]   --->   Operation 182 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_0_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V)"   --->   Operation 183 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_C_drain_IO_L1_out_0_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1270]   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V)"   --->   Operation 186 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_C_drain_IO_L1_out_1_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1276]   --->   Operation 188 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([39 x i8]* @fifo_C_drain_C_drain_IO_L1_out_1_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, i128* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V)"   --->   Operation 189 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_C_drain_IO_L1_out_1_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1279]   --->   Operation 191 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_IO_L2_out_0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, i128* %fifo_C_drain_C_drain_IO_L2_out_0_V_V)"   --->   Operation 192 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_C_drain_IO_L2_out_0_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1285]   --->   Operation 194 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([37 x i8]* @fifo_C_drain_C_drain_IO_L2_out_1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, i128* %fifo_C_drain_C_drain_IO_L2_out_1_V_V)"   --->   Operation 195 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_C_drain_IO_L2_out_1_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1288]   --->   Operation 197 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem_A, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str34, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1182]   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem_B, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str36, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1183]   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem_C, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str37, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1184]   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A_V, [10 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str39, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1185]   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B_V, [10 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str39, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1186]   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %C_V, [10 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str39, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1187]   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str39, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1188]   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @A_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %A_V_c, i32* %A_V_c)" [src/kernel_kernel.cpp:1180]   --->   Operation 205 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1180]   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @B_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %B_V_c, i32* %B_V_c)" [src/kernel_kernel.cpp:1180]   --->   Operation 207 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1180]   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @C_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 13, i32 0, i32* %C_V_c, i32* %C_V_c)" [src/kernel_kernel.cpp:1180]   --->   Operation 209 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:1180]   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L3_out_serialize(i512* %gmem_C, i32* nocapture %C_V_c, i128* %fifo_C_drain_C_drain_IO_L3_out_serialize_V_V)" [src/kernel_kernel.cpp:1499]   --->   Operation 211 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:1505]   --->   Operation 212 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_V_read                                     (read                ) [ 00000000000000000000000000]
B_V_read                                     (read                ) [ 00000000000000000000000000]
A_V_read                                     (read                ) [ 00000000000000000000000000]
C_V_c                                        (alloca              ) [ 01111111111111111111111111]
B_V_c                                        (alloca              ) [ 01111111111111111111111111]
A_V_c                                        (alloca              ) [ 01111111111111111111111111]
fifo_A_A_IO_L3_in_serialize_V_V              (alloca              ) [ 00111111111111111111111111]
fifo_B_B_IO_L3_in_serialize_V_V              (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L3_out_serialize_V_V (alloca              ) [ 00111111111111111111111111]
fifo_A_A_IO_L2_in_0_V_V                      (alloca              ) [ 00111111111111111111111111]
fifo_A_A_IO_L2_in_1_V_V                      (alloca              ) [ 00111111111111111111111111]
fifo_B_B_IO_L2_in_0_V_V                      (alloca              ) [ 00111111111111111111111111]
fifo_B_B_IO_L2_in_1_V_V                      (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_0_0_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_0_1_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_0_2_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_1_0_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_1_1_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_A_PE_1_2_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_0_0_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_1_0_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_2_0_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_0_1_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_1_1_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_B_PE_2_1_V_V                            (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_PE_0_0_V                        (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_PE_1_0_V                        (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_PE_0_1_V                        (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_PE_1_1_V                        (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_0_0_V_V       (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_0_1_V_V       (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_1_0_V_V       (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L1_out_1_1_V_V       (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L2_out_0_V_V         (alloca              ) [ 00111111111111111111111111]
fifo_C_drain_C_drain_IO_L2_out_1_V_V         (alloca              ) [ 00111111111111111111111111]
call_ln1180                                  (call                ) [ 00000000000000000000000000]
call_ln1295                                  (call                ) [ 00000000000000000000000000]
call_ln1326                                  (call                ) [ 00000000000000000000000000]
call_ln1302                                  (call                ) [ 00000000000000000000000000]
call_ln1333                                  (call                ) [ 00000000000000000000000000]
call_ln1309                                  (call                ) [ 00000000000000000000000000]
call_ln1340                                  (call                ) [ 00000000000000000000000000]
call_ln1318                                  (call                ) [ 00000000000000000000000000]
call_ln1349                                  (call                ) [ 00000000000000000000000000]
call_ln1357                                  (call                ) [ 00000000000000000000000000]
call_ln1369                                  (call                ) [ 00000000000000000000000000]
call_ln1381                                  (call                ) [ 00000000000000000000000000]
call_ln1393                                  (call                ) [ 00000000000000000000000000]
call_ln1405                                  (call                ) [ 00000000000000000000000000]
call_ln1421                                  (call                ) [ 00000000000000000000000000]
call_ln1437                                  (call                ) [ 00000000000000000000000000]
call_ln1413                                  (call                ) [ 00000000000000000000000000]
call_ln1429                                  (call                ) [ 00000000000000000000000000]
call_ln1446                                  (call                ) [ 00000000000000000000000000]
call_ln1456                                  (call                ) [ 00000000000000000000000000]
call_ln1465                                  (call                ) [ 00000000000000000000000000]
call_ln1475                                  (call                ) [ 00000000000000000000000000]
call_ln1483                                  (call                ) [ 00000000000000000000000000]
call_ln1492                                  (call                ) [ 00000000000000000000000000]
specbitsmap_ln0                              (specbitsmap         ) [ 00000000000000000000000000]
specbitsmap_ln0                              (specbitsmap         ) [ 00000000000000000000000000]
specbitsmap_ln0                              (specbitsmap         ) [ 00000000000000000000000000]
specdataflowpipeline_ln1190                  (specdataflowpipeline) [ 00000000000000000000000000]
spectopmodule_ln0                            (spectopmodule       ) [ 00000000000000000000000000]
empty                                        (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
empty_16                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
empty_17                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
empty_18                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1201                           (specmemcore         ) [ 00000000000000000000000000]
empty_19                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1204                           (specmemcore         ) [ 00000000000000000000000000]
empty_20                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1210                           (specmemcore         ) [ 00000000000000000000000000]
empty_21                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1213                           (specmemcore         ) [ 00000000000000000000000000]
empty_22                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1219                           (specmemcore         ) [ 00000000000000000000000000]
empty_23                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1222                           (specmemcore         ) [ 00000000000000000000000000]
empty_24                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1225                           (specmemcore         ) [ 00000000000000000000000000]
empty_25                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1228                           (specmemcore         ) [ 00000000000000000000000000]
empty_26                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1231                           (specmemcore         ) [ 00000000000000000000000000]
empty_27                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1234                           (specmemcore         ) [ 00000000000000000000000000]
empty_28                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1237                           (specmemcore         ) [ 00000000000000000000000000]
empty_29                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1240                           (specmemcore         ) [ 00000000000000000000000000]
empty_30                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1243                           (specmemcore         ) [ 00000000000000000000000000]
empty_31                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1246                           (specmemcore         ) [ 00000000000000000000000000]
empty_32                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1249                           (specmemcore         ) [ 00000000000000000000000000]
empty_33                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1252                           (specmemcore         ) [ 00000000000000000000000000]
empty_34                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1255                           (specmemcore         ) [ 00000000000000000000000000]
empty_35                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1258                           (specmemcore         ) [ 00000000000000000000000000]
empty_36                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1261                           (specmemcore         ) [ 00000000000000000000000000]
empty_37                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1264                           (specmemcore         ) [ 00000000000000000000000000]
empty_38                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1267                           (specmemcore         ) [ 00000000000000000000000000]
empty_39                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1270                           (specmemcore         ) [ 00000000000000000000000000]
empty_40                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1276                           (specmemcore         ) [ 00000000000000000000000000]
empty_41                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1279                           (specmemcore         ) [ 00000000000000000000000000]
empty_42                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1285                           (specmemcore         ) [ 00000000000000000000000000]
empty_43                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln0                            (specinterface       ) [ 00000000000000000000000000]
specmemcore_ln1288                           (specmemcore         ) [ 00000000000000000000000000]
specinterface_ln1182                         (specinterface       ) [ 00000000000000000000000000]
specinterface_ln1183                         (specinterface       ) [ 00000000000000000000000000]
specinterface_ln1184                         (specinterface       ) [ 00000000000000000000000000]
specinterface_ln1185                         (specinterface       ) [ 00000000000000000000000000]
specinterface_ln1186                         (specinterface       ) [ 00000000000000000000000000]
specinterface_ln1187                         (specinterface       ) [ 00000000000000000000000000]
specinterface_ln1188                         (specinterface       ) [ 00000000000000000000000000]
empty_44                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln1180                         (specinterface       ) [ 00000000000000000000000000]
empty_45                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln1180                         (specinterface       ) [ 00000000000000000000000000]
empty_46                                     (specchannel         ) [ 00000000000000000000000000]
specinterface_ln1180                         (specinterface       ) [ 00000000000000000000000000]
call_ln1499                                  (call                ) [ 00000000000000000000000000]
ret_ln1505                                   (ret                 ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel0.entry12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L3_in_serialize"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L3_in_serialize"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L3_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L3_in"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_boundary"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper130"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper131"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper132"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_wrapper"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_PE_dummy_in133"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in134"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_wrapper135"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_PE_dummy_in"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_PE_dummy_in"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_wrapper136"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_wrapper"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_wrapper"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_boundary"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L3_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L3_out_serialize"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel0_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize_OC_V_OC_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_2_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_2_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_1_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_2_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_1_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_2_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_0_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_0_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_1_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="C_V_c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_V_c/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_V_c_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_c/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="A_V_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="fifo_A_A_IO_L3_in_serialize_V_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L3_in_serialize_V_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="fifo_B_B_IO_L3_in_serialize_V_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L3_in_serialize_V_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="fifo_C_drain_C_drain_IO_L3_out_serialize_V_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize_V_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="fifo_A_A_IO_L2_in_0_V_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L2_in_0_V_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="fifo_A_A_IO_L2_in_1_V_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_A_IO_L2_in_1_V_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fifo_B_B_IO_L2_in_0_V_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L2_in_0_V_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="fifo_B_B_IO_L2_in_1_V_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_B_IO_L2_in_1_V_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="fifo_A_PE_0_0_V_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_0_V_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="fifo_A_PE_0_1_V_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_1_V_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="fifo_A_PE_0_2_V_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_0_2_V_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="fifo_A_PE_1_0_V_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_0_V_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fifo_A_PE_1_1_V_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_1_V_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="fifo_A_PE_1_2_V_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_A_PE_1_2_V_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="fifo_B_PE_0_0_V_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_0_0_V_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="fifo_B_PE_1_0_V_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_1_0_V_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="fifo_B_PE_2_0_V_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_2_0_V_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="fifo_B_PE_0_1_V_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_0_1_V_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="fifo_B_PE_1_1_V_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_1_1_V_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="fifo_B_PE_2_1_V_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_B_PE_2_1_V_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="fifo_C_drain_PE_0_0_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_0_0_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="fifo_C_drain_PE_1_0_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_1_0_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="fifo_C_drain_PE_0_1_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_0_1_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="fifo_C_drain_PE_1_1_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_PE_1_1_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_0_0_V_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="128" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_0_V_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_0_1_V_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_1_V_V/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_1_0_V_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="128" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_0_V_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="fifo_C_drain_C_drain_IO_L1_out_1_1_V_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="128" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_1_V_V/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="fifo_C_drain_C_drain_IO_L2_out_0_V_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="128" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L2_out_0_V_V/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="fifo_C_drain_C_drain_IO_L2_out_1_V_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="128" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_C_drain_C_drain_IO_L2_out_1_V_V/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="C_V_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_V_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="B_V_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="A_V_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_PE_wrapper130_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="7"/>
<pin id="325" dir="0" index="2" bw="64" slack="7"/>
<pin id="326" dir="0" index="3" bw="64" slack="7"/>
<pin id="327" dir="0" index="4" bw="64" slack="7"/>
<pin id="328" dir="0" index="5" bw="32" slack="7"/>
<pin id="329" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1357/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_PE_wrapper131_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="0" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="9"/>
<pin id="334" dir="0" index="2" bw="64" slack="9"/>
<pin id="335" dir="0" index="3" bw="64" slack="9"/>
<pin id="336" dir="0" index="4" bw="64" slack="9"/>
<pin id="337" dir="0" index="5" bw="32" slack="9"/>
<pin id="338" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1369/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_PE_wrapper132_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="9"/>
<pin id="343" dir="0" index="2" bw="64" slack="9"/>
<pin id="344" dir="0" index="3" bw="64" slack="9"/>
<pin id="345" dir="0" index="4" bw="64" slack="9"/>
<pin id="346" dir="0" index="5" bw="32" slack="9"/>
<pin id="347" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1381/10 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_PE_wrapper_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="11"/>
<pin id="352" dir="0" index="2" bw="64" slack="11"/>
<pin id="353" dir="0" index="3" bw="64" slack="11"/>
<pin id="354" dir="0" index="4" bw="64" slack="11"/>
<pin id="355" dir="0" index="5" bw="32" slack="11"/>
<pin id="356" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1393/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_A_IO_L3_in_serialize_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="0" slack="0"/>
<pin id="360" dir="0" index="1" bw="512" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="1"/>
<pin id="362" dir="0" index="3" bw="512" slack="1"/>
<pin id="363" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1295/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_B_IO_L3_in_serialize_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="1"/>
<pin id="370" dir="0" index="3" bw="512" slack="1"/>
<pin id="371" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1326/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_C_drain_IO_L3_out_serialize_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="512" slack="0"/>
<pin id="377" dir="0" index="2" bw="32" slack="23"/>
<pin id="378" dir="0" index="3" bw="128" slack="23"/>
<pin id="379" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1499/24 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_C_drain_IO_L1_out_wrapper136_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="128" slack="13"/>
<pin id="385" dir="0" index="2" bw="128" slack="13"/>
<pin id="386" dir="0" index="3" bw="32" slack="13"/>
<pin id="387" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1446/14 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_C_drain_IO_L1_out_wrapper_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="0" slack="0"/>
<pin id="391" dir="0" index="1" bw="128" slack="15"/>
<pin id="392" dir="0" index="2" bw="128" slack="15"/>
<pin id="393" dir="0" index="3" bw="32" slack="15"/>
<pin id="394" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1465/16 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_B_IO_L2_in_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="512" slack="5"/>
<pin id="399" dir="0" index="2" bw="512" slack="5"/>
<pin id="400" dir="0" index="3" bw="64" slack="5"/>
<pin id="401" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1340/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_A_IO_L2_in_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="512" slack="5"/>
<pin id="406" dir="0" index="2" bw="512" slack="5"/>
<pin id="407" dir="0" index="3" bw="64" slack="5"/>
<pin id="408" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1309/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_C_drain_IO_L1_out_boundary_wrapper135_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="128" slack="11"/>
<pin id="413" dir="0" index="2" bw="32" slack="11"/>
<pin id="414" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1437/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_C_drain_IO_L1_out_boundary_wrapper_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="128" slack="13"/>
<pin id="419" dir="0" index="2" bw="32" slack="13"/>
<pin id="420" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1456/14 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_B_IO_L2_in_boundary_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="512" slack="7"/>
<pin id="425" dir="0" index="2" bw="64" slack="7"/>
<pin id="426" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1349/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_A_IO_L2_in_boundary_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="512" slack="7"/>
<pin id="431" dir="0" index="2" bw="64" slack="7"/>
<pin id="432" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1318/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_C_drain_IO_L2_out_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="128" slack="19"/>
<pin id="437" dir="0" index="2" bw="128" slack="19"/>
<pin id="438" dir="0" index="3" bw="128" slack="19"/>
<pin id="439" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1483/20 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_A_PE_dummy_in133_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="11"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1405/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_B_PE_dummy_in134_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="11"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1421/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_A_PE_dummy_in_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="64" slack="13"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1413/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_B_PE_dummy_in_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="0" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="13"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1429/14 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_A_IO_L3_in_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="0" slack="0"/>
<pin id="463" dir="0" index="1" bw="512" slack="3"/>
<pin id="464" dir="0" index="2" bw="512" slack="3"/>
<pin id="465" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1302/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_B_IO_L3_in_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="512" slack="3"/>
<pin id="470" dir="0" index="2" bw="512" slack="3"/>
<pin id="471" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1333/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_C_drain_IO_L3_out_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="0" slack="0"/>
<pin id="475" dir="0" index="1" bw="128" slack="21"/>
<pin id="476" dir="0" index="2" bw="128" slack="21"/>
<pin id="477" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1492/22 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_C_drain_IO_L2_out_boundary_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="0" slack="0"/>
<pin id="481" dir="0" index="1" bw="128" slack="17"/>
<pin id="482" dir="0" index="2" bw="128" slack="17"/>
<pin id="483" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1475/18 "/>
</bind>
</comp>

<comp id="485" class="1004" name="call_ln1180_kernel0_entry12_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="0" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="0" index="3" bw="32" slack="0"/>
<pin id="490" dir="0" index="4" bw="32" slack="0"/>
<pin id="491" dir="0" index="5" bw="32" slack="0"/>
<pin id="492" dir="0" index="6" bw="32" slack="0"/>
<pin id="493" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1180/1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="C_V_c_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="C_V_c "/>
</bind>
</comp>

<comp id="504" class="1005" name="B_V_c_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_V_c "/>
</bind>
</comp>

<comp id="510" class="1005" name="A_V_c_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="A_V_c "/>
</bind>
</comp>

<comp id="516" class="1005" name="fifo_A_A_IO_L3_in_serialize_V_V_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="512" slack="1"/>
<pin id="518" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L3_in_serialize_V_V "/>
</bind>
</comp>

<comp id="522" class="1005" name="fifo_B_B_IO_L3_in_serialize_V_V_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="512" slack="1"/>
<pin id="524" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L3_in_serialize_V_V "/>
</bind>
</comp>

<comp id="528" class="1005" name="fifo_C_drain_C_drain_IO_L3_out_serialize_V_V_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="128" slack="21"/>
<pin id="530" dir="1" index="1" bw="128" slack="21"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize_V_V "/>
</bind>
</comp>

<comp id="534" class="1005" name="fifo_A_A_IO_L2_in_0_V_V_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="512" slack="3"/>
<pin id="536" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L2_in_0_V_V "/>
</bind>
</comp>

<comp id="540" class="1005" name="fifo_A_A_IO_L2_in_1_V_V_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="512" slack="5"/>
<pin id="542" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opset="fifo_A_A_IO_L2_in_1_V_V "/>
</bind>
</comp>

<comp id="546" class="1005" name="fifo_B_B_IO_L2_in_0_V_V_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="512" slack="3"/>
<pin id="548" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L2_in_0_V_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="fifo_B_B_IO_L2_in_1_V_V_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="512" slack="5"/>
<pin id="554" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opset="fifo_B_B_IO_L2_in_1_V_V "/>
</bind>
</comp>

<comp id="558" class="1005" name="fifo_A_PE_0_0_V_V_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="5"/>
<pin id="560" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_0_V_V "/>
</bind>
</comp>

<comp id="564" class="1005" name="fifo_A_PE_0_1_V_V_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="7"/>
<pin id="566" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_1_V_V "/>
</bind>
</comp>

<comp id="570" class="1005" name="fifo_A_PE_0_2_V_V_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="9"/>
<pin id="572" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="fifo_A_PE_0_2_V_V "/>
</bind>
</comp>

<comp id="576" class="1005" name="fifo_A_PE_1_0_V_V_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="7"/>
<pin id="578" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_0_V_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="fifo_A_PE_1_1_V_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="9"/>
<pin id="584" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_1_V_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="fifo_A_PE_1_2_V_V_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="11"/>
<pin id="590" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="fifo_A_PE_1_2_V_V "/>
</bind>
</comp>

<comp id="594" class="1005" name="fifo_B_PE_0_0_V_V_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="5"/>
<pin id="596" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="fifo_B_PE_0_0_V_V "/>
</bind>
</comp>

<comp id="600" class="1005" name="fifo_B_PE_1_0_V_V_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="7"/>
<pin id="602" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fifo_B_PE_1_0_V_V "/>
</bind>
</comp>

<comp id="606" class="1005" name="fifo_B_PE_2_0_V_V_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="9"/>
<pin id="608" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="fifo_B_PE_2_0_V_V "/>
</bind>
</comp>

<comp id="612" class="1005" name="fifo_B_PE_0_1_V_V_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="7"/>
<pin id="614" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fifo_B_PE_0_1_V_V "/>
</bind>
</comp>

<comp id="618" class="1005" name="fifo_B_PE_1_1_V_V_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="9"/>
<pin id="620" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="fifo_B_PE_1_1_V_V "/>
</bind>
</comp>

<comp id="624" class="1005" name="fifo_B_PE_2_1_V_V_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="11"/>
<pin id="626" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="fifo_B_PE_2_1_V_V "/>
</bind>
</comp>

<comp id="630" class="1005" name="fifo_C_drain_PE_0_0_V_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="7"/>
<pin id="632" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_0_0_V "/>
</bind>
</comp>

<comp id="636" class="1005" name="fifo_C_drain_PE_1_0_V_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="9"/>
<pin id="638" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_1_0_V "/>
</bind>
</comp>

<comp id="642" class="1005" name="fifo_C_drain_PE_0_1_V_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="9"/>
<pin id="644" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_0_1_V "/>
</bind>
</comp>

<comp id="648" class="1005" name="fifo_C_drain_PE_1_1_V_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="11"/>
<pin id="650" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="fifo_C_drain_PE_1_1_V "/>
</bind>
</comp>

<comp id="654" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_0_0_V_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="128" slack="13"/>
<pin id="656" dir="1" index="1" bw="128" slack="13"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_0_V_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_0_1_V_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="128" slack="11"/>
<pin id="662" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_0_1_V_V "/>
</bind>
</comp>

<comp id="666" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_1_0_V_V_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="128" slack="15"/>
<pin id="668" dir="1" index="1" bw="128" slack="15"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_0_V_V "/>
</bind>
</comp>

<comp id="672" class="1005" name="fifo_C_drain_C_drain_IO_L1_out_1_1_V_V_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="128" slack="13"/>
<pin id="674" dir="1" index="1" bw="128" slack="13"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L1_out_1_1_V_V "/>
</bind>
</comp>

<comp id="678" class="1005" name="fifo_C_drain_C_drain_IO_L2_out_0_V_V_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="128" slack="19"/>
<pin id="680" dir="1" index="1" bw="128" slack="19"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L2_out_0_V_V "/>
</bind>
</comp>

<comp id="684" class="1005" name="fifo_C_drain_C_drain_IO_L2_out_1_V_V_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="128" slack="17"/>
<pin id="686" dir="1" index="1" bw="128" slack="17"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L2_out_1_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="8" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="372"><net_src comp="20" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="4" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="50" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="22" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="24" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="62" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="494"><net_src comp="16" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="316" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="310" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="304" pin="2"/><net_sink comp="485" pin=3"/></net>

<net id="501"><net_src comp="176" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="485" pin=6"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="507"><net_src comp="180" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="485" pin=5"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="513"><net_src comp="184" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="485" pin=4"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="519"><net_src comp="188" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="358" pin=3"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="525"><net_src comp="192" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="366" pin=3"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="531"><net_src comp="196" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="374" pin=3"/></net>

<net id="537"><net_src comp="200" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="543"><net_src comp="204" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="549"><net_src comp="208" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="555"><net_src comp="212" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="561"><net_src comp="216" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="567"><net_src comp="220" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="573"><net_src comp="224" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="579"><net_src comp="228" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="585"><net_src comp="232" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="591"><net_src comp="236" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="597"><net_src comp="240" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="396" pin=3"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="603"><net_src comp="244" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="340" pin=3"/></net>

<net id="609"><net_src comp="248" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="615"><net_src comp="252" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="331" pin=3"/></net>

<net id="621"><net_src comp="256" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="331" pin=4"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="349" pin=3"/></net>

<net id="627"><net_src comp="260" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="349" pin=4"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="633"><net_src comp="264" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="322" pin=5"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="639"><net_src comp="268" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="340" pin=5"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="645"><net_src comp="272" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="331" pin=5"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="389" pin=3"/></net>

<net id="651"><net_src comp="276" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="349" pin=5"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="657"><net_src comp="280" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="663"><net_src comp="284" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="669"><net_src comp="288" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="675"><net_src comp="292" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="681"><net_src comp="296" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="687"><net_src comp="300" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="434" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_C | {24 25 }
 - Input state : 
	Port: kernel0 : gmem_A | {2 3 }
	Port: kernel0 : gmem_B | {2 3 }
	Port: kernel0 : A_V | {1 }
	Port: kernel0 : B_V | {1 }
	Port: kernel0 : C_V | {1 }
  - Chain level:
	State 1
		call_ln1180 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             grp_PE_wrapper130_fu_322             |    1    |    10   |  2.412  |   1302  |   979   |    0    |
|          |             grp_PE_wrapper131_fu_331             |    1    |    10   |  2.412  |   1302  |   979   |    0    |
|          |             grp_PE_wrapper132_fu_340             |    1    |    10   |  2.412  |   1302  |   979   |    0    |
|          |               grp_PE_wrapper_fu_349              |    1    |    10   |  2.412  |   1302  |   979   |    0    |
|          |          grp_A_IO_L3_in_serialize_fu_358         |    0    |    0    |  0.603  |   1073  |    33   |    0    |
|          |          grp_B_IO_L3_in_serialize_fu_366         |    0    |    0    |  0.603  |   1073  |    33   |    0    |
|          |      grp_C_drain_IO_L3_out_serialize_fu_374      |    0    |    0    |  1.206  |   1069  |    31   |    0    |
|          |      grp_C_drain_IO_L1_out_wrapper136_fu_382     |    4    |    0    |  1.2345 |   220   |   176   |    0    |
|          |       grp_C_drain_IO_L1_out_wrapper_fu_389       |    4    |    0    |  1.2345 |   220   |   176   |    0    |
|          |               grp_B_IO_L2_in_fu_396              |    30   |    0    | 2.42625 |   115   |   270   |    0    |
|          |               grp_A_IO_L2_in_fu_403              |    30   |    0    | 2.42625 |   107   |   256   |    0    |
|          | grp_C_drain_IO_L1_out_boundary_wrapper135_fu_410 |    4    |    0    |  0.6315 |   203   |   131   |    0    |
|   call   |   grp_C_drain_IO_L1_out_boundary_wrapper_fu_416  |    4    |    0    |  0.6315 |   203   |   131   |    0    |
|          |          grp_B_IO_L2_in_boundary_fu_422          |    30   |    0    | 2.42625 |   100   |   236   |    0    |
|          |          grp_A_IO_L2_in_boundary_fu_428          |    30   |    0    | 2.42625 |    92   |   222   |    0    |
|          |           grp_C_drain_IO_L2_out_fu_434           |    0    |    0    |  1.206  |    57   |   118   |    0    |
|          |            grp_A_PE_dummy_in133_fu_441           |    0    |    0    |    0    |    33   |    29   |    0    |
|          |            grp_B_PE_dummy_in134_fu_446           |    0    |    0    |    0    |    33   |    29   |    0    |
|          |             grp_A_PE_dummy_in_fu_451             |    0    |    0    |    0    |    33   |    29   |    0    |
|          |             grp_B_PE_dummy_in_fu_456             |    0    |    0    |    0    |    33   |    29   |    0    |
|          |               grp_A_IO_L3_in_fu_461              |    0    |    0    |    0    |    23   |    24   |    0    |
|          |               grp_B_IO_L3_in_fu_467              |    0    |    0    |    0    |    23   |    24   |    0    |
|          |           grp_C_drain_IO_L3_out_fu_473           |    0    |    0    |    0    |    23   |    24   |    0    |
|          |       grp_C_drain_IO_L2_out_boundary_fu_479      |    0    |    0    |    0    |    21   |    23   |    0    |
|          |        call_ln1180_kernel0_entry12_fu_485        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               C_V_read_read_fu_304               |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |               B_V_read_read_fu_310               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               A_V_read_read_fu_316               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                  |   140   |    40   |  26.703 |   9962  |   5940  |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------+--------+
|                                                    |   FF   |
+----------------------------------------------------+--------+
|                    A_V_c_reg_510                   |   32   |
|                    B_V_c_reg_504                   |   32   |
|                    C_V_c_reg_498                   |   32   |
|           fifo_A_A_IO_L2_in_0_V_V_reg_534          |   512  |
|           fifo_A_A_IO_L2_in_1_V_V_reg_540          |   512  |
|       fifo_A_A_IO_L3_in_serialize_V_V_reg_516      |   512  |
|              fifo_A_PE_0_0_V_V_reg_558             |   64   |
|              fifo_A_PE_0_1_V_V_reg_564             |   64   |
|              fifo_A_PE_0_2_V_V_reg_570             |   64   |
|              fifo_A_PE_1_0_V_V_reg_576             |   64   |
|              fifo_A_PE_1_1_V_V_reg_582             |   64   |
|              fifo_A_PE_1_2_V_V_reg_588             |   64   |
|           fifo_B_B_IO_L2_in_0_V_V_reg_546          |   512  |
|           fifo_B_B_IO_L2_in_1_V_V_reg_552          |   512  |
|       fifo_B_B_IO_L3_in_serialize_V_V_reg_522      |   512  |
|              fifo_B_PE_0_0_V_V_reg_594             |   64   |
|              fifo_B_PE_0_1_V_V_reg_612             |   64   |
|              fifo_B_PE_1_0_V_V_reg_600             |   64   |
|              fifo_B_PE_1_1_V_V_reg_618             |   64   |
|              fifo_B_PE_2_0_V_V_reg_606             |   64   |
|              fifo_B_PE_2_1_V_V_reg_624             |   64   |
|   fifo_C_drain_C_drain_IO_L1_out_0_0_V_V_reg_654   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_0_1_V_V_reg_660   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_1_0_V_V_reg_666   |   128  |
|   fifo_C_drain_C_drain_IO_L1_out_1_1_V_V_reg_672   |   128  |
|    fifo_C_drain_C_drain_IO_L2_out_0_V_V_reg_678    |   128  |
|    fifo_C_drain_C_drain_IO_L2_out_1_V_V_reg_684    |   128  |
|fifo_C_drain_C_drain_IO_L3_out_serialize_V_V_reg_528|   128  |
|            fifo_C_drain_PE_0_0_V_reg_630           |   32   |
|            fifo_C_drain_PE_0_1_V_reg_642           |   32   |
|            fifo_C_drain_PE_1_0_V_reg_636           |   32   |
|            fifo_C_drain_PE_1_1_V_reg_648           |   32   |
+----------------------------------------------------+--------+
|                        Total                       |  4960  |
+----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   140  |   40   |   26   |  9962  |  5940  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  4960  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   140  |   40   |   26   |  14922 |  5940  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
