Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 17 02:04:50 2023
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.245        0.000                      0                  680        0.079        0.000                      0                  680        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.245        0.000                      0                  680        0.079        0.000                      0                  680        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 4.741ns (48.860%)  route 4.962ns (51.140%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.841 r  ss0/n_sum0__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.841    ss0/n_sum0__64_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.156 r  ss0/n_sum0__64_carry__2/O[3]
                         net (fo=3, routed)           0.770     9.926    ss0/n_sum0__64_carry__2_n_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.307    10.233 r  ss0/n_sum0__140_carry__2_i_12/O
                         net (fo=2, routed)           0.675    10.908    ss0/n_sum0__140_carry__2_i_12_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I1_O)        0.148    11.056 r  ss0/n_sum0__140_carry__3_i_4/O
                         net (fo=2, routed)           0.762    11.818    ss0/n_sum0__140_carry__3_i_4_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.328    12.146 r  ss0/n_sum0__140_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.146    ss0/n_sum0__140_carry__3_i_8_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.659 r  ss0/n_sum0__140_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.659    ss0/n_sum0__140_carry__3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.776 r  ss0/n_sum0__140_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.776    ss0/n_sum0__140_carry__4_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.099 r  ss0/n_sum0__140_carry__5/O[1]
                         net (fo=1, routed)           0.601    13.701    ss0/n_sum[25]
    SLICE_X8Y85          LUT2 (Prop_lut2_I1_O)        0.306    14.007 r  ss0/data_out0__354_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.007    ss0/data_out0__354_carry__5_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.540 r  ss0/data_out0__354_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.540    ss0/data_out0__354_carry__5_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.863 r  ss0/data_out0__354_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.863    smooth_data[14]
    SLICE_X8Y86          FDRE                                         r  uart_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  uart_buf_reg[14]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.109    15.108    uart_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.863    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 4.657ns (48.414%)  route 4.962ns (51.586%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.841 r  ss0/n_sum0__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.841    ss0/n_sum0__64_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.156 r  ss0/n_sum0__64_carry__2/O[3]
                         net (fo=3, routed)           0.770     9.926    ss0/n_sum0__64_carry__2_n_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.307    10.233 r  ss0/n_sum0__140_carry__2_i_12/O
                         net (fo=2, routed)           0.675    10.908    ss0/n_sum0__140_carry__2_i_12_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I1_O)        0.148    11.056 r  ss0/n_sum0__140_carry__3_i_4/O
                         net (fo=2, routed)           0.762    11.818    ss0/n_sum0__140_carry__3_i_4_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.328    12.146 r  ss0/n_sum0__140_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.146    ss0/n_sum0__140_carry__3_i_8_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.659 r  ss0/n_sum0__140_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.659    ss0/n_sum0__140_carry__3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.776 r  ss0/n_sum0__140_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.776    ss0/n_sum0__140_carry__4_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.099 r  ss0/n_sum0__140_carry__5/O[1]
                         net (fo=1, routed)           0.601    13.701    ss0/n_sum[25]
    SLICE_X8Y85          LUT2 (Prop_lut2_I1_O)        0.306    14.007 r  ss0/data_out0__354_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.007    ss0/data_out0__354_carry__5_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.540 r  ss0/data_out0__354_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.540    ss0/data_out0__354_carry__5_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.779 r  ss0/data_out0__354_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.779    smooth_data[15]
    SLICE_X8Y86          FDRE                                         r  uart_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  uart_buf_reg[15]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.109    15.108    uart_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 4.637ns (48.306%)  route 4.962ns (51.694%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.841 r  ss0/n_sum0__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.841    ss0/n_sum0__64_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.156 r  ss0/n_sum0__64_carry__2/O[3]
                         net (fo=3, routed)           0.770     9.926    ss0/n_sum0__64_carry__2_n_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.307    10.233 r  ss0/n_sum0__140_carry__2_i_12/O
                         net (fo=2, routed)           0.675    10.908    ss0/n_sum0__140_carry__2_i_12_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I1_O)        0.148    11.056 r  ss0/n_sum0__140_carry__3_i_4/O
                         net (fo=2, routed)           0.762    11.818    ss0/n_sum0__140_carry__3_i_4_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.328    12.146 r  ss0/n_sum0__140_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.146    ss0/n_sum0__140_carry__3_i_8_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.659 r  ss0/n_sum0__140_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.659    ss0/n_sum0__140_carry__3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.776 r  ss0/n_sum0__140_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.776    ss0/n_sum0__140_carry__4_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.099 r  ss0/n_sum0__140_carry__5/O[1]
                         net (fo=1, routed)           0.601    13.701    ss0/n_sum[25]
    SLICE_X8Y85          LUT2 (Prop_lut2_I1_O)        0.306    14.007 r  ss0/data_out0__354_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.007    ss0/data_out0__354_carry__5_i_3_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.540 r  ss0/data_out0__354_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.540    ss0/data_out0__354_carry__5_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.759 r  ss0/data_out0__354_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.759    smooth_data[13]
    SLICE_X8Y86          FDRE                                         r  uart_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  uart_buf_reg[13]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.109    15.108    uart_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.586ns  (logic 4.624ns (48.236%)  route 4.962ns (51.764%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.841 r  ss0/n_sum0__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.841    ss0/n_sum0__64_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.156 r  ss0/n_sum0__64_carry__2/O[3]
                         net (fo=3, routed)           0.770     9.926    ss0/n_sum0__64_carry__2_n_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.307    10.233 r  ss0/n_sum0__140_carry__2_i_12/O
                         net (fo=2, routed)           0.675    10.908    ss0/n_sum0__140_carry__2_i_12_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I1_O)        0.148    11.056 r  ss0/n_sum0__140_carry__3_i_4/O
                         net (fo=2, routed)           0.762    11.818    ss0/n_sum0__140_carry__3_i_4_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.328    12.146 r  ss0/n_sum0__140_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.146    ss0/n_sum0__140_carry__3_i_8_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.659 r  ss0/n_sum0__140_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.659    ss0/n_sum0__140_carry__3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.982 r  ss0/n_sum0__140_carry__4/O[1]
                         net (fo=1, routed)           0.601    13.584    ss0/n_sum[21]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.306    13.890 r  ss0/data_out0__354_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.890    ss0/data_out0__354_carry__4_i_3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.423 r  ss0/data_out0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.423    ss0/data_out0__354_carry__4_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.746 r  ss0/data_out0__354_carry__5/O[1]
                         net (fo=1, routed)           0.000    14.746    smooth_data[10]
    SLICE_X8Y85          FDRE                                         r  uart_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  uart_buf_reg[10]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.109    15.108    uart_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 4.616ns (48.193%)  route 4.962ns (51.807%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.841 r  ss0/n_sum0__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.841    ss0/n_sum0__64_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.156 r  ss0/n_sum0__64_carry__2/O[3]
                         net (fo=3, routed)           0.770     9.926    ss0/n_sum0__64_carry__2_n_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.307    10.233 r  ss0/n_sum0__140_carry__2_i_12/O
                         net (fo=2, routed)           0.675    10.908    ss0/n_sum0__140_carry__2_i_12_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I1_O)        0.148    11.056 r  ss0/n_sum0__140_carry__3_i_4/O
                         net (fo=2, routed)           0.762    11.818    ss0/n_sum0__140_carry__3_i_4_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.328    12.146 r  ss0/n_sum0__140_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.146    ss0/n_sum0__140_carry__3_i_8_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.659 r  ss0/n_sum0__140_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.659    ss0/n_sum0__140_carry__3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.982 r  ss0/n_sum0__140_carry__4/O[1]
                         net (fo=1, routed)           0.601    13.584    ss0/n_sum[21]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.306    13.890 r  ss0/data_out0__354_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.890    ss0/data_out0__354_carry__4_i_3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.423 r  ss0/data_out0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.423    ss0/data_out0__354_carry__4_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.738 r  ss0/data_out0__354_carry__5/O[3]
                         net (fo=1, routed)           0.000    14.738    smooth_data[12]
    SLICE_X8Y85          FDRE                                         r  uart_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  uart_buf_reg[12]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.109    15.108    uart_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 4.540ns (47.779%)  route 4.962ns (52.221%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.841 r  ss0/n_sum0__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.841    ss0/n_sum0__64_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.156 r  ss0/n_sum0__64_carry__2/O[3]
                         net (fo=3, routed)           0.770     9.926    ss0/n_sum0__64_carry__2_n_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.307    10.233 r  ss0/n_sum0__140_carry__2_i_12/O
                         net (fo=2, routed)           0.675    10.908    ss0/n_sum0__140_carry__2_i_12_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I1_O)        0.148    11.056 r  ss0/n_sum0__140_carry__3_i_4/O
                         net (fo=2, routed)           0.762    11.818    ss0/n_sum0__140_carry__3_i_4_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.328    12.146 r  ss0/n_sum0__140_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.146    ss0/n_sum0__140_carry__3_i_8_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.659 r  ss0/n_sum0__140_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.659    ss0/n_sum0__140_carry__3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.982 r  ss0/n_sum0__140_carry__4/O[1]
                         net (fo=1, routed)           0.601    13.584    ss0/n_sum[21]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.306    13.890 r  ss0/data_out0__354_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.890    ss0/data_out0__354_carry__4_i_3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.423 r  ss0/data_out0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.423    ss0/data_out0__354_carry__4_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.662 r  ss0/data_out0__354_carry__5/O[2]
                         net (fo=1, routed)           0.000    14.662    smooth_data[11]
    SLICE_X8Y85          FDRE                                         r  uart_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  uart_buf_reg[11]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.109    15.108    uart_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 4.520ns (47.668%)  route 4.962ns (52.332%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.841 r  ss0/n_sum0__64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.841    ss0/n_sum0__64_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.156 r  ss0/n_sum0__64_carry__2/O[3]
                         net (fo=3, routed)           0.770     9.926    ss0/n_sum0__64_carry__2_n_4
    SLICE_X15Y82         LUT3 (Prop_lut3_I1_O)        0.307    10.233 r  ss0/n_sum0__140_carry__2_i_12/O
                         net (fo=2, routed)           0.675    10.908    ss0/n_sum0__140_carry__2_i_12_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I1_O)        0.148    11.056 r  ss0/n_sum0__140_carry__3_i_4/O
                         net (fo=2, routed)           0.762    11.818    ss0/n_sum0__140_carry__3_i_4_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.328    12.146 r  ss0/n_sum0__140_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.146    ss0/n_sum0__140_carry__3_i_8_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.659 r  ss0/n_sum0__140_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.659    ss0/n_sum0__140_carry__3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.982 r  ss0/n_sum0__140_carry__4/O[1]
                         net (fo=1, routed)           0.601    13.584    ss0/n_sum[21]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.306    13.890 r  ss0/data_out0__354_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.890    ss0/data_out0__354_carry__4_i_3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.423 r  ss0/data_out0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.423    ss0/data_out0__354_carry__4_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.642 r  ss0/data_out0__354_carry__5/O[0]
                         net (fo=1, routed)           0.000    14.642    smooth_data[9]
    SLICE_X8Y85          FDRE                                         r  uart_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  uart_buf_reg[9]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.109    15.108    uart_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 4.420ns (46.695%)  route 5.046ns (53.305%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.039 r  ss0/n_sum0__64_carry__1/O[3]
                         net (fo=3, routed)           0.804     9.844    ss0/n_sum0__64_carry__1_n_4
    SLICE_X15Y81         LUT3 (Prop_lut3_I1_O)        0.307    10.151 r  ss0/n_sum0__140_carry__1_i_12/O
                         net (fo=2, routed)           0.675    10.826    ss0/n_sum0__140_carry__1_i_12_n_0
    SLICE_X14Y81         LUT5 (Prop_lut5_I1_O)        0.148    10.974 r  ss0/n_sum0__140_carry__2_i_4/O
                         net (fo=2, routed)           0.811    11.785    ss0/n_sum0__140_carry__2_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    12.539 r  ss0/n_sum0__140_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.539    ss0/n_sum0__140_carry__2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.862 r  ss0/n_sum0__140_carry__3/O[1]
                         net (fo=1, routed)           0.601    13.463    ss0/n_sum[17]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.306    13.769 r  ss0/data_out0__354_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.769    ss0/data_out0__354_carry__3_i_3_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.302 r  ss0/data_out0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.302    ss0/data_out0__354_carry__3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.625 r  ss0/data_out0__354_carry__4/O[1]
                         net (fo=1, routed)           0.000    14.625    smooth_data[6]
    SLICE_X8Y84          FDRE                                         r  uart_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.434    14.775    CLK_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  uart_buf_reg[6]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)        0.109    15.107    uart_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.625    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.458ns  (logic 4.412ns (46.650%)  route 5.046ns (53.350%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.039 r  ss0/n_sum0__64_carry__1/O[3]
                         net (fo=3, routed)           0.804     9.844    ss0/n_sum0__64_carry__1_n_4
    SLICE_X15Y81         LUT3 (Prop_lut3_I1_O)        0.307    10.151 r  ss0/n_sum0__140_carry__1_i_12/O
                         net (fo=2, routed)           0.675    10.826    ss0/n_sum0__140_carry__1_i_12_n_0
    SLICE_X14Y81         LUT5 (Prop_lut5_I1_O)        0.148    10.974 r  ss0/n_sum0__140_carry__2_i_4/O
                         net (fo=2, routed)           0.811    11.785    ss0/n_sum0__140_carry__2_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    12.539 r  ss0/n_sum0__140_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.539    ss0/n_sum0__140_carry__2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.862 r  ss0/n_sum0__140_carry__3/O[1]
                         net (fo=1, routed)           0.601    13.463    ss0/n_sum[17]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.306    13.769 r  ss0/data_out0__354_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.769    ss0/data_out0__354_carry__3_i_3_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.302 r  ss0/data_out0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.302    ss0/data_out0__354_carry__3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.617 r  ss0/data_out0__354_carry__4/O[3]
                         net (fo=1, routed)           0.000    14.617    smooth_data[8]
    SLICE_X8Y84          FDRE                                         r  uart_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.434    14.775    CLK_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  uart_buf_reg[8]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)        0.109    15.107    uart_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 ss0/p_3_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 4.336ns (46.217%)  route 5.046ns (53.783%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.159    ss0/CLK_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  ss0/p_3_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.593 r  ss0/p_3_out/P[2]
                         net (fo=2, routed)           1.480     7.073    ss0/conv_hldr_reg[4][2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.153     7.226 r  ss0/n_sum0__64_carry_i_1/O
                         net (fo=2, routed)           0.674     7.900    ss0/n_sum0__64_carry_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.331     8.231 r  ss0/n_sum0__64_carry_i_4/O
                         net (fo=1, routed)           0.000     8.231    ss0/n_sum0__64_carry_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.607 r  ss0/n_sum0__64_carry/CO[3]
                         net (fo=1, routed)           0.000     8.607    ss0/n_sum0__64_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.724 r  ss0/n_sum0__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    ss0/n_sum0__64_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.039 r  ss0/n_sum0__64_carry__1/O[3]
                         net (fo=3, routed)           0.804     9.844    ss0/n_sum0__64_carry__1_n_4
    SLICE_X15Y81         LUT3 (Prop_lut3_I1_O)        0.307    10.151 r  ss0/n_sum0__140_carry__1_i_12/O
                         net (fo=2, routed)           0.675    10.826    ss0/n_sum0__140_carry__1_i_12_n_0
    SLICE_X14Y81         LUT5 (Prop_lut5_I1_O)        0.148    10.974 r  ss0/n_sum0__140_carry__2_i_4/O
                         net (fo=2, routed)           0.811    11.785    ss0/n_sum0__140_carry__2_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    12.539 r  ss0/n_sum0__140_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.539    ss0/n_sum0__140_carry__2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.862 r  ss0/n_sum0__140_carry__3/O[1]
                         net (fo=1, routed)           0.601    13.463    ss0/n_sum[17]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.306    13.769 r  ss0/data_out0__354_carry__3_i_3/O
                         net (fo=1, routed)           0.000    13.769    ss0/data_out0__354_carry__3_i_3_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.302 r  ss0/data_out0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.302    ss0/data_out0__354_carry__3_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.541 r  ss0/data_out0__354_carry__4/O[2]
                         net (fo=1, routed)           0.000    14.541    smooth_data[7]
    SLICE_X8Y84          FDRE                                         r  uart_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.434    14.775    CLK_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  uart_buf_reg[7]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)        0.109    15.107    uart_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/tstart_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.721%)  route 0.249ns (57.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  bcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  bcount_reg[1]/Q
                         net (fo=5, routed)           0.249     1.832    tx_con/bcount[0]
    SLICE_X36Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  tx_con/tstart_i_1/O
                         net (fo=1, routed)           0.000     1.877    tx_con/tstart_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  tx_con/tstart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.955    tx_con/CLK_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  tx_con/tstart_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.092     1.798    tx_con/tstart_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.640%)  route 0.272ns (59.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  bcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  bcount_reg[1]/Q
                         net (fo=5, routed)           0.272     1.854    tx_con/bcount[0]
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.899 r  tx_con/sel[2]_i_2/O
                         net (fo=1, routed)           0.000     1.899    tx_con/sel[2]_i_2_n_0
    SLICE_X36Y87         FDRE                                         r  tx_con/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.953    tx_con/CLK_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx_con/sel_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.107     1.811    tx_con/sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.640%)  route 0.272ns (59.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  bcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  bcount_reg[1]/Q
                         net (fo=5, routed)           0.272     1.854    tx_con/bcount[0]
    SLICE_X36Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.899 r  tx_con/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    tx_con/sel[1]_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  tx_con/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.953    tx_con/CLK_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx_con/sel_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.092     1.796    tx_con/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.557     1.440    get_tx/CLK_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  get_tx/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  get_tx/shift_reg[6]/Q
                         net (fo=1, routed)           0.057     1.645    tx_con/Q[0]
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.098     1.743 r  tx_con/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.743    get_tx/D[0]
    SLICE_X34Y87         FDRE                                         r  get_tx/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.824     1.952    get_tx/CLK_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  get_tx/shift_reg[5]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.121     1.561    get_tx/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.557     1.440    get_tx/CLK_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  get_tx/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  get_tx/shift_reg[1]/Q
                         net (fo=1, routed)           0.082     1.686    get_tx/shift_reg_n_0_[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.731 r  get_tx/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    get_tx/shift[0]_i_1_n_0
    SLICE_X35Y87         FDRE                                         r  get_tx/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.824     1.952    get_tx/CLK_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  get_tx/shift_reg[0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.091     1.544    get_tx/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss0/valid_hldr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss0/valid_hldr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.557     1.440    ss0/CLK_IBUF_BUFG
    SLICE_X28Y64         FDRE                                         r  ss0/valid_hldr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ss0/valid_hldr_reg[0]/Q
                         net (fo=2, routed)           0.133     1.714    ss0/p_2_in[1]
    SLICE_X28Y65         FDRE                                         r  ss0/valid_hldr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    ss0/CLK_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  ss0/valid_hldr_reg[1]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.070     1.524    ss0/valid_hldr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.089%)  route 0.360ns (65.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  start_reg/Q
                         net (fo=2, routed)           0.360     1.942    tx_con/start
    SLICE_X36Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.987 r  tx_con/running_i_1/O
                         net (fo=1, routed)           0.000     1.987    tx_con/running_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  tx_con/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.953    tx_con/CLK_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  tx_con/running_reg/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.091     1.795    tx_con/running_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.557     1.440    get_tx/CLK_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  get_tx/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  get_tx/shift_reg[2]/Q
                         net (fo=1, routed)           0.140     1.721    get_tx/shift_reg_n_0_[2]
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.766 r  get_tx/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    get_tx/shift[1]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  get_tx/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.824     1.952    get_tx/CLK_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  get_tx/shift_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.120     1.573    get_tx/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ss0/valid_hldr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss0/valid_hldr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.957%)  route 0.153ns (52.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.552     1.435    ss0/CLK_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  ss0/valid_hldr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ss0/valid_hldr_reg[6]/Q
                         net (fo=2, routed)           0.153     1.729    ss0/p_2_in[7]
    SLICE_X13Y72         FDRE                                         r  ss0/valid_hldr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.820     1.948    ss0/CLK_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  ss0/valid_hldr_reg[7]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X13Y72         FDRE (Hold_fdre_C_D)         0.070     1.520    ss0/valid_hldr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ss0/valid_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    ss0/CLK_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  ss0/valid_in_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ss0/valid_in_reg_reg[1]/Q
                         net (fo=3, routed)           0.139     1.722    smooth_ready
    SLICE_X29Y87         FDRE                                         r  bcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X29Y87         FDRE                                         r  bcount_reg[1]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X29Y87         FDRE (Hold_fdre_C_D)         0.070     1.511    bcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0     XLXI_7/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y23   ss0/p_0_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y33   ss0/p_10_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y34   ss0/p_11_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y35   ss0/p_12_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y36   ss0/p_13_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y37   ss0/p_14_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y38   ss0/p_15_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y24   ss0/p_1_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y25   ss0/p_2_out/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y45  LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y45  LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y45  LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y45  LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y75  LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y75  LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y75  LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y75  LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y61  LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y61  LED_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y45  LED_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y45  LED_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y45  LED_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y45  LED_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y75  LED_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y75  LED_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y75  LED_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y75  LED_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y61  LED_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y61  LED_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_tx/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.992ns  (logic 4.294ns (53.724%)  route 3.699ns (46.276%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.548     5.069    get_tx/CLK_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  get_tx/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  get_tx/shift_reg[0]/Q
                         net (fo=1, routed)           0.569     6.094    get_tx/shift[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.118     6.212 r  get_tx/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.129     9.341    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.720    13.061 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.061    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 3.957ns (50.326%)  route 3.905ns (49.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.547     5.068    CLK_IBUF_BUFG
    SLICE_X29Y65         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  LED_reg[7]/Q
                         net (fo=1, routed)           3.905     9.429    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.930 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.930    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 3.960ns (52.553%)  route 3.575ns (47.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.566     5.087    CLK_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  LED_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  LED_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.575     9.119    LED_reg[9]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.623 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.623    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.374ns  (logic 3.970ns (53.841%)  route 3.404ns (46.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    CLK_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  LED_reg[5]/Q
                         net (fo=1, routed)           3.404     8.950    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.465 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.465    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 4.098ns (56.585%)  route 3.144ns (43.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  LED_reg[11]/Q
                         net (fo=1, routed)           3.144     8.649    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.679    12.328 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.328    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.115ns (57.006%)  route 3.104ns (42.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.533     5.054    CLK_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419     5.473 r  LED_reg[15]/Q
                         net (fo=1, routed)           3.104     8.577    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696    12.273 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.273    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 3.964ns (56.144%)  route 3.097ns (43.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.566     5.087    CLK_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  LED_reg[9]/Q
                         net (fo=1, routed)           3.097     8.640    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.148 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.148    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 4.098ns (58.630%)  route 2.892ns (41.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    CLK_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419     5.509 r  LED_reg[6]/Q
                         net (fo=1, routed)           2.892     8.401    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.679    12.080 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.080    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 3.981ns (57.505%)  route 2.942ns (42.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.565     5.086    CLK_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  LED_reg[10]/Q
                         net (fo=1, routed)           2.942     8.484    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.010 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.010    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 4.095ns (59.395%)  route 2.799ns (40.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    CLK_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.419     5.509 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.799     8.309    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    11.985 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.985    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.372ns (71.639%)  route 0.543ns (28.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.141     1.590 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.543     2.133    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.364 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.364    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.391ns (65.200%)  route 0.742ns (34.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.128     1.577 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.742     2.319    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     3.582 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.582    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.383ns (62.193%)  route 0.841ns (37.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.548     1.431    CLK_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.841     2.436    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.655 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.655    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.357ns (61.213%)  route 0.860ns (38.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  LED_reg[14]/Q
                         net (fo=1, routed)           0.860     2.443    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.660 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.660    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.351ns (60.633%)  route 0.877ns (39.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.141     1.590 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.877     2.467    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.677 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.677    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.349ns (59.807%)  route 0.907ns (40.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.548     1.431    CLK_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.907     2.479    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.688 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.688    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.388ns (61.757%)  route 0.860ns (38.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X11Y45         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.128     1.577 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.860     2.437    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.260     3.697 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.697    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.384ns (61.283%)  route 0.874ns (38.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X11Y45         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDSE (Prop_fdse_C_Q)         0.128     1.577 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.874     2.452    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.256     3.708 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.708    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.367ns (59.026%)  route 0.949ns (40.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  LED_reg[10]/Q
                         net (fo=1, routed)           0.949     2.536    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.763 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.763    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.350ns (57.464%)  route 1.000ns (42.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  LED_reg[9]/Q
                         net (fo=1, routed)           1.000     2.587    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.796 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.796    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[0]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_53
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[10]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_43
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[11]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_42
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[12]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_41
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[13]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_40
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[14]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_39
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[15]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_38
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[16]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_37
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[17]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_36
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[18]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_35
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.527     4.868    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[0]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_53
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[10]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_43
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[11]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_42
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[12]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_41
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[13]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_40
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[14]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_39
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[15]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_38
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[16]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_37
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[17]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_36
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK

Slack:                    inf
  Source:                 ss0/p_0_out/ACOUT[18]
                            (internal pin)
  Destination:            ss0/p_1_out/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1                      0.000     0.000 r  ss0/p_0_out/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    ss0/p_0_out_n_35
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.644     5.164    ss0/CLK_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  ss0/p_1_out/CLK





