
*** Running vivado
    with args -log fpadd_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpadd_ip_v1_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fpadd_ip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/fpadd_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top fpadd_ip_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10973
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2399.141 ; gain = 0.000 ; free physical = 25927 ; free virtual = 36459
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpadd_ip_v1_0' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/fpadd_ip_1.0/hdl/fpadd_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpadd_ip_v1_0_S00_AXI' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/fpadd_ip_1.0/hdl/fpadd_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/fpadd_ip_1.0/hdl/fpadd_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/fpadd_ip_1.0/hdl/fpadd_ip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_ip_v1_0_S00_AXI' (1#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/fpadd_ip_1.0/hdl/fpadd_ip_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/fpadd_ip_1.0/hdl/fpadd_ip_v1_0.v:88]
INFO: [Synth 8-6157] synthesizing module 'fpadd_system' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/fpadd_system.v:8]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/Debouncer.v:1]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (2#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/Debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'L2P' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/L2P.v:2]
	Parameter low_state bound to: 2'b00 
	Parameter edge_state bound to: 2'b01 
	Parameter high_state bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'L2P' (4#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/L2P.v:2]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/DataMemory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (5#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/DataMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpadd_pipeline' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/fpadd_pipelined.v:17]
INFO: [Synth 8-6157] synthesizing module 'first_stage' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/first_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'first_stage' (6#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/first_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'second_stage' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/second_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'second_stage' (7#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/second_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_pipeline' (8#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/fpadd_pipelined.v:17]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/seven_seg.v:40]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/seven_seg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/seven_seg.v:18]
INFO: [Synth 8-226] default block is never used [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/seven_seg.v:70]
INFO: [Synth 8-226] default block is never used [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/seven_seg.v:92]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (10#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/seven_seg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_system' (11#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.srcs/sources_1/imports/verilog_input/fpadd_system.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_ip_v1_0' (12#1) [/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/fpadd_ip_1.0/hdl/fpadd_ip_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2399.141 ; gain = 0.000 ; free physical = 26625 ; free virtual = 37157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2399.141 ; gain = 0.000 ; free physical = 26659 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26659 ; free virtual = 37191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'L2P'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               low_state |                               00 |                               00
              edge_state |                               01 |                               01
              high_state |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'L2P'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26543 ; free virtual = 37076
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	  25 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 9     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 29    
	   2 Input   23 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	  33 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 27    
	   2 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26280 ; free virtual = 36817
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26280 ; free virtual = 36817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26283 ; free virtual = 36820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26283 ; free virtual = 36820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26283 ; free virtual = 36820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26283 ; free virtual = 36820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26283 ; free virtual = 36820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26283 ; free virtual = 36820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26283 ; free virtual = 36820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    51|
|3     |LUT1   |    32|
|4     |LUT2   |   136|
|5     |LUT3   |   133|
|6     |LUT4   |   122|
|7     |LUT5   |   130|
|8     |LUT6   |   275|
|9     |FDCE   |    81|
|10    |FDPE   |     2|
|11    |FDRE   |   271|
|12    |FDSE   |     1|
|13    |IBUF   |    47|
|14    |OBUF   |    65|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      |  1347|
|2     |  fpadd_ip_v1_0_S00_AXI_inst |fpadd_ip_v1_0_S00_AXI |   227|
|3     |  fpadd_system_inst          |fpadd_system          |   950|
|4     |    L2P_inst                 |L2P                   |     5|
|5     |    adder                    |fpadd_pipeline        |   770|
|6     |      stage1                 |first_stage           |   423|
|7     |      stage2                 |second_stage          |   265|
|8     |    debouncer_inst           |debouncer             |    66|
|9     |      D1                     |DFF                   |     1|
|10    |      D2                     |DFF_1                 |     2|
|11    |      D3                     |DFF_2                 |     1|
|12    |    nolabel_line27           |DataMemory            |    93|
|13    |    seg0                     |seven_seg             |    14|
|14    |      anode_counter          |counter               |    12|
|15    |    seg1                     |seven_seg_0           |     2|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26283 ; free virtual = 36820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.980 ; gain = 7.840 ; free physical = 26290 ; free virtual = 36827
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2406.988 ; gain = 7.840 ; free physical = 26290 ; free virtual = 36827
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2415.352 ; gain = 0.000 ; free physical = 26373 ; free virtual = 36910
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.199 ; gain = 0.000 ; free physical = 26298 ; free virtual = 36834
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2439.199 ; gain = 40.223 ; free physical = 26343 ; free virtual = 36879
INFO: [Common 17-1381] The checkpoint '/home/inf2018/gisotirios/Desktop/Embedded/lab2/step3/ip_repo/edit_fpadd_ip_v1_0.runs/synth_1/fpadd_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpadd_ip_v1_0_utilization_synth.rpt -pb fpadd_ip_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 09:16:03 2024...
