{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586566910653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586566910655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 20:01:50 2020 " "Processing started: Fri Apr 10 20:01:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586566910655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566910655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_par -c top_par " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_par -c top_par" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566910655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586566911029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586566911030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojLento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojLento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojLento-arqrelojlento " "Found design unit 1: relojLento-arqrelojlento" {  } { { "relojLento.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/relojLento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927122 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojLento " "Found entity 1: relojLento" {  } { { "relojLento.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/relojLento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566927122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FFJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-arqFFJK " "Found design unit 1: FFJK-arqFFJK" {  } { { "FFJK.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/FFJK.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927123 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "FFJK.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566927123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topFF-arqtopFF " "Found design unit 1: topFF-arqtopFF" {  } { { "topFF.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/topFF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927124 ""} { "Info" "ISGN_ENTITY_NAME" "1 topFF " "Found entity 1: topFF" {  } { { "topFF.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/topFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566927124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb-arqComb " "Found design unit 1: comb-arqComb" {  } { { "comb.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/comb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927125 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb " "Found entity 1: comb" {  } { { "comb.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/comb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566927125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topContaJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topContaJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topContaJK-arqTopContaJK " "Found design unit 1: topContaJK-arqTopContaJK" {  } { { "topContaJK.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/topContaJK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927126 ""} { "Info" "ISGN_ENTITY_NAME" "1 topContaJK " "Found entity 1: topContaJK" {  } { { "topContaJK.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/topContaJK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566927126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566927126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topContaJK " "Elaborating entity \"topContaJK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586566927213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojLento relojLento:u1 A:arqrelojlento " "Elaborating entity \"relojLento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojLento:u1\"" {  } { { "topContaJK.vhd" "u1" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/topContaJK.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566927218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "comb comb:u2 A:arqcomb " "Elaborating entity \"comb\" using architecture \"A:arqcomb\" for hierarchy \"comb:u2\"" {  } { { "topContaJK.vhd" "u2" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/topContaJK.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566927220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "topFF topFF:u3 A:arqtopff " "Elaborating entity \"topFF\" using architecture \"A:arqtopff\" for hierarchy \"topFF:u3\"" {  } { { "topContaJK.vhd" "u3" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/topContaJK.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566927222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFJK topFF:u3\|FFJK:u1 A:arqffjk " "Elaborating entity \"FFJK\" using architecture \"A:arqffjk\" for hierarchy \"topFF:u3\|FFJK:u1\"" {  } { { "topFF.vhd" "u1" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio66-Moore/topFF.vhd" 12 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566927223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586566927900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586566928138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586566928873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566928873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586566928933 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586566928933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586566928933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586566928933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "976 " "Peak virtual memory: 976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586566928944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 20:02:08 2020 " "Processing ended: Fri Apr 10 20:02:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586566928944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586566928944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586566928944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566928944 ""}
