
<EDKSYSTEM ARCH="virtex2p" EDKVERSION="9.1.02" PART="xc2vp30ff896-7" SRC="C:/work/fpga/dcc_v2p/system.xmp" TIMESTAMP="Thu Oct 30 18:44:33 2008&#xA;">

  <MODULES>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_01_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/doc/microblaze.pdf" HWVERSION="6.00.b" INSTANCE="microblaze_0" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MODCLASS="PROCESSOR" MODTYPE="microblaze">
      <DESCRIPTION TYPE="SHORT">MicroBlaze</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The MicroBlaze 32 bit soft processor</DESCRIPTION>
      <PARAMETER NAME="C_SCO" VALUE="0"/>
      <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
      <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="1"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER NAME="C_INSTANCE" VALUE="microblaze"/>
      <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
      <PARAMETER NAME="C_D_OPB" VALUE="1"/>
      <PARAMETER NAME="C_D_LMB" VALUE="1"/>
      <PARAMETER NAME="C_I_OPB" VALUE="1"/>
      <PARAMETER NAME="C_I_LMB" VALUE="1"/>
      <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="1"/>
      <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_USE_BARREL" VALUE="1"/>
      <PARAMETER NAME="C_USE_DIV" VALUE="0"/>
      <PARAMETER NAME="C_USE_HW_MUL" VALUE="1"/>
      <PARAMETER NAME="C_USE_FPU" VALUE="0"/>
      <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
      <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
      <PARAMETER NAME="C_IOPB_BUS_EXCEPTION" VALUE="0"/>
      <PARAMETER NAME="C_DOPB_BUS_EXCEPTION" VALUE="0"/>
      <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
      <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
      <PARAMETER NAME="C_PVR" VALUE="0"/>
      <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
      <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DEBUG_ENABLED" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUMBER_OF_PC_BRK" VALUE="2"/>
      <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
      <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
      <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
      <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
      <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_FSL_LINKS" VALUE="2"/>
      <PARAMETER NAME="C_FSL_DATA_SIZE" VALUE="32"/>
      <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0x3FFFFFFF"/>
      <PARAMETER NAME="C_USE_ICACHE" VALUE="0"/>
      <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
      <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="17"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CACHE_BYTE_SIZE" VALUE="65536"/>
      <PARAMETER NAME="C_ICACHE_USE_FSL" VALUE="1"/>
      <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="4"/>
      <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0x3FFFFFFF"/>
      <PARAMETER NAME="C_USE_DCACHE" VALUE="0"/>
      <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
      <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="17"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DCACHE_BYTE_SIZE" VALUE="65536"/>
      <PARAMETER NAME="C_DCACHE_USE_FSL" VALUE="1"/>
      <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="4"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="0" BUSNAME="dlmb" BUSSTD="LMB" NAME="DLMB" ORIENTED="WEST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSNAME="ilmb" BUSSTD="LMB" NAME="ILMB" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="3" BUSNAME="mb_opb" BUSSTD="OPB" NAME="DOPB" ORIENTED="WEST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="3" BUSNAME="mb_opb" BUSSTD="OPB" NAME="IOPB" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="1" BUSNAME="aes_accel_0_to_microblaze_0" BUSSTD="FSL" NAME="SFSL0" ORIENTED="WEST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="1" BUSNAME="microblaze_0_to_aes_accel_0" BUSSTD="FSL" NAME="MFSL0" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="2" BUSNAME="tlb_bram_0_to_microblaze_0" BUSSTD="FSL" NAME="SFSL1" ORIENTED="WEST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="2" BUSNAME="microblaze_0_to_tlb_bram_0" BUSSTD="FSL" NAME="MFSL1" ORIENTED="EAST"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DBG_CAPTURE" SIGNAME="DBG_CAPTURE_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DBG_CLK" SIGNAME="DBG_CLK_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DBG_REG_EN" SIGNAME="DBG_REG_EN_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DBG_TDI" SIGNAME="DBG_TDI_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DBG_TDO" SIGNAME="DBG_TDO_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DBG_UPDATE" SIGNAME="DBG_UPDATE_s"/>
      <PORT DIR="I" NAME="CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="RESET" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="INTERRUPT" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DEBUG_RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="EXT_BRK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="EXT_NM_BRK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DBG_STOP" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="MB_Halted" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="INSTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="I_ADDRTAG" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="IREADY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="IWAIT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="INSTR_ADDR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IFETCH" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="I_AS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DATA_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DREADY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DWAIT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DATA_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DATA_ADDR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="D_ADDRTAG" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="D_AS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="READ_STROBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="WRITE_STROBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BYTE_ENABLE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DM_ABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DM_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DM_BUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DM_DBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DM_REQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DM_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DM_SELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DM_SEQADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DOPB_DBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DOPB_ERRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DOPB_MGRANT" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DOPB_RETRY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DOPB_TIMEOUT" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DOPB_XFERACK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IM_ABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IM_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IM_BUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IM_DBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IM_REQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IM_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IM_SELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IM_SEQADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="IOPB_DBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="IOPB_ERRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="IOPB_MGRANT" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="IOPB_RETRY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="IOPB_TIMEOUT" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="IOPB_XFERACK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Instruction" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Valid_Instr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_PC" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Reg_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Reg_Addr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_MSR_Reg" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_New_Reg_Value" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Exception_Taken" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Exception_Kind" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Jump_Taken" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Delay_Slot" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Data_Address" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Data_Access" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Data_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Data_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Data_Write_Value" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_Data_Byte_Enable" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_DCache_Req" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_DCache_Hit" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_ICache_Req" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_ICache_Hit" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_OF_PipeRun" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_EX_PipeRun" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Trace_MEM_PipeRun" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL0_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL0_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL0_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL0_M_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL1_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL1_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL1_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL1_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL1_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL1_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL1_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL1_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL1_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL1_M_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL2_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL2_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL2_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL2_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL2_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL2_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL2_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL2_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL2_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL2_M_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL3_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL3_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL3_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL3_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL3_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL3_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL3_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL3_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL3_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL3_M_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL4_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL4_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL4_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL4_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL4_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL4_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL4_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL4_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL4_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL4_M_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL5_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL5_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL5_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL5_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL5_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL5_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL5_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL5_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL5_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL5_M_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL6_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL6_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL6_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL6_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL6_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL6_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL6_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL6_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL6_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL6_M_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL7_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL7_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL7_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL7_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL7_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL7_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL7_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL7_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL7_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL7_M_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ICACHE_FSL_IN_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ICACHE_FSL_IN_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ICACHE_FSL_IN_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ICACHE_FSL_IN_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ICACHE_FSL_IN_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ICACHE_FSL_OUT_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ICACHE_FSL_OUT_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ICACHE_FSL_OUT_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ICACHE_FSL_OUT_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ICACHE_FSL_OUT_FULL" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCACHE_FSL_IN_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCACHE_FSL_IN_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCACHE_FSL_IN_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCACHE_FSL_IN_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCACHE_FSL_IN_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCACHE_FSL_OUT_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCACHE_FSL_OUT_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCACHE_FSL_OUT_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCACHE_FSL_OUT_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCACHE_FSL_OUT_FULL" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="SFSL2"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="MFSL2"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="SFSL3"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="MFSL3"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="SFSL4"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="MFSL4"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="SFSL5"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="MFSL5"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="SFSL6"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="MFSL6"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="SFSL7"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="MFSL7"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="ICACHE_FSL_IN"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="ICACHE_FSL_OUT"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="DCACHE_FSL_IN"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="DCACHE_FSL_OUT"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BUSNAME="__NOC__" BUSSTD="XIL" NAME="IXCL"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BUSNAME="__NOC__" BUSSTD="XIL" NAME="DXCL"/>
    </MODULE>
    <MODULE BUSINDEX="0" BUSSTD="OPB" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/doc/opb_v20.pdf" HWVERSION="1.10.c" INSTANCE="mb_opb" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="opb_v20">
      <DESCRIPTION TYPE="SHORT">On-chip Peripheral Bus (OPB) 2.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">OPB_V20 On-Chip Peripheral Bus V2.0 with OPB Arbiter (OPB_V20)</DESCRIPTION>
      <PARAMETER NAME="C_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_USE_LUT_OR" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_DYNAM_PRIORITY" VALUE="0"/>
      <PARAMETER NAME="C_PARK" VALUE="0"/>
      <PARAMETER NAME="C_PROC_INTRFCE" VALUE="0"/>
      <PARAMETER NAME="C_REG_GRANTS" VALUE="1"/>
      <PARAMETER NAME="C_DEV_BLK_ID" VALUE="0"/>
      <PARAMETER NAME="C_DEV_MIR_ENABLE" VALUE="0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_rst_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Debug_SYS_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="WDT_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_beXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBusEn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBusEn32_63" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_fwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_hwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_beAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBusEn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBusEn32_63" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_dwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_fwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_hwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_MRequest" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_beXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_beAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_fwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_fwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_hwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_hwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_MGrant" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_timeout" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_xferAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_02_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/doc/opb_mdm.pdf" HWVERSION="2.00.a" INSTANCE="debug_module" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="DEBUG" MODTYPE="opb_mdm">
      <DESCRIPTION TYPE="SHORT">OPB Microprocessor Debug Module (MDM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">MicroBlaze Debug Module with OPB interface</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x41400000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4140ffff"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
      <PARAMETER NAME="C_USE_UART" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_UART_WIDTH" VALUE="8"/>
      <PARAMETER NAME="C_WRITE_FSL_PORTS" VALUE="0"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="mb_opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DBG_CAPTURE_0" SIGNAME="DBG_CAPTURE_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DBG_CLK_0" SIGNAME="DBG_CLK_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DBG_REG_EN_0" SIGNAME="DBG_REG_EN_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DBG_TDI_0" SIGNAME="DBG_TDI_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DBG_TDO_0" SIGNAME="DBG_TDO_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DBG_UPDATE_0" SIGNAME="DBG_UPDATE_s"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Debug_SYS_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Debug_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Ext_BRK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Ext_NM_BRK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MDM_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MDM_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MDM_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MDM_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MDM_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Dbg_Clk_0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Dbg_TDI_0" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Dbg_TDO_0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Dbg_Reg_En_0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Dbg_Capture_0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Dbg_Update_0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Dbg_Clk_1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_TDI_1" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Dbg_TDO_1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Reg_En_1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Capture_1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Update_1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Clk_2" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_TDI_2" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Dbg_TDO_2" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Reg_En_2" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Capture_2" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Update_2" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Clk_3" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_TDI_3" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Dbg_TDO_3" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Reg_En_3" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Capture_3" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Update_3" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Clk_4" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_TDI_4" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Dbg_TDO_4" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Reg_En_4" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Capture_4" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Update_4" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Clk_5" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_TDI_5" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Dbg_TDO_5" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Reg_En_5" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Capture_5" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Update_5" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Clk_6" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_TDI_6" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Dbg_TDO_6" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Reg_En_6" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Capture_6" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Update_6" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Clk_7" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_TDI_7" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Dbg_TDO_7" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Reg_En_7" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Capture_7" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Dbg_Update_7" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="bscan_tdi" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bscan_reset" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bscan_shift" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bscan_update" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bscan_capture" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bscan_sel1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bscan_drck1" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="bscan_tdo1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_S_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_S_READ" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL0_S_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL0_S_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL0_S_EXISTS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_M_CLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_M_WRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_M_DATA" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL0_M_CONTROL" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL0_M_FULL" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="FSL" NAME="SFSL0"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="FSL" NAME="MFSL0"/>
    </MODULE>
    <MODULE BUSSTD="LMB" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/doc/lmb_v10.pdf" HWVERSION="1.00.a" INSTANCE="ilmb" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="lmb_v10">
      <DESCRIPTION TYPE="SHORT">Local Memory Bus (LMB) 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</DESCRIPTION>
      <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_rst_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" NAME="LMB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ReadStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_WriteStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_AddrStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_Ready" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_ReadStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_WriteStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_AddrStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_ReadDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_WriteDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_Ready" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_BE" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE BUSSTD="LMB" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/doc/lmb_v10.pdf" HWVERSION="1.00.a" INSTANCE="dlmb" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="lmb_v10">
      <DESCRIPTION TYPE="SHORT">Local Memory Bus (LMB) 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'The LMB is a fast, local bus for connecting MicroBlaze I and D ports to peripherals and BRAM'</DESCRIPTION>
      <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_rst_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" NAME="LMB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ReadStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_WriteStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_AddrStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_Ready" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_ReadStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_WriteStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_AddrStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_ReadDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_WriteDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_Ready" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="LMB_BE" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/bram_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/doc/lmb_bram_if_cntlr.pdf" HWVERSION="2.00.a" INSTANCE="dlmb_cntlr" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">LMB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x00000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x00001fff"/>
      <PARAMETER NAME="C_MASK" VALUE="0x00800000"/>
      <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="dlmb" BUSSTD="LMB" NAME="SLMB"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="dlmb_port" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="BRAM_PORT"/>
      <PORT DIR="I" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_WriteDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_AddrStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_ReadStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_WriteStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_Ready" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Clk_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/bram_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/doc/lmb_bram_if_cntlr.pdf" HWVERSION="2.00.a" INSTANCE="ilmb_cntlr" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">LMB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller connects to an lmb bus</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x00000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x00001fff"/>
      <PARAMETER NAME="C_MASK" VALUE="0x00800000"/>
      <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="ilmb" BUSSTD="LMB" NAME="SLMB"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="0" BIF_Y="0" BUSNAME="ilmb_port" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="BRAM_PORT"/>
      <PORT DIR="I" NAME="LMB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_WriteDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_AddrStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_ReadStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_WriteStrobe" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="LMB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_Ready" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Clk_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" HWVERSION="1.00.a" INSTANCE="lmb_bram" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <PARAMETER NAME="C_MEMSIZE" VALUE="2048"/>
      <PARAMETER NAME="C_PORT_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PORT_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_WE" VALUE="4"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="ilmb_port" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSNAME="dlmb_port" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTB"/>
      <PORT DIR="I" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Rst_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_B" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_02_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" GROUP="B" HWVERSION="1.00.b" INSTANCE="RS232_Uart_1" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_uartlite">
      <DESCRIPTION TYPE="SHORT">OPB UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for OPB bus.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x40600000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4060ffff"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK_FREQ" VALUE="100000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_BAUDRATE" VALUE="115200"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_USE_PARITY" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_ODD_PARITY" VALUE="0"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="mb_opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RX" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TX" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_xferAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/sdram_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/doc/mch_opb_ddr.pdf" GROUP="A" HWVERSION="1.00.c" INSTANCE="DDR_512MB_64Mx64_rank2_row13_col10_cl2_5" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="mch_opb_ddr">
      <DESCRIPTION TYPE="SHORT">OPB Multi-Channel DDR SDRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Xilinx Multi-CHannel (MCH) On-chip Peripheral Bus (OPB) DDR SDRAM controller</DESCRIPTION>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <PARAMETER NAME="C_REG_DIMM" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUM_BANKS_MEM" VALUE="2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUM_CLK_PAIRS" VALUE="4"/>
      <PARAMETER NAME="C_DDR_ASYNC_SUPPORT" VALUE="0"/>
      <PARAMETER NAME="C_EXTRA_TSU" VALUE="0"/>
      <PARAMETER NAME="C_USE_OPEN_ROW_MNGT" VALUE="0"/>
      <PARAMETER NAME="C_INCLUDE_DDR_PIPE" VALUE="1"/>
      <PARAMETER NAME="C_NUM_CHANNELS" VALUE="2"/>
      <PARAMETER NAME="C_PRIORITY_MODE" VALUE="0"/>
      <PARAMETER NAME="C_INCLUDE_OPB_IPIF" VALUE="1"/>
      <PARAMETER NAME="C_INCLUDE_OPB_BURST_SUPPORT" VALUE="0"/>
      <PARAMETER NAME="C_INCLUDE_TIMEOUT_CNTR" VALUE="0"/>
      <PARAMETER NAME="C_TIMEOUT" VALUE="16"/>
      <PARAMETER NAME="C_MCH_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_MCH_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_MCH_OPB_CLK_PERIOD_PS" VALUE="10000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TMRD" VALUE="20000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TWR" VALUE="20000"/>
      <PARAMETER NAME="C_DDR_TWTR" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRAS" VALUE="60000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRC" VALUE="90000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRFC" VALUE="100000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRCD" VALUE="30000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRRD" VALUE="20000"/>
      <PARAMETER NAME="C_DDR_TREFI" VALUE="7800000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_TRP" VALUE="30000"/>
      <PARAMETER NAME="C_DDR_TXSR" VALUE="80000"/>
      <PARAMETER NAME="C_DDR_CAS_LAT" VALUE="2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_DDR_AWIDTH" VALUE="13"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DDR_COL_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DDR_BANK_AWIDTH" VALUE="2"/>
      <PARAMETER NAME="C_MCH0_PROTOCOL" VALUE="0"/>
      <PARAMETER NAME="C_MCH0_ACCESSBUF_DEPTH" VALUE="16"/>
      <PARAMETER NAME="C_MCH0_RDDATABUF_DEPTH" VALUE="16"/>
      <PARAMETER NAME="C_MCH1_PROTOCOL" VALUE="0"/>
      <PARAMETER NAME="C_MCH1_ACCESSBUF_DEPTH" VALUE="16"/>
      <PARAMETER NAME="C_MCH1_RDDATABUF_DEPTH" VALUE="16"/>
      <PARAMETER NAME="C_MCH2_PROTOCOL" VALUE="0"/>
      <PARAMETER NAME="C_MCH2_ACCESSBUF_DEPTH" VALUE="16"/>
      <PARAMETER NAME="C_MCH2_RDDATABUF_DEPTH" VALUE="16"/>
      <PARAMETER NAME="C_MCH3_PROTOCOL" VALUE="0"/>
      <PARAMETER NAME="C_MCH3_ACCESSBUF_DEPTH" VALUE="16"/>
      <PARAMETER NAME="C_MCH3_RDDATABUF_DEPTH" VALUE="16"/>
      <PARAMETER NAME="C_XCL0_LINESIZE" VALUE="4"/>
      <PARAMETER NAME="C_XCL0_WRITEXFER" VALUE="1"/>
      <PARAMETER NAME="C_XCL1_LINESIZE" VALUE="4"/>
      <PARAMETER NAME="C_XCL1_WRITEXFER" VALUE="1"/>
      <PARAMETER NAME="C_XCL2_LINESIZE" VALUE="4"/>
      <PARAMETER NAME="C_XCL2_WRITEXFER" VALUE="1"/>
      <PARAMETER NAME="C_XCL3_LINESIZE" VALUE="4"/>
      <PARAMETER NAME="C_XCL3_WRITEXFER" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM0_BASEADDR" VALUE="0x60000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM0_HIGHADDR" VALUE="0x6fffffff"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM1_BASEADDR" VALUE="0x70000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM1_HIGHADDR" VALUE="0x7fffffff"/>
      <PARAMETER NAME="C_MEM2_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_MEM2_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_MEM3_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_MEM3_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_SIM_INIT_TIME_PS" VALUE="100000000"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="mb_opb" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Addr" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_BankAddr" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CASn" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CKE" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CSn" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_RASn" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_WEn" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_DM" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="DDR_DQS" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="DDR_DQ" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Clk" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk &amp; ddr_clk_feedback_out_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Clkn" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn &amp; 0b0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Device_Clk90_in" SIGNAME="clk_90_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Device_Clk90_in_n" SIGNAME="clk_90_n_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Device_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Device_Clk_n" SIGNAME="sys_clk_n_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DDR_Clk90_in" SIGNAME="ddr_clk_90_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DDR_Clk90_in_n" SIGNAME="ddr_clk_90_n_s"/>
      <PORT DIR="I" NAME="MCH0_Access_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH0_Access_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH0_Access_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH0_Access_Full" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH0_ReadData_Control" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH0_ReadData_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH0_ReadData_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH0_ReadData_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH1_Access_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH1_Access_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH1_Access_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH1_Access_Full" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH1_ReadData_Control" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH1_ReadData_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH1_ReadData_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH1_ReadData_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH2_Access_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH2_Access_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH2_Access_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH2_Access_Full" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH2_ReadData_Control" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH2_ReadData_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH2_ReadData_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH2_ReadData_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH3_Access_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH3_Access_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH3_Access_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH3_Access_Full" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH3_ReadData_Control" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH3_ReadData_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH3_ReadData_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="MCH3_ReadData_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DDR_DQ_o" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DDR_DQ_i" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQ_t" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DDR_DQS_i" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQS_o" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_DQS_t" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DDR_Init_done" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DDR_Sleep" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DDR_WakeUp" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCH_OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="MCH_OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="TARGET" BUSNAME="__NOC__" BUSSTD="XIL" NAME="MCH0"/>
      <BUSINTERFACE BIFRANK="TARGET" BUSNAME="__NOC__" BUSSTD="XIL" NAME="MCH1"/>
      <BUSINTERFACE BIFRANK="TARGET" BUSNAME="__NOC__" BUSSTD="XIL" NAME="MCH2"/>
      <BUSINTERFACE BIFRANK="TARGET" BUSNAME="__NOC__" BUSSTD="XIL" NAME="MCH3"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" HWVERSION="1.00.a" INSTANCE="sysclk_inv" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="util_vector_logic">
      <DESCRIPTION TYPE="SHORT">Utility Vector Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Simple logic functions, and, or, xor, not.'</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_OPERATION" VALUE="not"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_SIZE" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Op1" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Res" SIGNAME="sys_clk_n_s"/>
      <PORT DIR="I" NAME="Op2" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" HWVERSION="1.00.a" INSTANCE="clk90_inv" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="util_vector_logic">
      <DESCRIPTION TYPE="SHORT">Utility Vector Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Simple logic functions, and, or, xor, not.'</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_OPERATION" VALUE="not"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_SIZE" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Op1" SIGNAME="clk_90_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Res" SIGNAME="clk_90_n_s"/>
      <PORT DIR="I" NAME="Op2" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" HWVERSION="1.00.a" INSTANCE="ddr_clk90_inv" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="util_vector_logic">
      <DESCRIPTION TYPE="SHORT">Utility Vector Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Simple logic functions, and, or, xor, not.'</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_OPERATION" VALUE="not"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_SIZE" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Op1" SIGNAME="ddr_clk_90_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Res" SIGNAME="ddr_clk_90_n_s"/>
      <PORT DIR="I" NAME="Op2" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/doc/dcm_module.pdf" GROUP="C" HWVERSION="1.00.c" INSTANCE="dcm_0" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="dcm_module">
      <DESCRIPTION TYPE="SHORT">Digital Clock Manager (DCM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</DESCRIPTION>
      <PARAMETER NAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK_FEEDBACK" VALUE="1X"/>
      <PARAMETER NAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE"/>
      <PARAMETER NAME="C_DSS_MODE" VALUE="NONE"/>
      <PARAMETER NAME="C_STARTUP_WAIT" VALUE="FALSE"/>
      <PARAMETER NAME="C_PHASE_SHIFT" VALUE="0"/>
      <PARAMETER NAME="C_CLKFX_MULTIPLY" VALUE="4"/>
      <PARAMETER NAME="C_CLKFX_DIVIDE" VALUE="1"/>
      <PARAMETER NAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
      <PARAMETER NAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
      <PARAMETER NAME="C_CLKIN_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFB_BUF" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK0_BUF" VALUE="TRUE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK90_BUF" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLK180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK270_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKDV_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKIN" SIGIS="CLK" SIGNAME="dcm_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK0" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK90" SIGIS="CLK" SIGNAME="clk_90_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKFB" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RST" SIGNAME="net_gnd"/>
      <PORT DIR="O" INMHS="TRUE" NAME="LOCKED" SIGNAME="dcm_0_lock"/>
      <PORT DIR="I" NAME="PSEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSINCDEC" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSCLK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DSSEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK270" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKDV" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="STATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="PSDONE" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/doc/dcm_module.pdf" GROUP="D" HWVERSION="1.00.c" INSTANCE="dcm_1" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="dcm_module">
      <DESCRIPTION TYPE="SHORT">Digital Clock Manager (DCM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</DESCRIPTION>
      <PARAMETER NAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK_FEEDBACK" VALUE="1X"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLKOUT_PHASE_SHIFT" VALUE="FIXED"/>
      <PARAMETER NAME="C_DSS_MODE" VALUE="NONE"/>
      <PARAMETER NAME="C_STARTUP_WAIT" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_PHASE_SHIFT" VALUE="60"/>
      <PARAMETER NAME="C_CLKFX_MULTIPLY" VALUE="4"/>
      <PARAMETER NAME="C_CLKFX_DIVIDE" VALUE="1"/>
      <PARAMETER NAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
      <PARAMETER NAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
      <PARAMETER NAME="C_CLKIN_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFB_BUF" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK0_BUF" VALUE="TRUE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK90_BUF" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLK180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK270_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKDV_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX180_BUF" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKIN" SIGIS="CLK" SIGNAME="ddr_feedback_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK90" SIGIS="CLK" SIGNAME="ddr_clk_90_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK0" SIGIS="CLK" SIGNAME="dcm_1_FB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKFB" SIGNAME="dcm_1_FB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RST" SIGNAME="dcm_0_lock"/>
      <PORT DIR="O" INMHS="TRUE" NAME="LOCKED" SIGNAME="dcm_1_lock"/>
      <PORT DIR="I" NAME="PSEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSINCDEC" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSCLK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DSSEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK270" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKDV" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="STATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="PSDONE" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE BUSSTD="FSL" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/doc/fsl_v20.pdf" HWVERSION="2.10.a" INSTANCE="aes_accel_0_to_microblaze_0" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="fsl_v20">
      <DESCRIPTION TYPE="SHORT">Fast Simplex Link (FSL) Bus</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Fast Simplex Link (FSL) is a fast uni-directional point to point communication channel</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_ASYNC_CLKS" VALUE="0"/>
      <PARAMETER NAME="C_IMPL_STYLE" VALUE="0"/>
      <PARAMETER NAME="C_USE_CONTROL" VALUE="1"/>
      <PARAMETER NAME="C_FSL_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FSL_DEPTH" VALUE="16"/>
      <PORT DIR="I" INMHS="TRUE" NAME="FSL_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_rst_s"/>
      <PORT DIR="O" NAME="FSL_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Clk" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="FSL_M_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Full" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Clk" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_S_Data" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_Full" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_Has_Data" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_Control_IRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/work/fpga/dcc_v2p/drivers/aes_accel_v1_00_a/doc/html/api/index.html" HWVERSION="1.00.a" INSTANCE="aes_accel_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="aes_accel">
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="0" BUSNAME="aes_accel_0_to_microblaze_0" BUSSTD="FSL" NAME="MFSL"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="microblaze_0_to_aes_accel_0" BUSSTD="FSL" NAME="SFSL"/>
      <PORT DIR="I" INMHS="TRUE" NAME="FSL_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" NAME="FSL_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Data" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Full" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE BUSSTD="FSL" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/doc/fsl_v20.pdf" HWVERSION="2.10.a" INSTANCE="microblaze_0_to_aes_accel_0" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="fsl_v20">
      <DESCRIPTION TYPE="SHORT">Fast Simplex Link (FSL) Bus</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Fast Simplex Link (FSL) is a fast uni-directional point to point communication channel</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_ASYNC_CLKS" VALUE="0"/>
      <PARAMETER NAME="C_IMPL_STYLE" VALUE="0"/>
      <PARAMETER NAME="C_USE_CONTROL" VALUE="1"/>
      <PARAMETER NAME="C_FSL_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FSL_DEPTH" VALUE="16"/>
      <PORT DIR="I" INMHS="TRUE" NAME="FSL_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_rst_s"/>
      <PORT DIR="O" NAME="FSL_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Clk" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="FSL_M_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Full" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Clk" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_S_Data" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_Full" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_Has_Data" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_Control_IRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE BUSSTD="FSL" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/doc/fsl_v20.pdf" HWVERSION="2.10.a" INSTANCE="tlb_bram_0_to_microblaze_0" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="fsl_v20">
      <DESCRIPTION TYPE="SHORT">Fast Simplex Link (FSL) Bus</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Fast Simplex Link (FSL) is a fast uni-directional point to point communication channel</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_ASYNC_CLKS" VALUE="0"/>
      <PARAMETER NAME="C_IMPL_STYLE" VALUE="0"/>
      <PARAMETER NAME="C_USE_CONTROL" VALUE="1"/>
      <PARAMETER NAME="C_FSL_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FSL_DEPTH" VALUE="16"/>
      <PORT DIR="I" INMHS="TRUE" NAME="FSL_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_rst_s"/>
      <PORT DIR="O" NAME="FSL_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Clk" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="FSL_M_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Full" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Clk" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_S_Data" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_Full" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_Has_Data" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_Control_IRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/work/fpga/dcc_v2p/drivers/tlb_bram_v1_00_a/doc/html/api/index.html" HWVERSION="1.00.a" INSTANCE="tlb_bram_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="tlb_bram">
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="0" BUSNAME="tlb_bram_0_to_microblaze_0" BUSSTD="FSL" NAME="MFSL"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="microblaze_0_to_tlb_bram_0" BUSSTD="FSL" NAME="SFSL"/>
      <PORT DIR="I" INMHS="TRUE" NAME="FSL_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" NAME="FSL_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Data" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Full" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE BUSSTD="FSL" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/doc/fsl_v20.pdf" HWVERSION="2.10.a" INSTANCE="microblaze_0_to_tlb_bram_0" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="fsl_v20">
      <DESCRIPTION TYPE="SHORT">Fast Simplex Link (FSL) Bus</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Fast Simplex Link (FSL) is a fast uni-directional point to point communication channel</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_ASYNC_CLKS" VALUE="0"/>
      <PARAMETER NAME="C_IMPL_STYLE" VALUE="0"/>
      <PARAMETER NAME="C_USE_CONTROL" VALUE="1"/>
      <PARAMETER NAME="C_FSL_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FSL_DEPTH" VALUE="16"/>
      <PORT DIR="I" INMHS="TRUE" NAME="FSL_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_rst_s"/>
      <PORT DIR="O" NAME="FSL_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Clk" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="FSL_M_Data" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_M_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_M_Full" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Clk" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_S_Data" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Control" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="FSL_S_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_S_Exists" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="FSL_Full" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_Has_Data" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="FSL_Control_IRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
    </MODULE>
  </MODULES>

  <EXTERNALPORTS>
    <PORT DIR="I" GROUP="B" INDEX="14" NAME="fpga_0_RS232_Uart_1_RX_pin" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
    <PORT DIR="O" GROUP="B" INDEX="15" NAME="fpga_0_RS232_Uart_1_TX_pin" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="GLB" INDEX="1" LSB="0" MSB="2" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="GLB" INDEX="2" LSB="0" MSB="2" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="A" INDEX="6" LSB="0" MSB="12" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="A" INDEX="7" LSB="0" MSB="1" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr"/>
    <PORT DIR="O" GROUP="A" INDEX="8" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn"/>
    <PORT DIR="O" GROUP="A" INDEX="12" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn"/>
    <PORT DIR="O" GROUP="A" INDEX="13" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="A" INDEX="11" LSB="0" MSB="7" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM"/>
    <PORT DIR="IO" ENDIAN="BIG" GROUP="A" INDEX="4" LSB="0" MSB="7" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS"/>
    <PORT DIR="IO" ENDIAN="BIG" GROUP="A" INDEX="5" LSB="0" MSB="63" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="A" INDEX="9" LSB="0" MSB="1" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="A" INDEX="10" LSB="0" MSB="1" NAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn_pin" SIGNAME="fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn"/>
    <PORT DIR="O" GROUP="C" INDEX="23" NAME="fpga_0_net_gnd_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="C" INDEX="17" NAME="fpga_0_net_gnd_1_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="C" INDEX="18" NAME="fpga_0_net_gnd_2_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="C" INDEX="19" NAME="fpga_0_net_gnd_3_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="C" INDEX="20" NAME="fpga_0_net_gnd_4_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="C" INDEX="21" NAME="fpga_0_net_gnd_5_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="C" INDEX="22" NAME="fpga_0_net_gnd_6_pin" SIGNAME="net_gnd"/>
    <PORT DIR="I" GROUP="D" INDEX="24" NAME="fpga_0_DDR_CLK_FB" SIGIS="CLK" SIGNAME="ddr_feedback_s"/>
    <PORT DIR="O" GROUP="GLB" INDEX="3" NAME="fpga_0_DDR_CLK_FB_OUT" SIGNAME="ddr_clk_feedback_out_s"/>
    <PORT DIR="I" GROUP="C" INDEX="16" NAME="sys_clk_pin" SIGIS="CLK" SIGNAME="dcm_clk_s"/>
    <PORT DIR="I" GROUP="GLB" INDEX="0" NAME="sys_rst_pin" SIGIS="RST" SIGNAME="sys_rst_s"/>
  </EXTERNALPORTS>

  <BLKDSHAPES STACK_HORIZ_WIDTH="1">
    <PROCSHAPES>
      <MODULE BIFS_H="4" BIFS_W="2" INSTANCE="microblaze_0" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="3" STACK_HORIZ_INDEX="0"/>
    </PROCSHAPES>
    <IPBUCKET MODS_H="2" MODS_W="3">
      <MODULE INSTANCE="sysclk_inv" IS_PLACED="TRUE" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="clk90_inv" IS_PLACED="TRUE" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="ddr_clk90_inv" IS_PLACED="TRUE" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="dcm_0" IS_PLACED="TRUE" MODTYPE="dcm_module"/>
      <MODULE INSTANCE="dcm_1" IS_PLACED="TRUE" MODTYPE="dcm_module"/>
    </IPBUCKET>
    <SBSSHAPES>
      <MODULE INSTANCE="mb_opb"/>
    </SBSSHAPES>
    <SBSBUCKETS>
      <SBSBUCKET BUSINDEX="0" BUSNAME="mb_opb" BUSSTD="OPB" IS_BLWSBS="TRUE" MODS_H="1" MODS_W="3" SHAPE_VERTI_INDEX="4" STACK_HORIZ_INDEX="0">
        <MODULE INSTANCE="debug_module" MODTYPE="opb_mdm"/>
        <MODULE INSTANCE="RS232_Uart_1" MODTYPE="opb_uartlite"/>
        <MODULE INSTANCE="DDR_512MB_64Mx64_rank2_row13_col10_cl2_5" MODTYPE="mch_opb_ddr"/>
      </SBSBUCKET>
    </SBSBUCKETS>
    <P2PSHAPES>
      <MODULE INSTANCE="ilmb"/>
      <MODULE INSTANCE="dlmb"/>
      <MODULE INSTANCE="aes_accel_0_to_microblaze_0"/>
      <MODULE INSTANCE="microblaze_0_to_aes_accel_0"/>
      <MODULE INSTANCE="tlb_bram_0_to_microblaze_0"/>
      <MODULE INSTANCE="microblaze_0_to_tlb_bram_0"/>
    </P2PSHAPES>
    <CMPLXSHAPES>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="2" SHAPE_ID="0" SHAPE_VERTI_INDEX="2" STACK_HORIZ_INDEX="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="ilmb_cntlr" MODCLASS="MEMORY_CNTLR" ORIENTED="EAST"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="dlmb_cntlr" MODCLASS="MEMORY_CNTLR" ORIENTED="WEST"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="lmb_bram" MODCLASS="MEMORY"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="1" SHAPE_VERTI_INDEX="1" STACK_HORIZ_INDEX="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="aes_accel_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="2" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="tlb_bram_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
    </CMPLXSHAPES>
    <BCLANESPACES>
      <BCLANESPACE BUSLANES_W="5" EAST="0">
        <BUSCONNLANE BUSLANE_X="3" BUSNAME="dlmb" BUSSTD="LMB" IS_MEMCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="0" BUSINTERFACE="DLMB" INSTANCE="microblaze_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="SLMB" BUSSTD="LMB" INSTANCE="dlmb_cntlr"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="3" BUSNAME="mb_opb" BUSSTD="OPB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="3" BUSINTERFACE="DOPB" INSTANCE="microblaze_0" IS_PROCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="aes_accel_0_to_microblaze_0" BUSSTD="FSL" IS_ABVSBS="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="1" BUSINTERFACE="SFSL0" INSTANCE="microblaze_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="MFSL" BUSSTD="FSL" INSTANCE="aes_accel_0"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="tlb_bram_0_to_microblaze_0" BUSSTD="FSL" IS_ABVSBS="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="2" BUSINTERFACE="SFSL1" INSTANCE="microblaze_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="MFSL" BUSSTD="FSL" INSTANCE="tlb_bram_0"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="mb_opb" BUSSTD="OPB" IS_BKTCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIFRANK="SLAVE" BUSINTERFACE="SOPB"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="5" WEST="0">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="ilmb" BUSSTD="LMB" IS_MEMCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="0" BUSINTERFACE="ILMB" INSTANCE="microblaze_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="SLMB" BUSSTD="LMB" INSTANCE="ilmb_cntlr"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="mb_opb" BUSSTD="OPB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="3" BUSINTERFACE="IOPB" INSTANCE="microblaze_0" IS_PROCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="microblaze_0_to_aes_accel_0" BUSSTD="FSL" IS_ABVSBS="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="1" BUSINTERFACE="MFSL0" INSTANCE="microblaze_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="SFSL" BUSSTD="FSL" INSTANCE="aes_accel_0"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="3" BUSNAME="microblaze_0_to_tlb_bram_0" BUSSTD="FSL" IS_ABVSBS="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="2" BUSINTERFACE="MFSL1" INSTANCE="microblaze_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="SFSL" BUSSTD="FSL" INSTANCE="tlb_bram_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
    </BCLANESPACES>
  </BLKDSHAPES>

</EDKSYSTEM>