<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › ipu › ipu_intern.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ipu_intern.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2008</span>
<span class="cm"> * Guennadi Liakhovetski, DENX Software Engineering, &lt;lg@denx.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _IPU_INTERN_H_</span>
<span class="cp">#define _IPU_INTERN_H_</span>

<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cm">/* IPU Common registers */</span>
<span class="cp">#define IPU_CONF		0x00</span>
<span class="cp">#define IPU_CHA_BUF0_RDY	0x04</span>
<span class="cp">#define IPU_CHA_BUF1_RDY	0x08</span>
<span class="cp">#define IPU_CHA_DB_MODE_SEL	0x0C</span>
<span class="cp">#define IPU_CHA_CUR_BUF		0x10</span>
<span class="cp">#define IPU_FS_PROC_FLOW	0x14</span>
<span class="cp">#define IPU_FS_DISP_FLOW	0x18</span>
<span class="cp">#define IPU_TASKS_STAT		0x1C</span>
<span class="cp">#define IPU_IMA_ADDR		0x20</span>
<span class="cp">#define IPU_IMA_DATA		0x24</span>
<span class="cp">#define IPU_INT_CTRL_1		0x28</span>
<span class="cp">#define IPU_INT_CTRL_2		0x2C</span>
<span class="cp">#define IPU_INT_CTRL_3		0x30</span>
<span class="cp">#define IPU_INT_CTRL_4		0x34</span>
<span class="cp">#define IPU_INT_CTRL_5		0x38</span>
<span class="cp">#define IPU_INT_STAT_1		0x3C</span>
<span class="cp">#define IPU_INT_STAT_2		0x40</span>
<span class="cp">#define IPU_INT_STAT_3		0x44</span>
<span class="cp">#define IPU_INT_STAT_4		0x48</span>
<span class="cp">#define IPU_INT_STAT_5		0x4C</span>
<span class="cp">#define IPU_BRK_CTRL_1		0x50</span>
<span class="cp">#define IPU_BRK_CTRL_2		0x54</span>
<span class="cp">#define IPU_BRK_STAT		0x58</span>
<span class="cp">#define IPU_DIAGB_CTRL		0x5C</span>

<span class="cm">/* IPU_CONF Register bits */</span>
<span class="cp">#define IPU_CONF_CSI_EN		0x00000001</span>
<span class="cp">#define IPU_CONF_IC_EN		0x00000002</span>
<span class="cp">#define IPU_CONF_ROT_EN		0x00000004</span>
<span class="cp">#define IPU_CONF_PF_EN		0x00000008</span>
<span class="cp">#define IPU_CONF_SDC_EN		0x00000010</span>
<span class="cp">#define IPU_CONF_ADC_EN		0x00000020</span>
<span class="cp">#define IPU_CONF_DI_EN		0x00000040</span>
<span class="cp">#define IPU_CONF_DU_EN		0x00000080</span>
<span class="cp">#define IPU_CONF_PXL_ENDIAN	0x00000100</span>

<span class="cm">/* Image Converter Registers */</span>
<span class="cp">#define IC_CONF			0x88</span>
<span class="cp">#define IC_PRP_ENC_RSC		0x8C</span>
<span class="cp">#define IC_PRP_VF_RSC		0x90</span>
<span class="cp">#define IC_PP_RSC		0x94</span>
<span class="cp">#define IC_CMBP_1		0x98</span>
<span class="cp">#define IC_CMBP_2		0x9C</span>
<span class="cp">#define PF_CONF			0xA0</span>
<span class="cp">#define IDMAC_CONF		0xA4</span>
<span class="cp">#define IDMAC_CHA_EN		0xA8</span>
<span class="cp">#define IDMAC_CHA_PRI		0xAC</span>
<span class="cp">#define IDMAC_CHA_BUSY		0xB0</span>

<span class="cm">/* Image Converter Register bits */</span>
<span class="cp">#define IC_CONF_PRPENC_EN	0x00000001</span>
<span class="cp">#define IC_CONF_PRPENC_CSC1	0x00000002</span>
<span class="cp">#define IC_CONF_PRPENC_ROT_EN	0x00000004</span>
<span class="cp">#define IC_CONF_PRPVF_EN	0x00000100</span>
<span class="cp">#define IC_CONF_PRPVF_CSC1	0x00000200</span>
<span class="cp">#define IC_CONF_PRPVF_CSC2	0x00000400</span>
<span class="cp">#define IC_CONF_PRPVF_CMB	0x00000800</span>
<span class="cp">#define IC_CONF_PRPVF_ROT_EN	0x00001000</span>
<span class="cp">#define IC_CONF_PP_EN		0x00010000</span>
<span class="cp">#define IC_CONF_PP_CSC1		0x00020000</span>
<span class="cp">#define IC_CONF_PP_CSC2		0x00040000</span>
<span class="cp">#define IC_CONF_PP_CMB		0x00080000</span>
<span class="cp">#define IC_CONF_PP_ROT_EN	0x00100000</span>
<span class="cp">#define IC_CONF_IC_GLB_LOC_A	0x10000000</span>
<span class="cp">#define IC_CONF_KEY_COLOR_EN	0x20000000</span>
<span class="cp">#define IC_CONF_RWS_EN		0x40000000</span>
<span class="cp">#define IC_CONF_CSI_MEM_WR_EN	0x80000000</span>

<span class="cp">#define IDMA_CHAN_INVALID	0x000000FF</span>
<span class="cp">#define IDMA_IC_0		0x00000001</span>
<span class="cp">#define IDMA_IC_1		0x00000002</span>
<span class="cp">#define IDMA_IC_2		0x00000004</span>
<span class="cp">#define IDMA_IC_3		0x00000008</span>
<span class="cp">#define IDMA_IC_4		0x00000010</span>
<span class="cp">#define IDMA_IC_5		0x00000020</span>
<span class="cp">#define IDMA_IC_6		0x00000040</span>
<span class="cp">#define IDMA_IC_7		0x00000080</span>
<span class="cp">#define IDMA_IC_8		0x00000100</span>
<span class="cp">#define IDMA_IC_9		0x00000200</span>
<span class="cp">#define IDMA_IC_10		0x00000400</span>
<span class="cp">#define IDMA_IC_11		0x00000800</span>
<span class="cp">#define IDMA_IC_12		0x00001000</span>
<span class="cp">#define IDMA_IC_13		0x00002000</span>
<span class="cp">#define IDMA_SDC_BG		0x00004000</span>
<span class="cp">#define IDMA_SDC_FG		0x00008000</span>
<span class="cp">#define IDMA_SDC_MASK		0x00010000</span>
<span class="cp">#define IDMA_SDC_PARTIAL	0x00020000</span>
<span class="cp">#define IDMA_ADC_SYS1_WR	0x00040000</span>
<span class="cp">#define IDMA_ADC_SYS2_WR	0x00080000</span>
<span class="cp">#define IDMA_ADC_SYS1_CMD	0x00100000</span>
<span class="cp">#define IDMA_ADC_SYS2_CMD	0x00200000</span>
<span class="cp">#define IDMA_ADC_SYS1_RD	0x00400000</span>
<span class="cp">#define IDMA_ADC_SYS2_RD	0x00800000</span>
<span class="cp">#define IDMA_PF_QP		0x01000000</span>
<span class="cp">#define IDMA_PF_BSP		0x02000000</span>
<span class="cp">#define IDMA_PF_Y_IN		0x04000000</span>
<span class="cp">#define IDMA_PF_U_IN		0x08000000</span>
<span class="cp">#define IDMA_PF_V_IN		0x10000000</span>
<span class="cp">#define IDMA_PF_Y_OUT		0x20000000</span>
<span class="cp">#define IDMA_PF_U_OUT		0x40000000</span>
<span class="cp">#define IDMA_PF_V_OUT		0x80000000</span>

<span class="cp">#define TSTAT_PF_H264_PAUSE	0x00000001</span>
<span class="cp">#define TSTAT_CSI2MEM_MASK	0x0000000C</span>
<span class="cp">#define TSTAT_CSI2MEM_OFFSET	2</span>
<span class="cp">#define TSTAT_VF_MASK		0x00000600</span>
<span class="cp">#define TSTAT_VF_OFFSET		9</span>
<span class="cp">#define TSTAT_VF_ROT_MASK	0x000C0000</span>
<span class="cp">#define TSTAT_VF_ROT_OFFSET	18</span>
<span class="cp">#define TSTAT_ENC_MASK		0x00000180</span>
<span class="cp">#define TSTAT_ENC_OFFSET	7</span>
<span class="cp">#define TSTAT_ENC_ROT_MASK	0x00030000</span>
<span class="cp">#define TSTAT_ENC_ROT_OFFSET	16</span>
<span class="cp">#define TSTAT_PP_MASK		0x00001800</span>
<span class="cp">#define TSTAT_PP_OFFSET		11</span>
<span class="cp">#define TSTAT_PP_ROT_MASK	0x00300000</span>
<span class="cp">#define TSTAT_PP_ROT_OFFSET	20</span>
<span class="cp">#define TSTAT_PF_MASK		0x00C00000</span>
<span class="cp">#define TSTAT_PF_OFFSET		22</span>
<span class="cp">#define TSTAT_ADCSYS1_MASK	0x03000000</span>
<span class="cp">#define TSTAT_ADCSYS1_OFFSET	24</span>
<span class="cp">#define TSTAT_ADCSYS2_MASK	0x0C000000</span>
<span class="cp">#define TSTAT_ADCSYS2_OFFSET	26</span>

<span class="cp">#define TASK_STAT_IDLE		0</span>
<span class="cp">#define TASK_STAT_ACTIVE	1</span>
<span class="cp">#define TASK_STAT_WAIT4READY	2</span>

<span class="k">struct</span> <span class="n">idmac</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_device</span>	<span class="n">dma</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipu</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">reg_ipu</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">reg_ic</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">irq_fn</span><span class="p">;</span>		<span class="cm">/* IPU Function IRQ to the CPU */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">irq_err</span><span class="p">;</span>	<span class="cm">/* IPU Error IRQ to the CPU */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">irq_base</span><span class="p">;</span>	<span class="cm">/* Beginning of the IPU IRQ range */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">channel_init_mask</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">ipu_clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span>		<span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">idmac</span>		<span class="n">idmac</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span>	<span class="n">channel</span><span class="p">[</span><span class="n">IPU_CHANNELS_NUM</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>	<span class="n">tasklet</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define to_idmac(d) container_of(d, struct idmac, dma)</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">ipu_irq_attach_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ipu_irq_detach_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">bool</span> <span class="n">ipu_irq_status</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">irq</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ipu_irq_map</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">source</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ipu_irq_unmap</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">source</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
