<stg><name>maxCut</name>


<trans_list>

<trans id="562" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="9" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="45" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="49" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="53" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="sel_div" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="78" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="sel_div" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="sel_div1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="79" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="sel_div1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="117" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="120" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_35" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="125" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_stream_V_data_V), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_keep_V), !map !89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_strb_V), !map !93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_stream_V_user_V), !map !97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_last_V), !map !101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_stream_V_id_V), !map !105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %input_stream_V_dest_V), !map !109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_stream_V_data_V), !map !113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_keep_V), !map !117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_strb_V), !map !121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_stream_V_user_V), !map !125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_last_V), !map !129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_stream_V_id_V), !map !133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %output_stream_V_dest_V), !map !137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @maxCut_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="64">
<![CDATA[
:15  %matrix = alloca [36 x i24], align 4

]]></Node>
<StgValue><ssdm name="matrix"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:16  %currentSolution = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="currentSolution"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i2* %input_stream_V_user_V, i1* %input_stream_V_last_V, i5* %input_stream_V_id_V, i6* %input_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst702 ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %indvarinc = add i3 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
meminst:2  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %invdar, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="6">
<![CDATA[
meminst:3  %p_shl_cast = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
meminst:4  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %invdar, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="4">
<![CDATA[
meminst:5  %p_shl1_cast = zext i4 %tmp_9 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst:6  %tmp_1 = sub i7 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
meminst:8  br label %meminst703

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst703:0  %invdar1 = phi i3 [ 0, %meminst ], [ %indvarinc1, %meminst703 ]

]]></Node>
<StgValue><ssdm name="invdar1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst703:1  %indvarinc1 = add i3 %invdar1, 1

]]></Node>
<StgValue><ssdm name="indvarinc1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="3">
<![CDATA[
meminst703:2  %tmp_1_cast = zext i3 %invdar1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst703:3  %tmp_5 = add i7 %tmp_1, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
meminst703:4  %tmp_27_cast = sext i7 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst703:5  %matrix_addr = getelementptr [36 x i24]* %matrix, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="matrix_addr"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
meminst703:6  store i24 0, i24* %matrix_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst703:7  %tmp_2 = icmp eq i3 %invdar1, -3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst703:8  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_matrix_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst703:9  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst703:10  br i1 %tmp_2, label %meminst702, label %meminst703

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst702:0  %tmp_3 = icmp eq i3 %invdar, -3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst702:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_matrix_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst702:2  br i1 %tmp_3, label %.preheader7.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32">
<![CDATA[
.preheader7.preheader:0  %tmp_keep_V = alloca i1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32">
<![CDATA[
.preheader7.preheader:1  %tmp_strb_V = alloca i1

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="32">
<![CDATA[
.preheader7.preheader:2  %tmp_user_V = alloca i2

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32">
<![CDATA[
.preheader7.preheader:3  %tmp_id_V = alloca i5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32">
<![CDATA[
.preheader7.preheader:4  %tmp_dest_V = alloca i6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:5  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader7:0  %t_V = phi i3 [ 0, %.preheader7.preheader ], [ %i_V, %.preheader7.loopexit ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:1  %exitcond1 = icmp eq i3 %t_V, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:3  %i_V = add i3 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %exitcond1, label %meminst706.preheader, label %.preheader663.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader663.preheader:0  %tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %t_V, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="6">
<![CDATA[
.preheader663.preheader:1  %p_shl2_cast = zext i6 %tmp_6 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader663.preheader:2  %tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %t_V, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="4">
<![CDATA[
.preheader663.preheader:3  %p_shl3_cast = zext i4 %tmp_7 to i7

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader663.preheader:4  %tmp_8 = sub i7 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader663.preheader:5  br label %.preheader663

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
meminst706.preheader:0  br label %meminst706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader663:0  %t_V_1 = phi i3 [ %j_V, %1 ], [ 0, %.preheader663.preheader ]

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader663:1  %exitcond2 = icmp eq i3 %t_V_1, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader663:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader663:3  %j_V = add i3 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader663:4  br i1 %exitcond2, label %.preheader7.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:0  %empty_22 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i2* %input_stream_V_user_V, i1* %input_stream_V_last_V, i5* %input_stream_V_id_V, i6* %input_stream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="24">
<![CDATA[
:1  %tmp_data_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="24">
<![CDATA[
:2  %tmp_keep_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="24">
<![CDATA[
:3  %tmp_strb_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V_2"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="24">
<![CDATA[
:4  %tmp_user_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="24">
<![CDATA[
:5  %tmp_id_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="24">
<![CDATA[
:6  %tmp_dest_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="8">
<![CDATA[
:7  %tmp_11_cast = sext i8 %tmp_data_V to i23

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8  %tmp_10 = mul i23 %tmp_11_cast, 10000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="3">
<![CDATA[
:9  %tmp_12_cast = zext i3 %t_V_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_11 = add i7 %tmp_8, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  store i6 %tmp_dest_V_2, i6* %tmp_dest_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:16  store i5 %tmp_id_V_2, i5* %tmp_id_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:17  store i2 %tmp_user_V_2, i2* %tmp_user_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  store i1 %tmp_strb_V_2, i1* %tmp_strb_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  store i1 %tmp_keep_V_2, i1* %tmp_keep_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="7">
<![CDATA[
:11  %tmp_40_cast = sext i7 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %matrix_addr_1 = getelementptr [36 x i24]* %matrix, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="matrix_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="23">
<![CDATA[
:13  %tmp_12_cast_cast = sext i23 %tmp_10 to i24

]]></Node>
<StgValue><ssdm name="tmp_12_cast_cast"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
:14  store i24 %tmp_12_cast_cast, i24* %matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader663

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst706:0  %invdar2 = phi i3 [ %indvarinc2, %meminst706 ], [ 0, %meminst706.preheader ]

]]></Node>
<StgValue><ssdm name="invdar2"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst706:1  %indvarinc2 = add i3 %invdar2, 1

]]></Node>
<StgValue><ssdm name="indvarinc2"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="3">
<![CDATA[
meminst706:2  %tmp_s = zext i3 %invdar2 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst706:3  %currentSolution_addr = getelementptr [6 x i32]* %currentSolution, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="currentSolution_addr"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst706:4  store i32 0, i32* %currentSolution_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst706:5  %tmp_4 = icmp eq i3 %invdar2, -3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst706:6  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memset_currentSoluti) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst706:7  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst706:8  br i1 %tmp_4, label %.preheader6.preheader, label %meminst706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader6:0  %p_s = phi i3 [ %i_V_1, %2 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:1  %exitcond3 = icmp eq i3 %p_s, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:3  %i_V_1 = add i3 %p_s, 1

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %exitcond3, label %.preheader5.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:0  %reg_V_load = load i32* @reg_V, align 4

]]></Node>
<StgValue><ssdm name="reg_V_load"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_44_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load, i32 12, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_45_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_47_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load, i32 13, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %r_V_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %reg_V_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %tmp1 = xor i17 %tmp_44_i, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %tmp2 = xor i17 %tmp_45_i, %tmp_47_i

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %ret_V_i = xor i17 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="ret_V_i"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="17">
<![CDATA[
:10  %tmp_23 = trunc i17 %ret_V_i to i16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
:11  %tmp_27 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_23, i15 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:12  %tmp_28 = or i31 %tmp_27, %r_V_s

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:13  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_i, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:14  %ret_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %tmp_30, i31 %tmp_28)

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  store i32 %ret_V_1, i32* @reg_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %tmp_15_cast_cast = select i1 %tmp_12, i32 10000, i32 -10000

]]></Node>
<StgValue><ssdm name="tmp_15_cast_cast"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="3">
<![CDATA[
:17  %tmp_13 = zext i3 %p_s to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %currentSolution_addr_1 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="currentSolution_addr_1"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:19  store i32 %tmp_15_cast_cast, i32* %currentSolution_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader:0  %temperature = alloca i32

]]></Node>
<StgValue><ssdm name="temperature"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:1  store i32 200000, i32* %temperature

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:2  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader5:0  %indvars_iv = phi i14 [ %indvars_iv_next, %13 ], [ 4, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader5:1  %p_4 = phi i12 [ %iterate_V, %13 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5:2  %tmp_14 = icmp ult i12 %p_4, -1596

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2500, i64 1250)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5:4  %iterate_V = add i12 %p_4, 1

]]></Node>
<StgValue><ssdm name="iterate_V"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %tmp_14, label %3, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:0  %reg_V_load_1 = load i32* @reg_V, align 4

]]></Node>
<StgValue><ssdm name="reg_V_load_1"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_i1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load_1, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_44_i1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load_1, i32 12, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_44_i1"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_45_i1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load_1, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45_i1"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_47_i1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load_1, i32 13, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_47_i1"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %r_V_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %reg_V_load_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp3 = xor i17 %tmp_44_i1, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %tmp4 = xor i17 %tmp_45_i1, %tmp_47_i1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %ret_V_i1 = xor i17 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="ret_V_i1"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="17">
<![CDATA[
:9  %tmp_36 = trunc i17 %ret_V_i1 to i16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %reg_V_load_1, i32 1, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="17">
<![CDATA[
:11  %tmp_39 = trunc i17 %ret_V_i1 to i15

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="30" op_1_bw="15" op_2_bw="15">
<![CDATA[
:12  %tmp_16 = call i30 @_ssdm_op_BitConcatenate.i30.i15.i15(i15 %tmp_39, i15 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_17 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %reg_V_load_1, i32 1, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="17">
<![CDATA[
:14  %tmp_40 = trunc i17 %ret_V_i1 to i14

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="29" op_0_bw="29" op_1_bw="14" op_2_bw="15">
<![CDATA[
:15  %tmp_24 = call i29 @_ssdm_op_BitConcatenate.i29.i14.i15(i14 %tmp_40, i15 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_29 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %reg_V_load_1, i32 1, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="17">
<![CDATA[
:17  %tmp_41 = trunc i17 %ret_V_i1 to i12

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="27" op_0_bw="27" op_1_bw="12" op_2_bw="15">
<![CDATA[
:18  %tmp_31 = call i27 @_ssdm_op_BitConcatenate.i27.i12.i15(i12 %tmp_41, i15 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
:19  %tmp_42 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_36, i15 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:20  %tmp_43 = or i31 %tmp_42, %r_V_1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:21  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_i1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:22  %ret_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %tmp_44, i31 %tmp_43)

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:23  %ret_V_4_cast1 = or i27 %tmp_31, %tmp_29

]]></Node>
<StgValue><ssdm name="ret_V_4_cast1"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:24  %ret_V_4_cast9 = or i29 %tmp_24, %tmp_17

]]></Node>
<StgValue><ssdm name="ret_V_4_cast9"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %ret_V_4_cast = or i30 %tmp_16, %tmp_15

]]></Node>
<StgValue><ssdm name="ret_V_4_cast"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="287" st_id="10" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="288" st_id="11" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="289" st_id="12" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="290" st_id="13" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="291" st_id="14" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="292" st_id="15" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="293" st_id="16" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="294" st_id="17" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="295" st_id="18" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="296" st_id="19" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="297" st_id="20" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="298" st_id="21" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="299" st_id="22" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="300" st_id="23" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="301" st_id="24" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="302" st_id="25" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="303" st_id="26" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="304" st_id="27" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="305" st_id="28" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="306" st_id="29" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="307" st_id="30" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="308" st_id="31" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="309" st_id="32" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="310" st_id="33" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="311" st_id="34" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="312" st_id="35" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="313" st_id="36" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="314" st_id="37" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="315" st_id="38" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="316" st_id="39" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="317" st_id="40" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="318" st_id="41" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="319" st_id="42" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="320" st_id="43" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="321" st_id="44" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %ret_V_5 = srem i32 %ret_V_2, 6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="322" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
:27  %tmp_18 = sext i32 %ret_V_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="323" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="32">
<![CDATA[
:28  %tmp_45 = trunc i32 %ret_V_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="324" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:29  %p_shl4_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_45, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="325" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32">
<![CDATA[
:30  %tmp_46 = trunc i32 %ret_V_5 to i6

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="326" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:31  %p_shl5_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_46, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="327" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:32  %tmp_47 = sub i7 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="328" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="329" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %p_6 = phi i3 [ 0, %3 ], [ %j_V_1, %5 ]

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="330" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
:1  %localFieldVal = phi i22 [ 0, %3 ], [ %localFieldVal_1, %5 ]

]]></Node>
<StgValue><ssdm name="localFieldVal"/></StgValue>
</operation>

<operation id="331" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond8 = icmp eq i3 %p_6, -2

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="333" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j_V_1 = add i3 %p_6, 1

]]></Node>
<StgValue><ssdm name="j_V_1"/></StgValue>
</operation>

<operation id="334" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond8, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_21 = zext i3 %p_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="336" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="3">
<![CDATA[
:1  %tmp_21_cast = zext i3 %p_6 to i7

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="337" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_54 = add i7 %tmp_21_cast, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="338" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_58_cast = sext i7 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="339" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %matrix_addr_2 = getelementptr [36 x i24]* %matrix, i64 0, i64 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="matrix_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="6">
<![CDATA[
:5  %matrix_load = load i24* %matrix_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_load"/></StgValue>
</operation>

<operation id="341" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %currentSolution_addr_3 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="currentSolution_addr_3"/></StgValue>
</operation>

<operation id="342" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="3">
<![CDATA[
:8  %currentSolution_load_1 = load i32* %currentSolution_addr_3, align 4

]]></Node>
<StgValue><ssdm name="currentSolution_load_1"/></StgValue>
</operation>

<operation id="343" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %currentSolution_addr_2 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="currentSolution_addr_2"/></StgValue>
</operation>

<operation id="344" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="3">
<![CDATA[
:2  %currentSolution_load = load i32* %currentSolution_addr_2, align 4

]]></Node>
<StgValue><ssdm name="currentSolution_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="345" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="6">
<![CDATA[
:5  %matrix_load = load i24* %matrix_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_load"/></StgValue>
</operation>

<operation id="346" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="3">
<![CDATA[
:8  %currentSolution_load_1 = load i32* %currentSolution_addr_3, align 4

]]></Node>
<StgValue><ssdm name="currentSolution_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="347" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="24">
<![CDATA[
:6  %extLd = sext i24 %matrix_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="348" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_22 = mul nsw i32 %extLd, %currentSolution_load_1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_22, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="350" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="65" op_0_bw="32">
<![CDATA[
:10  %sext_cast = sext i32 %tmp_22 to i65

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="351" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:11  %mul = mul i65 %sext_cast, 7036874418

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="352" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="19" op_0_bw="19" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_57 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %mul, i32 46, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="353" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:12  %neg_mul = sub i65 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="354" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="19" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_56 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %neg_mul, i32 46, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="355" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:16  %p_v1_v = select i1 %tmp_55, i19 %tmp_56, i19 %tmp_57

]]></Node>
<StgValue><ssdm name="p_v1_v"/></StgValue>
</operation>

<operation id="356" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="22" op_0_bw="19">
<![CDATA[
:17  %trunc = sext i19 %p_v1_v to i22

]]></Node>
<StgValue><ssdm name="trunc"/></StgValue>
</operation>

<operation id="357" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:18  %neg_ti = sub i22 0, %trunc

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="358" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="22" op_0_bw="19">
<![CDATA[
:19  %tmp_58 = sext i19 %p_v1_v to i22

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="359" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
:20  %tmp_59 = select i1 %tmp_55, i22 %neg_ti, i22 %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="360" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:21  %localFieldVal_1 = add i22 %tmp_59, %localFieldVal

]]></Node>
<StgValue><ssdm name="localFieldVal_1"/></StgValue>
</operation>

<operation id="361" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="362" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="3">
<![CDATA[
:2  %currentSolution_load = load i32* %currentSolution_addr_2, align 4

]]></Node>
<StgValue><ssdm name="currentSolution_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="363" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="22">
<![CDATA[
:0  %localFieldVal_cast = sext i22 %localFieldVal to i32

]]></Node>
<StgValue><ssdm name="localFieldVal_cast"/></StgValue>
</operation>

<operation id="364" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_19 = mul nsw i32 %currentSolution_load, %localFieldVal_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="365" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="366" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="65" op_0_bw="32">
<![CDATA[
:4  %sext6_cast = sext i32 %tmp_19 to i65

]]></Node>
<StgValue><ssdm name="sext6_cast"/></StgValue>
</operation>

<operation id="367" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:5  %mul7 = mul i65 %sext6_cast, 7036874418

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="368" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:6  %neg_mul8 = sub i65 0, %mul7

]]></Node>
<StgValue><ssdm name="neg_mul8"/></StgValue>
</operation>

<operation id="369" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="19" op_0_bw="19" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_49 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %neg_mul8, i32 46, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="370" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="19">
<![CDATA[
:9  %tmp_50 = sext i19 %tmp_49 to i32

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="371" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="19" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_51 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %mul7, i32 46, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="372" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="19">
<![CDATA[
:11  %tmp_52 = sext i19 %tmp_51 to i32

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="373" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %tmp_53 = select i1 %tmp_48, i32 %tmp_50, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="374" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %neg_ti1 = sub i32 0, %tmp_53

]]></Node>
<StgValue><ssdm name="neg_ti1"/></StgValue>
</operation>

<operation id="375" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %deltaEnergy = select i1 %tmp_48, i32 %tmp_50, i32 %neg_ti1

]]></Node>
<StgValue><ssdm name="deltaEnergy"/></StgValue>
</operation>

<operation id="376" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_20 = icmp sgt i32 %tmp_19, -10000

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="377" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_20, label %._crit_edge, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="378" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
:0  %temperature_load_1 = load i32* %temperature

]]></Node>
<StgValue><ssdm name="temperature_load_1"/></StgValue>
</operation>

<operation id="379" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="21" op_0_bw="32">
<![CDATA[
:1  %tmp_60 = trunc i32 %deltaEnergy to i21

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="380" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="21" op_0_bw="32">
<![CDATA[
:2  %tmp_61 = trunc i32 %temperature_load_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="381" st_id="54" stage="25" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="382" st_id="55" stage="24" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="383" st_id="56" stage="23" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="384" st_id="57" stage="22" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="385" st_id="58" stage="21" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="386" st_id="59" stage="20" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="387" st_id="60" stage="19" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="388" st_id="61" stage="18" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="389" st_id="62" stage="17" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="390" st_id="63" stage="16" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="391" st_id="64" stage="15" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="392" st_id="65" stage="14" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="393" st_id="66" stage="13" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="394" st_id="67" stage="12" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="395" st_id="68" stage="11" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="396" st_id="69" stage="10" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="397" st_id="70" stage="9" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="398" st_id="71" stage="8" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="399" st_id="72" stage="7" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="400" st_id="73" stage="6" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="401" st_id="74" stage="5" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="402" st_id="75" stage="4" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="403" st_id="76" stage="3" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="404" st_id="77" stage="2" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="405" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="47" op_0_bw="32">
<![CDATA[
:6  %Ny = sext i32 %temperature_load_1 to i47

]]></Node>
<StgValue><ssdm name="Ny"/></StgValue>
</operation>

<operation id="406" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:7  %Ny1 = mul i47 %Ny, 10001

]]></Node>
<StgValue><ssdm name="Ny1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="407" st_id="78" stage="1" lat="25">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3  %tmp_62 = sdiv i21 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="408" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="21">
<![CDATA[
:4  %x_assign = sext i21 %tmp_62 to i32

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="409" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %temperature_load_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="410" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="47" op_0_bw="32">
<![CDATA[
:8  %x = sext i32 %deltaEnergy to i47

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="411" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
:9  %slt = icmp slt i47 %Ny1, %x

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="412" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %rev = xor i1 %slt, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="413" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
:11  %slt1 = icmp slt i47 %x, %Ny1

]]></Node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="414" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %rev1 = xor i1 %slt1, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="415" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  %sel_div = select i1 %tmp_63, i1 %rev, i1 %rev1

]]></Node>
<StgValue><ssdm name="sel_div"/></StgValue>
</operation>

<operation id="416" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %sel_div, label %._crit_edge, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_div" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="47" op_0_bw="32">
<![CDATA[
:1  %Ny2 = sext i32 %temperature_load_1 to i47

]]></Node>
<StgValue><ssdm name="Ny2"/></StgValue>
</operation>

<operation id="418" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_div" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:2  %Ny3 = mul i47 %Ny2, -10001

]]></Node>
<StgValue><ssdm name="Ny3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="419" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %temperature_load_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="420" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="47" op_0_bw="32">
<![CDATA[
:3  %x1 = sext i32 %deltaEnergy to i47

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="421" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
:4  %slt2 = icmp slt i47 %x1, %Ny3

]]></Node>
<StgValue><ssdm name="slt2"/></StgValue>
</operation>

<operation id="422" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %rev2 = xor i1 %slt2, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="423" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
:6  %slt3 = icmp slt i47 %Ny3, %x1

]]></Node>
<StgValue><ssdm name="slt3"/></StgValue>
</operation>

<operation id="424" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %rev3 = xor i1 %slt3, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="425" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  %sel_div1 = select i1 %tmp_64, i1 %rev2, i1 %rev3

]]></Node>
<StgValue><ssdm name="sel_div1"/></StgValue>
</operation>

<operation id="426" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %sel_div1, label %._crit_edge, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_div1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="47" op_0_bw="32">
<![CDATA[
:0  %sext1_cast = sext i32 %x_assign to i47

]]></Node>
<StgValue><ssdm name="sext1_cast"/></StgValue>
</operation>

<operation id="428" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_div1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:1  %mul1 = mul i47 %sext1_cast, 6871947674

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="429" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_div1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_assign, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="430" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_div1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="11" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_67 = call i11 @_ssdm_op_PartSelect.i11.i47.i32.i32(i47 %mul1, i32 36, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="431" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:2  %neg_mul1 = sub i47 0, %mul1

]]></Node>
<StgValue><ssdm name="neg_mul1"/></StgValue>
</operation>

<operation id="432" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_66 = call i11 @_ssdm_op_PartSelect.i11.i47.i32.i32(i47 %neg_mul1, i32 36, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="433" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:6  %p_v2_v = select i1 %tmp_65, i11 %tmp_66, i11 %tmp_67

]]></Node>
<StgValue><ssdm name="p_v2_v"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="434" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="sel_div" val="0"/>
<literal name="sel_div1" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="11">
<![CDATA[
:7  %trunc1 = sext i11 %p_v2_v to i14

]]></Node>
<StgValue><ssdm name="trunc1"/></StgValue>
</operation>

<operation id="435" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="sel_div" val="0"/>
<literal name="sel_div1" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:8  %neg_ti2 = sub i14 0, %trunc1

]]></Node>
<StgValue><ssdm name="neg_ti2"/></StgValue>
</operation>

<operation id="436" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="sel_div" val="0"/>
<literal name="sel_div1" val="0"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="11">
<![CDATA[
:9  %tmp_68 = sext i11 %p_v2_v to i14

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="437" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="sel_div" val="0"/>
<literal name="sel_div1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:10  %tmp_69 = select i1 %tmp_65, i14 %neg_ti2, i14 %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="438" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="sel_div" val="0"/>
<literal name="sel_div1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:11  %tmp_43_i = sub i14 -6384, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="439" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="sel_div" val="0"/>
<literal name="sel_div1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2  %tmp_i3 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %ret_V_4_cast1, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="441" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="17" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:3  %tmp_44_i2 = call i17 @_ssdm_op_PartSelect.i17.i29.i32.i32(i29 %ret_V_4_cast9, i32 12, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_44_i2"/></StgValue>
</operation>

<operation id="442" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:4  %tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_43, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="443" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
._crit_edge:5  %tmp_45_i2 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %tmp_44, i16 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_45_i2"/></StgValue>
</operation>

<operation id="444" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="17" op_0_bw="17" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:6  %tmp_47_i2 = call i17 @_ssdm_op_PartSelect.i17.i30.i32.i32(i30 %ret_V_4_cast, i32 13, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_47_i2"/></StgValue>
</operation>

<operation id="445" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7  %tmp_71 = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %tmp_43, i32 1, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="446" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
._crit_edge:8  %r_V_2 = call i31 @_ssdm_op_BitConcatenate.i31.i1.i30(i1 %tmp_44, i30 %tmp_71)

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="447" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge:9  %tmp5 = xor i17 %tmp_44_i2, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="448" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge:10  %tmp6 = xor i17 %tmp_45_i2, %tmp_47_i2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="449" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge:11  %ret_V_i2 = xor i17 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="ret_V_i2"/></StgValue>
</operation>

<operation id="450" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="17">
<![CDATA[
._crit_edge:12  %tmp_72 = trunc i17 %ret_V_i2 to i16

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="451" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
._crit_edge:13  %tmp_73 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_72, i15 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="452" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge:14  %tmp_74 = or i31 %tmp_73, %r_V_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="453" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
._crit_edge:15  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_i2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="454" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
._crit_edge:16  %ret_V_4 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %tmp_75, i31 %tmp_74)

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="455" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  store i32 %ret_V_4, i32* @reg_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="81" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="457" st_id="82" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="458" st_id="83" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="459" st_id="84" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="460" st_id="85" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="461" st_id="86" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="462" st_id="87" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="463" st_id="88" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="464" st_id="89" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="465" st_id="90" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="466" st_id="91" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="467" st_id="92" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="468" st_id="93" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="469" st_id="94" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="470" st_id="95" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="471" st_id="96" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="472" st_id="97" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="473" st_id="98" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="474" st_id="99" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="475" st_id="100" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="476" st_id="101" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="477" st_id="102" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="478" st_id="103" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="479" st_id="104" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="480" st_id="105" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="481" st_id="106" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="482" st_id="107" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="483" st_id="108" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="484" st_id="109" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="485" st_id="110" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="486" st_id="111" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="487" st_id="112" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="488" st_id="113" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="489" st_id="114" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="490" st_id="115" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="491" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
._crit_edge:0  %prob = phi i14 [ -6384, %6 ], [ %tmp_43_i, %9 ], [ 0, %7 ], [ -6384, %8 ]

]]></Node>
<StgValue><ssdm name="prob"/></StgValue>
</operation>

<operation id="492" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="14">
<![CDATA[
._crit_edge:1  %prob_cast = zext i14 %prob to i16

]]></Node>
<StgValue><ssdm name="prob_cast"/></StgValue>
</operation>

<operation id="493" st_id="116" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  %ret_V = urem i32 %ret_V_4, 32767

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="494" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge:19  %tmp_76 = trunc i32 %ret_V to i16

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="495" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:20  %tmp_25 = icmp ugt i16 %tmp_76, %prob_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="496" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:21  br i1 %tmp_25, label %._crit_edge698, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = sub nsw i32 0, %currentSolution_load

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="498" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store i32 %tmp_26, i32* %currentSolution_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge698

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="14">
<![CDATA[
._crit_edge698:0  %tmp_32 = zext i14 %indvars_iv to i24

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="501" st_id="116" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge698:1  %tmp_29_cast = mul i24 %tmp_32, 1000

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="502" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="50" op_0_bw="24">
<![CDATA[
._crit_edge698:2  %zext_cast = zext i24 %tmp_29_cast to i50

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="503" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
._crit_edge698:3  %mul2 = mul i50 %zext_cast, 27487791

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="504" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
._crit_edge698:4  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %mul2, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="505" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge698:5  br i1 %tmp_80, label %._crit_edge699, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
:0  %temperature_load = load i32* %temperature

]]></Node>
<StgValue><ssdm name="temperature_load"/></StgValue>
</operation>

<operation id="507" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_33 = mul nsw i32 %temperature_load, 99999

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="508" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="509" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="65" op_0_bw="32">
<![CDATA[
:2  %sext2_cast = sext i32 %tmp_33 to i65

]]></Node>
<StgValue><ssdm name="sext2_cast"/></StgValue>
</operation>

<operation id="510" st_id="118" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:3  %mul3 = mul i65 %sext2_cast, 5629499535

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="511" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_83 = call i16 @_ssdm_op_PartSelect.i16.i65.i32.i32(i65 %mul3, i32 49, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="512" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %neg_mul2 = sub i65 0, %mul3

]]></Node>
<StgValue><ssdm name="neg_mul2"/></StgValue>
</operation>

<operation id="513" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i65.i32.i32(i65 %neg_mul2, i32 49, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="514" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_77 = sext i16 %tmp_82 to i32

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="515" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="16">
<![CDATA[
:9  %tmp_78 = sext i16 %tmp_83 to i32

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="516" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %tmp_79 = select i1 %tmp_81, i32 %tmp_77, i32 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="517" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %neg_ti3 = sub i32 0, %tmp_79

]]></Node>
<StgValue><ssdm name="neg_ti3"/></StgValue>
</operation>

<operation id="518" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %tmp_34 = select i1 %tmp_81, i32 %neg_ti3, i32 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="519" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store i32 %tmp_34, i32* %temperature

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge699

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="521" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge699:0  %temperature_1 = load i32* %temperature

]]></Node>
<StgValue><ssdm name="temperature_1"/></StgValue>
</operation>

<operation id="522" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge699:1  %tmp_35 = icmp eq i32 %temperature_1, 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="523" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge699:2  br i1 %tmp_35, label %.loopexit, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_84 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %temperature_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="525" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp = icmp slt i31 %tmp_84, 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="526" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_37 = icmp sgt i32 %tmp_19, -10010000

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="527" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond = and i1 %icmp, %tmp_37

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="528" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond, label %.loopexit, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_35" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %indvars_iv_next = add i14 %indvars_iv, 4

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="530" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_35" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="532" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %t_V_2 = phi i3 [ 0, %.loopexit ], [ %i_V_2, %15 ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="533" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond = icmp eq i3 %t_V_2, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="534" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="535" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_V_2 = add i3 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="536" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %16, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="3">
<![CDATA[
:5  %tmp_38 = zext i3 %t_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="538" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %currentSolution_addr_4 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="currentSolution_addr_4"/></StgValue>
</operation>

<operation id="539" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="3">
<![CDATA[
:7  %currentSolution_load_2 = load i32* %currentSolution_addr_4, align 4

]]></Node>
<StgValue><ssdm name="currentSolution_load_2"/></StgValue>
</operation>

<operation id="540" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  %output_last_V = icmp eq i3 %t_V_2, -3

]]></Node>
<StgValue><ssdm name="output_last_V"/></StgValue>
</operation>

<operation id="541" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="542" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="3">
<![CDATA[
:7  %currentSolution_load_2 = load i32* %currentSolution_addr_4, align 4

]]></Node>
<StgValue><ssdm name="currentSolution_load_2"/></StgValue>
</operation>

<operation id="543" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %currentSolution_load_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="544" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="65" op_0_bw="32">
<![CDATA[
:8  %sext3_cast = sext i32 %currentSolution_load_2 to i65

]]></Node>
<StgValue><ssdm name="sext3_cast"/></StgValue>
</operation>

<operation id="545" st_id="123" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:9  %mul4 = mul i65 7036874418, %sext3_cast

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="546" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="19" op_0_bw="19" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_87 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %mul4, i32 46, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="547" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1">
<![CDATA[
:0  %tmp_keep_V_load = load i1* %tmp_keep_V

]]></Node>
<StgValue><ssdm name="tmp_keep_V_load"/></StgValue>
</operation>

<operation id="548" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1">
<![CDATA[
:1  %tmp_strb_V_load = load i1* %tmp_strb_V

]]></Node>
<StgValue><ssdm name="tmp_strb_V_load"/></StgValue>
</operation>

<operation id="549" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="2">
<![CDATA[
:2  %tmp_user_V_load = load i2* %tmp_user_V

]]></Node>
<StgValue><ssdm name="tmp_user_V_load"/></StgValue>
</operation>

<operation id="550" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="5">
<![CDATA[
:3  %tmp_id_V_load = load i5* %tmp_id_V

]]></Node>
<StgValue><ssdm name="tmp_id_V_load"/></StgValue>
</operation>

<operation id="551" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="6">
<![CDATA[
:4  %tmp_dest_V_load = load i6* %tmp_dest_V

]]></Node>
<StgValue><ssdm name="tmp_dest_V_load"/></StgValue>
</operation>

<operation id="552" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:10  %neg_mul3 = sub i65 0, %mul4

]]></Node>
<StgValue><ssdm name="neg_mul3"/></StgValue>
</operation>

<operation id="553" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="19" op_0_bw="19" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_86 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %neg_mul3, i32 46, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="554" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:14  %p_v_v = select i1 %tmp_85, i19 %tmp_86, i19 %tmp_87

]]></Node>
<StgValue><ssdm name="p_v_v"/></StgValue>
</operation>

<operation id="555" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="19">
<![CDATA[
:15  %tmp_88 = trunc i19 %p_v_v to i8

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="556" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %neg_ti4 = sub i8 0, %tmp_88

]]></Node>
<StgValue><ssdm name="neg_ti4"/></StgValue>
</operation>

<operation id="557" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="19">
<![CDATA[
:17  %tmp_89 = trunc i19 %p_v_v to i8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="558" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:18  %fpga_output_V = select i1 %tmp_85, i8 %neg_ti4, i8 %tmp_89

]]></Node>
<StgValue><ssdm name="fpga_output_V"/></StgValue>
</operation>

<operation id="559" st_id="124" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:20  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, i8 %fpga_output_V, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %output_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="560" st_id="125" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
:20  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, i8 %fpga_output_V, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %output_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
