$timescale 1 ps $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # entrada $end
$var wire 1 $ salida $end
$scope module state $end
$var wire 0 % d $end
$var wire 0 & q $end
$var wire 1 ' clk $end
$upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0!
1"
0#
0$
sS0 %
sS0 &
0'
$end
#1
1!
1'
#2
0!
0"
0'
#3
1!
1'
#4
0!
1#
sS1 %
0'
#14
1!
sS1 &
1'
#24
0!
0#
sS2 %
0'
#34
1!
sS0 %
sS2 &
1'
#44
0!
1#
sS3 %
0'
#54
1!
sS4 %
sS3 &
1'
#64
0!
0'
#74
1!
1$
sS0 %
sS4 &
1'
#84
0!
0'
#94
1!
0$
sS1 %
sS0 &
1'
#104
0!
0#
sS0 %
0'
#114
1!
1'
#124
0!
1#
sS1 %
0'
#134
1!
sS1 &
1'
#144
0!
0#
sS2 %
0'
#154
1!
sS0 %
sS2 &
1'
#164
0!
1#
sS3 %
0'
#174
1!
sS4 %
sS3 &
1'
#184
0!
0#
sS2 %
0'
#194
1!
sS0 %
sS2 &
1'
#204
0!
1#
sS3 %
0'
#214
1!
sS4 %
sS3 &
1'
#224
0!
0#
sS2 %
0'
#234
1!
sS0 %
sS2 &
1'
#244
0!
1#
sS3 %
0'
#254
1!
sS4 %
sS3 &
1'
#264
0!
0'
#274
1!
1$
sS0 %
sS4 &
1'
#284
