-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_ROM_AUTg8j is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_ROM_AUTg8j is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101010111001100111011000111", 1 => "10111101000001000110101010001111", 2 => "10111101000011101010100001010011", 3 => "10111101001001110000011110010011", 
    4 => "00111011101111100010001001111110", 5 => "10111101100001111111000010001001", 6 => "10111101100010001111001010001100", 7 => "10111101101000010010001101001110", 
    8 => "00111011011001111100010110001011", 9 => "10111101000100001110100110011011", 10 => "10111100100011010010100011110010", 11 => "10111100010111100001110110000101", 
    12 => "10111001110111000101000101000000", 13 => "10111110000001010011010110111110", 14 => "00111100100101010011101100000001", 15 => "00111010101111100110110101111000", 
    16 => "00111101110000100111000001110110", 17 => "00111100000110011010001111010110", 18 => "00111101110000101000101111001110", 19 => "00111100101111101010001001100111", 
    20 => "10111101011011010010000101010000", 21 => "00111100101001000010000111111101", 22 => "10111100110101001110110001010000", 23 => "00111101100011001000110100011010", 
    24 => "00111011111111011101110111111100", 25 => "10111100100010100100001110000110", 26 => "10111100110100000111011100010110", 27 => "00111100110010100011010000110110", 
    28 => "00111101011011010001100000101110", 29 => "00111101001011111111001110000110", 30 => "00111010010001010101110011001010", 31 => "10111101000010111101111111011111", 
    32 => "10111101000010101011011001110101", 33 => "00111101000100001100000010100000", 34 => "10111011111000110101011100011011", 35 => "00111101000101100110011001001010", 
    36 => "10111011111110001001101000001010", 37 => "00111100101001110110111110110001", 38 => "00111101000011000011001010010000", 39 => "00111101000000010001110001001010", 
    40 => "00111110000011101110101001101111", 41 => "00111100111101001110001000110010", 42 => "10111101000110101011111010101101", 43 => "10111100100010100011000001000110", 
    44 => "00111100000111100111110110000011", 45 => "10111101000001110001101110111011", 46 => "00111101001011001101110101110110", 47 => "00111100111111000000011101101010", 
    48 => "10111100101110101110001111011111", 49 => "00111101101111000111100001101010", 50 => "10111101000100100111010010100000", 51 => "10111101110010010011011011011001", 
    52 => "00111101100111010001011110111010", 53 => "00111101010000111000011001010111", 54 => "00111010100111011111010101110010", 55 => "00111101101100111001111000000001", 
    56 => "00111011000110110001000011001000", 57 => "10111101011000110111001111000111", 58 => "10111100100101000011100001001010", 59 => "00111100101101100011010101000111", 
    60 => "00111011101101110001000100111100", 61 => "10111011101010010000000000001101", 62 => "00111100000111110100101000000001", 63 => "10111101010011010100000110001110", 
    64 => "00111101001101001010011001011110", 65 => "10111100101011010100111100000010", 66 => "00111101110101111101010000100001", 67 => "10111100011010100011111000011010", 
    68 => "10111010111111101001100110110110", 69 => "00111101001100011111110101010101", 70 => "10111011001110001101001111100000", 71 => "00111101000000111110110101111110", 
    72 => "10111011011101011000001001000111", 73 => "00111001110111111111011000001111", 74 => "00111101011101000111001001001010", 75 => "00111101101000010000001010100011", 
    76 => "10111101000111101000001011000001", 77 => "00111101010011111001101000110100", 78 => "00111101100110010100001001000010", 79 => "10111101010000111000000001001101", 
    80 => "10111101011111010111101110000100", 81 => "00111101101000000000011101010001", 82 => "10111101001001100010010101011010", 83 => "00111101011101011101101100111110", 
    84 => "10111101001001001010110010000101", 85 => "10111010110001010110100101011110", 86 => "00111100010101111001100110000110", 87 => "00111100100110100111011001001101", 
    88 => "10111100100000000100010111111010", 89 => "00111101000001001010001000111011", 90 => "10111101000010101101010011010010", 91 => "10111101000111000001010010001001", 
    92 => "00111101100101101001110000010111", 93 => "00111110000000111111011101000111", 94 => "10111100110000101100001101110010", 95 => "10111100000110001110100011000010", 
    96 => "10111101001010010010001001110110", 97 => "00111101001001011100110100111101", 98 => "10111011101001111010110111010100", 99 => "10111101111010111000110001000100");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

