# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Feb 16 09:14:29 2017
# 
# Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
# Running on: es-slo2-m310, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Batch File Name: pasde.do
# Did File Name: H:/projet Modules de transmission 868MHz/schéma/allegro/specctra.did
# Current time = Thu Feb 16 09:14:30 2017
# PCB H:/projet Modules de transmission 868MHz/schéma/allegro
# Master Unit set up as: MM 10000
# PCB Limits xlo= -3.7350 ylo= -2.0900 xhi= 58.6350 yhi= 24.0900
# Total 26 Images Consolidated.
# Via 'VIA60-30-85' z=1, 4 xlo= -0.3000 ylo= -0.3000 xhi=  0.3000 yhi=  0.3000
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# <<WARNING:>> Potential non fixed positive shape alignment with the host CAD system exists.
#              Allegro PCB Router does not perform any operations to remove or identify slivers and isolations.
#              If the host CAD system performs such an operation, the user may experience unrouted
#              or DRC alignment issues.
#              The user must perform final unrouted/DRC validation within the host CAD system.
# Wires Processed 133, Vias Processed 47
# Using colormap in design file.
# Layers Processed: Signal Layers 4
# Components Placed 35, Images Processed 41, Padstacks Processed 20
# Nets Processed 36, Net Terminals 209
# PCB Area= 1349.460  EIC=12  Area/EIC=112.455  SMDs=32
# Total Pin Count: 181
# Signal Connections Created 52
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 52
# Signal Layers 4 Power Layers 0
# Wire Junctions 12, at vias 6 Total Vias 47
# Percent Connected   10.32
# Manhattan Length 1371.4911 Horizontal 868.4817 Vertical 503.0094
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.3592
# Unconnected Length 546.5863 Horizontal 404.1045 Vertical 142.4818
# Total Conflicts: 33 (Cross: 0, Clear: 33, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaab06072.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.001000 (direction x) (offset 0.000000)
grid wire 0.001000 (direction y) (offset 0.000000)
grid via 0.001000 (direction x) (offset 0.000000)
grid via 0.001000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction VCC vertical
select layer VCC
unprotect layer_wires VCC
# Wires on layer VCC were Unprotected.
direction NONAME_1 horizontal
select layer NONAME_1
unprotect layer_wires NONAME_1
# Wires on layer NONAME_1 were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via 100
set turbo_stagger on
limit outside 0.600000
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Feb 16 09:14:53 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 52
# Signal Layers 4 Power Layers 0
# Wire Junctions 12, at vias 6 Total Vias 47
# Percent Connected   10.32
# Manhattan Length 1371.4911 Horizontal 868.4817 Vertical 503.0094
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.3592
# Unconnected Length 546.5863 Horizontal 404.1045 Vertical 142.4818
# Attempts 0 Successes 0 Failures 0 Vias 47
# 90 degree wire corners are preferred.
# Total Conflicts: 30 (Cross: 0, Clear: 30, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 52
# Signal Layers 4 Power Layers 0
# Wire Junctions 12, at vias 6 Total Vias 47
# Percent Connected   11.11
# Manhattan Length 1371.4911 Horizontal 868.4817 Vertical 503.0094
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.3592
# Unconnected Length 546.5863 Horizontal 404.1045 Vertical 142.4818
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to -0.0001
# Smart Grid command changed PCB via x grid to  1.3500
# Smart Grid command changed PCB via y grid to -0.0001
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  1.3500
# Smart Grid command changed PCB via y grid to  1.3500
# Smart Route: Executing 25 route passes.
# Current time = Thu Feb 16 09:14:53 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.3500 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 52
# Signal Layers 4 Power Layers 0
# Wire Junctions 12, at vias 6 Total Vias 47
# Percent Connected   11.11
# Manhattan Length 1371.4911 Horizontal 868.4817 Vertical 503.0094
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.3592
# Unconnected Length 546.5863 Horizontal 404.1045 Vertical 142.4818
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  1.3500
# Smart Grid command changed PCB via y grid to  1.3500
# Start Route Pass 1 of 25
# Routing 171 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 92 (Cross: 25, Clear: 67, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 33
# Attempts 128 Successes 58 Failures 70 Vias 38
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# <<WARNING:>> Non positive shape width (0) near the point 202580/101100.
# <<WARNING:>> Non positive shape width (0) near the point 202580/125770.
# <<WARNING:>> Non positive shape width (0) near the point 149000/-9740.
# <<WARNING:>> Non positive shape width (0) near the point 224520/119250.
# <<WARNING:>> Non positive shape width (0) near the point 156270/210060.
# <<WARNING:>> Non positive shape width (0) near the point 150740/143050.
# <<WARNING:>> Non positive shape width (0) near the point 206310/83760.
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 33 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 153 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# <<WARNING:>> Net GND redundant connection.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 112 (Cross: 27, Clear: 85, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 28
# Attempts 141 Successes 96 Failures 45 Vias 38
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.2174
# End Pass 2 of 25
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 158 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 115 (Cross: 31, Clear: 84, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 26
# Attempts 146 Successes 97 Failures 49 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.0268
# End Pass 3 of 25
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Routing 159 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 116 (Cross: 28, Clear: 88, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 144 Successes 99 Failures 45 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.0087
# End Pass 4 of 25
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 158 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Total Conflicts: 117 (Cross: 29, Clear: 88, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 145 Successes 102 Failures 43 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.0086
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# <<WARNING:>> Smart Route: Average reduction ratio only 0 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 6 of 25
# Routing 109 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 78 (Cross: 27, Clear: 51, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 100 Successes 60 Failures 40 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# <<WARNING:>> Non positive shape width (0) near the point 202580/101100.
# <<WARNING:>> Non positive shape width (0) near the point 202580/125770.
# <<WARNING:>> Non positive shape width (0) near the point 149000/-9740.
# <<WARNING:>> Number of warnings on non positive widths exceeded limit (10). No more messages will be printed.
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 97 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 63 (Cross: 30, Clear: 33, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 89 Successes 52 Failures 37 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 78 (Cross: 28, Clear: 50, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 96 Successes 57 Failures 39 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 97 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 64 (Cross: 28, Clear: 36, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 90 Successes 50 Failures 40 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 9 of 25
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 108 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 74 (Cross: 28, Clear: 46, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 101 Successes 60 Failures 41 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 10 of 25
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 98 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 1 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 74 (Cross: 28, Clear: 46, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 80 Successes 46 Failures 34 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 11 of 25
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 113 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 62 (Cross: 28, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 94 Successes 62 Failures 32 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 12 of 25
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 97 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 74 (Cross: 28, Clear: 46, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 79 Successes 49 Failures 30 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 13 of 25
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 112 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 62 (Cross: 28, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 93 Successes 63 Failures 30 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 14 of 25
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 98 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 75 (Cross: 28, Clear: 47, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 80 Successes 50 Failures 30 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 15 of 25
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 116 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 75 (Cross: 28, Clear: 47, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 96 Successes 60 Failures 36 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 16 of 25
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 98 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 62 (Cross: 28, Clear: 34, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 79 Successes 49 Failures 30 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 17 of 25
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 117 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 74 (Cross: 28, Clear: 46, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 21
# Attempts 97 Successes 65 Failures 32 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 98 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 37 (Cross: 23, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 81 Successes 53 Failures 28 Vias 30
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 19 of 25
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 106 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 51 (Cross: 23, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 101 Successes 61 Failures 40 Vias 30
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 50 (Cross: 23, Clear: 27, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 88 Successes 46 Failures 42 Vias 30
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 21 of 25
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 107 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 36 (Cross: 22, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 102 Successes 61 Failures 41 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 22 of 25
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 90 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 50 (Cross: 22, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 86 Successes 47 Failures 39 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 23 of 25
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 105 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 37 (Cross: 22, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 101 Successes 62 Failures 39 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 90 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 49 (Cross: 22, Clear: 27, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 86 Successes 47 Failures 39 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 25 of 25
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:06  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 36, at vias 11 Total Vias 31
# Percent Connected   53.97
# Manhattan Length 1292.9788 Horizontal 830.5880 Vertical 462.3908
# Routed Length 565.6229 Horizontal 273.1383 Vertical 343.0265
# Ratio Actual / Manhattan   0.4375
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 16 09:14:56 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 36, at vias 11 Total Vias 31
# Percent Connected   53.97
# Manhattan Length 1292.9788 Horizontal 830.5880 Vertical 462.3908
# Routed Length 565.6229 Horizontal 273.1383 Vertical 343.0265
# Ratio Actual / Manhattan   0.4375
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Clean Pass 1 of 2
# Routing 160 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 49 (Cross: 22, Clear: 27, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 153 Successes 81 Failures 72 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 163 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 20, Clear: 27, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 151 Successes 86 Failures 65 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 37, at vias 11 Total Vias 31
# Percent Connected   56.35
# Manhattan Length 1292.0418 Horizontal 829.9727 Vertical 462.0691
# Routed Length 562.0660 Horizontal 273.9288 Vertical 340.9995
# Ratio Actual / Manhattan   0.4350
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 16 09:14:56 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 37, at vias 11 Total Vias 31
# Percent Connected   56.35
# Manhattan Length 1292.0418 Horizontal 829.9727 Vertical 462.0691
# Routed Length 562.0660 Horizontal 273.9288 Vertical 340.9995
# Ratio Actual / Manhattan   0.4350
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 1 of 50
# Routing 88 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 47 (Cross: 19, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 86 Successes 47 Failures 39 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Smart Route: Smart_route progressing normally after 26 passes.
# Start Route Pass 2 of 50
# Routing 94 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 34 (Cross: 19, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 90 Successes 53 Failures 37 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 50
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 34, at vias 11 Total Vias 31
# Percent Connected   57.14
# Manhattan Length 1293.4328 Horizontal 830.8800 Vertical 462.5528
# Routed Length 560.5451 Horizontal 274.3383 Vertical 340.4995
# Ratio Actual / Manhattan   0.4334
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Thu Feb 16 09:14:57 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 34, at vias 11 Total Vias 31
# Percent Connected   57.14
# Manhattan Length 1293.4328 Horizontal 830.8800 Vertical 462.5528
# Routed Length 560.5451 Horizontal 274.3383 Vertical 340.4995
# Ratio Actual / Manhattan   0.4334
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 1 of 5
# Routing 78 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 46 (Cross: 19, Clear: 27, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 75 Successes 39 Failures 36 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 90 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 34 (Cross: 19, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 87 Successes 52 Failures 35 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 78 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 19, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 76 Successes 40 Failures 36 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 93 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 35 (Cross: 20, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 90 Successes 55 Failures 35 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 86 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 48 (Cross: 20, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 83 Successes 46 Failures 37 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 11 Total Vias 31
# Percent Connected   56.35
# Manhattan Length 1293.4358 Horizontal 830.8818 Vertical 462.5540
# Routed Length 563.9862 Horizontal 274.7633 Vertical 340.6365
# Ratio Actual / Manhattan   0.4360
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Current time = Thu Feb 16 09:14:57 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 11 Total Vias 31
# Percent Connected   56.35
# Manhattan Length 1293.4358 Horizontal 830.8818 Vertical 462.5540
# Routed Length 563.9862 Horizontal 274.7633 Vertical 340.6365
# Ratio Actual / Manhattan   0.4360
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 1 of 5
# Routing 85 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 46 (Cross: 19, Clear: 27, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 82 Successes 43 Failures 39 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 90 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 33 (Cross: 19, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 87 Successes 50 Failures 37 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 78 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 19, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 76 Successes 39 Failures 37 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 93 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 35 (Cross: 20, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 90 Successes 55 Failures 35 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 87 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 20, Clear: 27, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 85 Successes 48 Failures 37 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 35|    19|    27|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:05|
# Route    | 36|    19|    14|  37|   24|   31|    0|   0| 28|  0:00:00|  0:00:05|
# Route    | 37|    19|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 38|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:01|  0:00:06|
# Route    | 39|    20|    27|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 11 Total Vias 31
# Percent Connected   56.35
# Manhattan Length 1293.4788 Horizontal 830.9100 Vertical 462.5688
# Routed Length 563.9864 Horizontal 274.7633 Vertical 340.6385
# Ratio Actual / Manhattan   0.4360
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Current time = Thu Feb 16 09:14:58 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 11 Total Vias 31
# Percent Connected   56.35
# Manhattan Length 1293.4788 Horizontal 830.9100 Vertical 462.5688
# Routed Length 563.9864 Horizontal 274.7633 Vertical 340.6385
# Ratio Actual / Manhattan   0.4360
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 1 of 5
# Routing 85 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 19, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 83 Successes 44 Failures 39 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 93 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 34 (Cross: 19, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 90 Successes 53 Failures 37 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 77 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 19, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 75 Successes 39 Failures 36 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 93 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 35 (Cross: 20, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 90 Successes 55 Failures 35 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 87 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 48 (Cross: 20, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 24
# Attempts 84 Successes 47 Failures 37 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 35|    19|    27|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:05|
# Route    | 36|    19|    14|  37|   24|   31|    0|   0| 28|  0:00:00|  0:00:05|
# Route    | 37|    19|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 38|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:01|  0:00:06|
# Route    | 39|    20|    27|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 40|    19|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 41|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:00|  0:00:06|
# Route    | 42|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 43|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:07|
# Route    | 44|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 11 Total Vias 31
# Percent Connected   56.35
# Manhattan Length 1293.4408 Horizontal 830.8848 Vertical 462.5560
# Routed Length 562.5285 Horizontal 274.7633 Vertical 340.5595
# Ratio Actual / Manhattan   0.4349
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Current time = Thu Feb 16 09:14:59 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 24
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 11 Total Vias 31
# Percent Connected   56.35
# Manhattan Length 1293.4408 Horizontal 830.8848 Vertical 462.5560
# Routed Length 562.5285 Horizontal 274.7633 Vertical 340.5595
# Ratio Actual / Manhattan   0.4349
# Unconnected Length 374.3638 Horizontal 313.7732 Vertical  60.5906
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 1 of 5
# Routing 85 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 43 (Cross: 18, Clear: 25, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 25
# Attempts 83 Successes 44 Failures 39 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 92 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 28 (Cross: 16, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 25
# Attempts 89 Successes 54 Failures 35 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 76 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 38 (Cross: 15, Clear: 23, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 26
# Attempts 74 Successes 38 Failures 36 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 91 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 30 (Cross: 17, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 25
# Attempts 88 Successes 44 Failures 44 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 88 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 46 (Cross: 17, Clear: 29, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 26
# Attempts 86 Successes 47 Failures 39 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 35|    19|    27|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:05|
# Route    | 36|    19|    14|  37|   24|   31|    0|   0| 28|  0:00:00|  0:00:05|
# Route    | 37|    19|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 38|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:01|  0:00:06|
# Route    | 39|    20|    27|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 40|    19|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 41|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:00|  0:00:06|
# Route    | 42|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 43|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:07|
# Route    | 44|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 45|    18|    25|  39|   25|   31|    0|   0| 10|  0:00:00|  0:00:07|
# Route    | 46|    16|    12|  35|   25|   31|    0|   0| 34|  0:00:00|  0:00:07|
# Route    | 47|    15|    23|  36|   26|   31|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 48|    17|    13|  44|   25|   31|    0|   0| 21|  0:00:00|  0:00:08|
# Route    | 49|    17|    29|  39|   26|   31|    0|   0|  0|  0:00:00|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 26
# Signal Layers 4 Power Layers 0
# Wire Junctions 33, at vias 11 Total Vias 31
# Percent Connected   57.94
# Manhattan Length 1294.7065 Horizontal 831.8203 Vertical 462.8862
# Routed Length 559.8104 Horizontal 275.6573 Vertical 335.4088
# Ratio Actual / Manhattan   0.4324
# Unconnected Length 384.5765 Horizontal 318.5072 Vertical  66.0693
# Current time = Thu Feb 16 09:14:59 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 26
# Signal Layers 4 Power Layers 0
# Wire Junctions 33, at vias 11 Total Vias 31
# Percent Connected   57.94
# Manhattan Length 1294.7065 Horizontal 831.8203 Vertical 462.8862
# Routed Length 559.8104 Horizontal 275.6573 Vertical 335.4088
# Ratio Actual / Manhattan   0.4324
# Unconnected Length 384.5765 Horizontal 318.5072 Vertical  66.0693
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 1 of 5
# Routing 80 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 31 (Cross: 9, Clear: 22, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 29
# Attempts 77 Successes 38 Failures 39 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 76 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# <<WARNING:>> Net GND redundant connection.
# <<WARNING:>> Net GND redundant connection.
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Total Conflicts: 15 (Cross: 9, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 30
# Attempts 74 Successes 35 Failures 39 Vias 30
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 65 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 38 (Cross: 10, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 29
# Attempts 62 Successes 27 Failures 35 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 78 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 13 (Cross: 5, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 30
# Attempts 74 Successes 31 Failures 43 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 69 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 23 (Cross: 4, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 30
# Attempts 65 Successes 27 Failures 38 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 35|    19|    27|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:05|
# Route    | 36|    19|    14|  37|   24|   31|    0|   0| 28|  0:00:00|  0:00:05|
# Route    | 37|    19|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 38|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:01|  0:00:06|
# Route    | 39|    20|    27|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 40|    19|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 41|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:00|  0:00:06|
# Route    | 42|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 43|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:07|
# Route    | 44|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 45|    18|    25|  39|   25|   31|    0|   0| 10|  0:00:00|  0:00:07|
# Route    | 46|    16|    12|  35|   25|   31|    0|   0| 34|  0:00:00|  0:00:07|
# Route    | 47|    15|    23|  36|   26|   31|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 48|    17|    13|  44|   25|   31|    0|   0| 21|  0:00:00|  0:00:08|
# Route    | 49|    17|    29|  39|   26|   31|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     9|    22|  39|   29|   31|    0|   0| 32|  0:00:00|  0:00:08|
# Route    | 51|     9|     6|  39|   30|   30|    0|   0| 51|  0:00:00|  0:00:08|
# Route    | 52|    10|    28|  35|   29|   31|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 53|     5|     8|  43|   30|   31|    0|   0| 65|  0:00:00|  0:00:09|
# Route    | 54|     4|    19|  38|   30|   32|    0|   0|  0|  0:00:01|  0:00:10|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:10
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 30
# Signal Layers 4 Power Layers 0
# Wire Junctions 34, at vias 13 Total Vias 32
# Percent Connected   68.25
# Manhattan Length 1314.6608 Horizontal 844.4028 Vertical 470.2580
# Routed Length 512.4559 Horizontal 242.4265 Vertical 323.9428
# Ratio Actual / Manhattan   0.3898
# Unconnected Length 429.5398 Horizontal 341.8182 Vertical  87.7216
# Current time = Thu Feb 16 09:15:00 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 30
# Signal Layers 4 Power Layers 0
# Wire Junctions 34, at vias 13 Total Vias 32
# Percent Connected   68.25
# Manhattan Length 1314.6608 Horizontal 844.4028 Vertical 470.2580
# Routed Length 512.4559 Horizontal 242.4265 Vertical 323.9428
# Ratio Actual / Manhattan   0.3898
# Unconnected Length 429.5398 Horizontal 341.8182 Vertical  87.7216
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 1 of 5
# Routing 59 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 28 (Cross: 4, Clear: 24, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 30
# Attempts 58 Successes 18 Failures 40 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 62 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 11 (Cross: 3, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 31
# Attempts 60 Successes 19 Failures 41 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 54 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 26 (Cross: 5, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 32
# Attempts 50 Successes 12 Failures 38 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 66 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Total Conflicts: 6 (Cross: 0, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 35
# Attempts 64 Successes 24 Failures 40 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 40 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 22 (Cross: 2, Clear: 20, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 33
# Attempts 40 Successes 5 Failures 35 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 35|    19|    27|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:05|
# Route    | 36|    19|    14|  37|   24|   31|    0|   0| 28|  0:00:00|  0:00:05|
# Route    | 37|    19|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 38|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:01|  0:00:06|
# Route    | 39|    20|    27|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 40|    19|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 41|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:00|  0:00:06|
# Route    | 42|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 43|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:07|
# Route    | 44|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 45|    18|    25|  39|   25|   31|    0|   0| 10|  0:00:00|  0:00:07|
# Route    | 46|    16|    12|  35|   25|   31|    0|   0| 34|  0:00:00|  0:00:07|
# Route    | 47|    15|    23|  36|   26|   31|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 48|    17|    13|  44|   25|   31|    0|   0| 21|  0:00:00|  0:00:08|
# Route    | 49|    17|    29|  39|   26|   31|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     9|    22|  39|   29|   31|    0|   0| 32|  0:00:00|  0:00:08|
# Route    | 51|     9|     6|  39|   30|   30|    0|   0| 51|  0:00:00|  0:00:08|
# Route    | 52|    10|    28|  35|   29|   31|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 53|     5|     8|  43|   30|   31|    0|   0| 65|  0:00:00|  0:00:09|
# Route    | 54|     4|    19|  38|   30|   32|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 55|     4|    24|  40|   30|   32|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 56|     3|     8|  41|   31|   32|    0|   0| 60|  0:00:00|  0:00:10|
# Route    | 57|     5|    21|  38|   32|   32|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 58|     0|     6|  40|   35|   32|    0|   0| 76|  0:00:00|  0:00:10|
# Route    | 59|     2|    20|  35|   33|   32|    0|   0|  0|  0:00:01|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 33
# Signal Layers 4 Power Layers 0
# Wire Junctions 36, at vias 14 Total Vias 32
# Percent Connected   68.25
# Manhattan Length 1313.7743 Horizontal 843.8206 Vertical 469.9537
# Routed Length 468.9553 Horizontal 215.9349 Vertical 300.2787
# Ratio Actual / Manhattan   0.3570
# Unconnected Length 472.6008 Horizontal 363.8471 Vertical 108.7537
# Current time = Thu Feb 16 09:15:01 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 33
# Signal Layers 4 Power Layers 0
# Wire Junctions 36, at vias 14 Total Vias 32
# Percent Connected   68.25
# Manhattan Length 1313.7743 Horizontal 843.8206 Vertical 469.9537
# Routed Length 468.9553 Horizontal 215.9349 Vertical 300.2787
# Ratio Actual / Manhattan   0.3570
# Unconnected Length 472.6008 Horizontal 363.8471 Vertical 108.7537
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Route Pass 1 of 5
# Routing 46 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Total Conflicts: 19 (Cross: 0, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 35
# Attempts 45 Successes 8 Failures 37 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 45 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Total Conflicts: 7 (Cross: 1, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 33
# Attempts 45 Successes 9 Failures 36 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 43 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 19 (Cross: 0, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 35
# Attempts 42 Successes 4 Failures 38 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 45 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 6 (Cross: 0, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 34
# Attempts 45 Successes 9 Failures 36 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 39 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Total Conflicts: 19 (Cross: 0, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 34
# Attempts 39 Successes 3 Failures 36 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 35|    19|    27|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:05|
# Route    | 36|    19|    14|  37|   24|   31|    0|   0| 28|  0:00:00|  0:00:05|
# Route    | 37|    19|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 38|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:01|  0:00:06|
# Route    | 39|    20|    27|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 40|    19|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 41|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:00|  0:00:06|
# Route    | 42|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 43|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:07|
# Route    | 44|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 45|    18|    25|  39|   25|   31|    0|   0| 10|  0:00:00|  0:00:07|
# Route    | 46|    16|    12|  35|   25|   31|    0|   0| 34|  0:00:00|  0:00:07|
# Route    | 47|    15|    23|  36|   26|   31|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 48|    17|    13|  44|   25|   31|    0|   0| 21|  0:00:00|  0:00:08|
# Route    | 49|    17|    29|  39|   26|   31|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     9|    22|  39|   29|   31|    0|   0| 32|  0:00:00|  0:00:08|
# Route    | 51|     9|     6|  39|   30|   30|    0|   0| 51|  0:00:00|  0:00:08|
# Route    | 52|    10|    28|  35|   29|   31|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 53|     5|     8|  43|   30|   31|    0|   0| 65|  0:00:00|  0:00:09|
# Route    | 54|     4|    19|  38|   30|   32|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 55|     4|    24|  40|   30|   32|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 56|     3|     8|  41|   31|   32|    0|   0| 60|  0:00:00|  0:00:10|
# Route    | 57|     5|    21|  38|   32|   32|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 58|     0|     6|  40|   35|   32|    0|   0| 76|  0:00:00|  0:00:10|
# Route    | 59|     2|    20|  35|   33|   32|    0|   0|  0|  0:00:01|  0:00:11|
# Route    | 60|     0|    19|  37|   35|   32|    0|   0| 13|  0:00:00|  0:00:11|
# Route    | 61|     1|     6|  36|   33|   32|    0|   0| 63|  0:00:00|  0:00:11|
# Route    | 62|     0|    19|  38|   35|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 63|     0|     6|  36|   34|   32|    0|   0| 68|  0:00:00|  0:00:11|
# Route    | 64|     0|    19|  36|   34|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 34
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 14 Total Vias 32
# Percent Connected   70.63
# Manhattan Length 1337.2353 Horizontal 859.2277 Vertical 478.0076
# Routed Length 462.0428 Horizontal 213.2714 Vertical 296.0297
# Ratio Actual / Manhattan   0.3455
# Unconnected Length 475.8223 Horizontal 363.0436 Vertical 112.7787
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 16 09:15:01 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 34
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 14 Total Vias 32
# Percent Connected   70.63
# Manhattan Length 1337.2353 Horizontal 859.2277 Vertical 478.0076
# Routed Length 462.0428 Horizontal 213.2714 Vertical 296.0297
# Ratio Actual / Manhattan   0.3455
# Unconnected Length 475.8223 Horizontal 363.0436 Vertical 112.7787
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Clean Pass 1 of 2
# Routing 161 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 19 (Cross: 0, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 34
# Attempts 152 Successes 96 Failures 56 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 163 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 19 (Cross: 0, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 34
# Attempts 152 Successes 102 Failures 50 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 35|    19|    27|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:05|
# Route    | 36|    19|    14|  37|   24|   31|    0|   0| 28|  0:00:00|  0:00:05|
# Route    | 37|    19|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 38|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:01|  0:00:06|
# Route    | 39|    20|    27|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 40|    19|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 41|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:00|  0:00:06|
# Route    | 42|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 43|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:07|
# Route    | 44|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 45|    18|    25|  39|   25|   31|    0|   0| 10|  0:00:00|  0:00:07|
# Route    | 46|    16|    12|  35|   25|   31|    0|   0| 34|  0:00:00|  0:00:07|
# Route    | 47|    15|    23|  36|   26|   31|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 48|    17|    13|  44|   25|   31|    0|   0| 21|  0:00:00|  0:00:08|
# Route    | 49|    17|    29|  39|   26|   31|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     9|    22|  39|   29|   31|    0|   0| 32|  0:00:00|  0:00:08|
# Route    | 51|     9|     6|  39|   30|   30|    0|   0| 51|  0:00:00|  0:00:08|
# Route    | 52|    10|    28|  35|   29|   31|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 53|     5|     8|  43|   30|   31|    0|   0| 65|  0:00:00|  0:00:09|
# Route    | 54|     4|    19|  38|   30|   32|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 55|     4|    24|  40|   30|   32|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 56|     3|     8|  41|   31|   32|    0|   0| 60|  0:00:00|  0:00:10|
# Route    | 57|     5|    21|  38|   32|   32|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 58|     0|     6|  40|   35|   32|    0|   0| 76|  0:00:00|  0:00:10|
# Route    | 59|     2|    20|  35|   33|   32|    0|   0|  0|  0:00:01|  0:00:11|
# Route    | 60|     0|    19|  37|   35|   32|    0|   0| 13|  0:00:00|  0:00:11|
# Route    | 61|     1|     6|  36|   33|   32|    0|   0| 63|  0:00:00|  0:00:11|
# Route    | 62|     0|    19|  38|   35|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 63|     0|     6|  36|   34|   32|    0|   0| 68|  0:00:00|  0:00:11|
# Route    | 64|     0|    19|  36|   34|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Clean    | 65|     0|    19|  56|   34|   32|    0|   0|   |  0:00:00|  0:00:11|
# Clean    | 66|     0|    19|  50|   34|   32|    0|   0|   |  0:00:00|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 34
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 14 Total Vias 32
# Percent Connected   70.63
# Manhattan Length 1312.1798 Horizontal 843.7617 Vertical 468.4181
# Routed Length 463.8223 Horizontal 210.0404 Vertical 296.7227
# Ratio Actual / Manhattan   0.3535
# Unconnected Length 477.0593 Horizontal 363.3616 Vertical 113.6977
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 16 09:15:02 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 34
# Signal Layers 4 Power Layers 0
# Wire Junctions 35, at vias 14 Total Vias 32
# Percent Connected   70.63
# Manhattan Length 1312.1798 Horizontal 843.7617 Vertical 468.4181
# Routed Length 463.8223 Horizontal 210.0404 Vertical 296.7227
# Ratio Actual / Manhattan   0.3535
# Unconnected Length 477.0593 Horizontal 363.3616 Vertical 113.6977
# Smart Grid command changed PCB wire x grid to  0.0010
# Smart Grid command changed PCB wire y grid to  0.0010
# Smart Grid command changed PCB via x grid to  0.0010
# Smart Grid command changed PCB via y grid to  0.0010
# Start Clean Pass 1 of 2
# Routing 161 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 19 (Cross: 0, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 34
# Attempts 154 Successes 98 Failures 56 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 162 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 19 (Cross: 0, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 34
# Attempts 152 Successes 102 Failures 50 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.3000, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|    30|   0|   52|   47|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|    67|  70|   33|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    27|    85|  45|   28|   38|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|    31|    84|  49|   26|   34|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  4|    28|    88|  45|   22|   34|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  5|    29|    88|  43|   22|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|    27|    51|  40|   22|   34|    0|   0| 33|  0:00:00|  0:00:01|
# Route    |  7|    30|    33|  37|   21|   34|    0|   0| 19|  0:00:00|  0:00:01|
# Route    |  8|    28|    50|  39|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|    28|    36|  40|   21|   33|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 10|    28|    46|  41|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|    28|    46|  34|   21|   33|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    28|    34|  32|   21|   33|    0|   0| 16|  0:00:01|  0:00:02|
# Route    | 13|    28|    46|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 14|    28|    34|  30|   21|   33|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 15|    28|    47|  30|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 16|    28|    47|  36|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 17|    28|    34|  30|   21|   33|    0|   0| 17|  0:00:00|  0:00:02|
# Route    | 18|    28|    46|  32|   21|   33|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 19|    23|    14|  28|   24|   30|    0|   0| 50|  0:00:00|  0:00:02|
# Route    | 20|    23|    28|  40|   24|   30|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    23|    27|  42|   24|   30|    0|   0|  1|  0:00:01|  0:00:03|
# Route    | 22|    22|    14|  41|   24|   31|    0|   0| 28|  0:00:00|  0:00:03|
# Route    | 23|    22|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 24|    22|    15|  39|   24|   31|    0|   0| 26|  0:00:00|  0:00:03|
# Route    | 25|    22|    27|  39|   24|   31|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 26|    22|    27|  72|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 27|    20|    27|  65|   24|   31|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 28|    19|    28|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:04|
# Route    | 29|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:01|  0:00:05|
# Route    | 30|    19|    27|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 31|    19|    15|  35|   24|   31|    0|   0| 26|  0:00:00|  0:00:05|
# Route    | 32|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 33|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:05|
# Route    | 34|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 35|    19|    27|  39|   24|   31|    0|   0|  4|  0:00:00|  0:00:05|
# Route    | 36|    19|    14|  37|   24|   31|    0|   0| 28|  0:00:00|  0:00:05|
# Route    | 37|    19|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 38|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:01|  0:00:06|
# Route    | 39|    20|    27|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 40|    19|    28|  39|   24|   31|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 41|    19|    15|  37|   24|   31|    0|   0| 27|  0:00:00|  0:00:06|
# Route    | 42|    19|    28|  36|   24|   31|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 43|    20|    15|  35|   24|   31|    0|   0| 25|  0:00:00|  0:00:07|
# Route    | 44|    20|    28|  37|   24|   31|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 45|    18|    25|  39|   25|   31|    0|   0| 10|  0:00:00|  0:00:07|
# Route    | 46|    16|    12|  35|   25|   31|    0|   0| 34|  0:00:00|  0:00:07|
# Route    | 47|    15|    23|  36|   26|   31|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 48|    17|    13|  44|   25|   31|    0|   0| 21|  0:00:00|  0:00:08|
# Route    | 49|    17|    29|  39|   26|   31|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 50|     9|    22|  39|   29|   31|    0|   0| 32|  0:00:00|  0:00:08|
# Route    | 51|     9|     6|  39|   30|   30|    0|   0| 51|  0:00:00|  0:00:08|
# Route    | 52|    10|    28|  35|   29|   31|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 53|     5|     8|  43|   30|   31|    0|   0| 65|  0:00:00|  0:00:09|
# Route    | 54|     4|    19|  38|   30|   32|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 55|     4|    24|  40|   30|   32|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 56|     3|     8|  41|   31|   32|    0|   0| 60|  0:00:00|  0:00:10|
# Route    | 57|     5|    21|  38|   32|   32|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 58|     0|     6|  40|   35|   32|    0|   0| 76|  0:00:00|  0:00:10|
# Route    | 59|     2|    20|  35|   33|   32|    0|   0|  0|  0:00:01|  0:00:11|
# Route    | 60|     0|    19|  37|   35|   32|    0|   0| 13|  0:00:00|  0:00:11|
# Route    | 61|     1|     6|  36|   33|   32|    0|   0| 63|  0:00:00|  0:00:11|
# Route    | 62|     0|    19|  38|   35|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 63|     0|     6|  36|   34|   32|    0|   0| 68|  0:00:00|  0:00:11|
# Route    | 64|     0|    19|  36|   34|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Clean    | 65|     0|    19|  56|   34|   32|    0|   0|   |  0:00:00|  0:00:11|
# Clean    | 66|     0|    19|  50|   34|   32|    0|   0|   |  0:00:00|  0:00:11|
# Clean    | 67|     0|    19|  56|   34|   32|    0|   0|   |  0:00:00|  0:00:11|
# Clean    | 68|     0|    19|  50|   34|   32|    0|   0|   |  0:00:01|  0:00:12|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:12
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 34
# Signal Layers 4 Power Layers 0
# Wire Junctions 34, at vias 14 Total Vias 32
# Percent Connected   70.63
# Manhattan Length 1309.6998 Horizontal 842.5151 Vertical 467.1847
# Routed Length 463.2629 Horizontal 210.4904 Vertical 295.4477
# Ratio Actual / Manhattan   0.3537
# Unconnected Length 477.0593 Horizontal 363.3616 Vertical 113.6977
# Smart Route: Smart_route finished, completion rate: 70.63.
write routes (changed_only) (reset_changed) C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaac06072.tmp
# Routing Written to File C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaac06072.tmp
# Loading Do File C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaae06072.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net PGC Selected.
# Net N22362 Selected.
# Net N22590 Selected.
# Net CSN Selected.
# Net TX_EN Selected.
# Net CD Selected.
# Net MISO Selected.
# Net N22118 Selected.
# Net MCLR Selected.
# Net N22354 Selected.
# Net N321590 Selected.
# Net N22150 Selected.
# Net CONNECT Selected.
# Net N22586 Selected.
# Net N32283 Selected.
# Net N22054 Selected.
# Net N22098 Selected.
# Net N32259 Selected.
# Net N22358 Selected.
# Net LINK Selected.
# Net TX Selected.
# Net RX Selected.
# Net SLEEP Selected.
# Net PDC Selected.
# Net GPIO2 Selected.
# Net N31235 Selected.
# Net GPIO1 Selected.
# Net GND Selected.
# Net VCC Selected.
# All Selected Wires Unprotected.
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All unprotected selected wires were deleted.
# Current time = Thu Feb 16 09:15:21 2017
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 36 Connections 126 Unroutes 120
# Signal Layers 4 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 9
# Percent Connected    4.76
# Manhattan Length 1241.3943 Horizontal 783.1435 Vertical 458.2508
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1089.9593 Horizontal 589.9681 Vertical 499.9912
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All Components Unselected.
# All Nets Unselected.
# Current time = Thu Feb 16 09:15:21 2017
# Nets Processed 37, Net Terminals 235
# Signal Connections Created 80
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Total Conflicts: 30 (Cross: 0, Clear: 30, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 80
# Signal Layers 4 Power Layers 0
# Wire Junctions 10, at vias 5 Total Vias 13
# Percent Connected    0.00
# Manhattan Length 1100.9608 Horizontal 690.8220 Vertical 410.1388
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.4474
# Unconnected Length 641.3057 Horizontal 446.0440 Vertical 195.2617
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Loading Do File C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaaf06072.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.001000 (direction x) (offset 0.000000)
grid wire 0.001000 (direction y) (offset 0.000000)
grid via 0.001000 (direction x) (offset 0.000000)
grid via 0.001000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction VCC vertical
select layer VCC
unprotect layer_wires VCC
# Wires on layer VCC were Unprotected.
direction NONAME_1 horizontal
select layer NONAME_1
unprotect layer_wires NONAME_1
# Wires on layer NONAME_1 were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside 0.600000
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout on) (auto_fanout_via_share on) (auto_fanout_pin_share on) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Feb 16 09:16:47 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 80
# Signal Layers 4 Power Layers 0
# Wire Junctions 10, at vias 5 Total Vias 13
# Percent Connected    0.00
# Manhattan Length 1100.9608 Horizontal 690.8220 Vertical 410.1388
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.4474
# Unconnected Length 641.3057 Horizontal 446.0440 Vertical 195.2617
# Attempts 0 Successes 0 Failures 0 Vias 13
# 90 degree wire corners are preferred.
# Total Conflicts: 30 (Cross: 0, Clear: 30, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 80
# Signal Layers 4 Power Layers 0
# Wire Junctions 10, at vias 5 Total Vias 13
# Percent Connected    0.00
# Manhattan Length 1100.9608 Horizontal 690.8220 Vertical 410.1388
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.4474
# Unconnected Length 641.3057 Horizontal 446.0440 Vertical 195.2617
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing fanout.
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Thu Feb 16 09:16:48 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.3500 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 80
# Signal Layers 4 Power Layers 0
# Wire Junctions 10, at vias 5 Total Vias 13
# Percent Connected    0.00
# Manhattan Length 1100.9608 Horizontal 690.8220 Vertical 410.1388
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.4474
# Unconnected Length 641.3057 Horizontal 446.0440 Vertical 195.2617
# Start Fanout Pass 1 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Attempts 59 Successes 8 Failures 51 Vias 20
# 1 bend points have been removed.
# Total Conflicts: 28 (Cross: 0, Clear: 28, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File H:/projet Modules de transmission 868MHz/schéma/allegro\bestsave.w
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 80
# Signal Layers 4 Power Layers 0
# Wire Junctions 12, at vias 7 Total Vias 20
# Percent Connected    0.00
# Manhattan Length 1100.9608 Horizontal 703.8322 Vertical 397.1286
# Routed Length 451.1301 Horizontal 225.4516 Vertical 290.1537
# Ratio Actual / Manhattan   0.4098
# Unconnected Length 614.9012 Horizontal 437.6602 Vertical 177.2410
# All unprotected wires were deleted.
# Current time = Thu Feb 16 09:16:48 2017
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 126
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1081.8983 Horizontal 596.7636 Vertical 485.1347
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# <<ERROR:>> Smart Route: Fanout using via grid 1.35 failed, trying smaller grid.
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Feb 16 09:16:48 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.3500 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 126
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1081.8983 Horizontal 596.7636 Vertical 485.1347
# Attempts 8 Successes 2 Failures 6 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 124
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    1.59
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   3.2000 Horizontal   3.2000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0030
# Unconnected Length 1078.6983 Horizontal 593.5636 Vertical 485.1347
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# <<WARNING:>> Smart Route: 75.00 percent of bus attempts failed.
# 90 degree wire corners are preferred.
# Smart Route: Executing fanout.
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Thu Feb 16 09:16:48 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0500 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 124
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    1.59
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   3.2000 Horizontal   3.2000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0030
# Unconnected Length 1078.6983 Horizontal 593.5636 Vertical 485.1347
# Start Fanout Pass 1 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Attempts 134 Successes 42 Failures 92 Vias 33
# 1 bend points have been removed.
# Total Conflicts: 56 (Cross: 0, Clear: 56, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 114
# Signal Layers 4 Power Layers 0
# Wire Junctions 12, at vias 12 Total Vias 33
# Percent Connected    0.00
# Manhattan Length 1081.8983 Horizontal 676.8767 Vertical 405.0216
# Routed Length  82.8639 Horizontal  34.0298 Vertical  51.6400
# Ratio Actual / Manhattan   0.0766
# Unconnected Length 1083.5445 Horizontal 599.6489 Vertical 483.8956
# All unprotected wires were deleted.
# Current time = Thu Feb 16 09:16:48 2017
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 126
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1081.8983 Horizontal 596.7636 Vertical 485.1347
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# <<ERROR:>> Smart Route: Fanout using via grid 1.05 failed, trying smaller grid.
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Feb 16 09:16:48 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 1.0500 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 126
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1081.8983 Horizontal 596.7636 Vertical 485.1347
# Attempts 8 Successes 2 Failures 6 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 124
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    1.59
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   3.2000 Horizontal   3.2000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0030
# Unconnected Length 1078.6983 Horizontal 593.5636 Vertical 485.1347
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# <<WARNING:>> Smart Route: 75.00 percent of bus attempts failed.
# 90 degree wire corners are preferred.
# Smart Route: Executing fanout.
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Thu Feb 16 09:16:48 2017
# 
#      VIA         TOP            VCC       NONAME_1         BOTTOM   
# 
#      TOP  -------------  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'
#      VCC  'VIA60-30-85'  -------------  'VIA60-30-85'  'VIA60-30-85'
# NONAME_1  'VIA60-30-85'  'VIA60-30-85'  -------------  'VIA60-30-85'
#   BOTTOM  'VIA60-30-85'  'VIA60-30-85'  'VIA60-30-85'  -------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 124
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    1.59
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   3.2000 Horizontal   3.2000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0030
# Unconnected Length 1078.6983 Horizontal 593.5636 Vertical 485.1347
# Start Fanout Pass 1 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# A wire segment in Net GND is tapered to minimum wire width 0.15
# Attempts 134 Successes 98 Failures 36 Vias 85
# 1 bend points have been removed.
# Total Conflicts: 129 (Cross: 1, Clear: 128, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 110
# Signal Layers 4 Power Layers 0
# Wire Junctions 29, at vias 29 Total Vias 85
# Percent Connected    0.00
# Manhattan Length 1081.8983 Horizontal 670.3150 Vertical 411.5833
# Routed Length 148.8187 Horizontal  55.3974 Vertical  94.9654
# Ratio Actual / Manhattan   0.1376
# Unconnected Length 1067.1071 Horizontal 592.4185 Vertical 474.6886
# <<ERROR:>> Smart Route: 36 of 59 fanout attempts failed. 
# Design might be unroutable. 
# Check design rules and placement, or fanout manually.
# <<ERROR:>> Smart Route: Smart_route command aborting due to failures.
# <<ERROR:>> Smart Route: Smart_route command aborting due to failures.
write routes (changed_only) (reset_changed) C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaag06072.tmp
# Routing Written to File C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaag06072.tmp
# Loading Do File C:/Users/SIMONE~1/AppData/Local/Temp/#Taaaaai06072.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net N22586 Selected.
# Net N22590 Selected.
# Net TXR_CE Selected.
# Net CD Selected.
# Net DR Selected.
# Net AM Selected.
# Net TX_EN Selected.
# Net SCK Selected.
# Net PWP_UP Selected.
# Net CSN Selected.
# Net MOSI Selected.
# Net MISO Selected.
# Net N22354 Selected.
# Net N22118 Selected.
# Net MCLR Selected.
# Net CONNECT Selected.
# Net N22362 Selected.
# Net N22150 Selected.
# Net SLEEP Selected.
# Net N32283 Selected.
# Net N22098 Selected.
# Net N321590 Selected.
# Net N32259 Selected.
# Net N22054 Selected.
# Net PGC Selected.
# Net N22358 Selected.
# Net LINK Selected.
# Net PDC Selected.
# Net TX Selected.
# Net RX Selected.
# Net GPIO2 Selected.
# Net N31235 Selected.
# Net GPIO1 Selected.
# Net GND Selected.
# Net VCC Selected.
# All Selected Wires Unprotected.
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All unprotected selected wires were deleted.
# Current time = Thu Feb 16 09:18:05 2017
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 126
# Signal Layers 4 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1081.8983 Horizontal 677.9386 Vertical 403.9597
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1081.8983 Horizontal 596.7636 Vertical 485.1347
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command delete cmd detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command delete cmd will ignore pcb layer rule(s), mcm via rule(s)
# All Components Unselected.
# All Nets Unselected.
# Current time = Thu Feb 16 09:18:05 2017
# Nets Processed 37, Net Terminals 235
# Signal Connections Created 80
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer VCC Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer NONAME_1 Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Total Conflicts: 30 (Cross: 0, Clear: 30, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Wiring Statistics ----------------- H:/projet Modules de transmission 868MHz/schéma/allegro\MODULE_RADIO_868M.dsn
# Nets 37 Connections 126 Unroutes 80
# Signal Layers 4 Power Layers 0
# Wire Junctions 10, at vias 5 Total Vias 13
# Percent Connected    0.00
# Manhattan Length 1100.9608 Horizontal 690.8220 Vertical 410.1388
# Routed Length 492.5795 Horizontal 223.4520 Vertical 333.2330
# Ratio Actual / Manhattan   0.4474
# Unconnected Length 641.3057 Horizontal 446.0440 Vertical 195.2617
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
quit
