INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/halfSubtactor/halfSubtactor.srcs/sources_1/new/halfsubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfsubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/halfSubtactor/halfSubtactor.srcs/sim_1/new/halfsubtractor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfsubtractor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/halfSubtactor/halfSubtactor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
