LIBRARY ieee;
use ieee.std_logic_1164.all;
use work.MIPS_components.all;

--combines 3 MSBs of PC with 12 bits of jump and shl 2
Entity PC IS
	PORT (CLK, EN, RST: IN STD_LOGIC ):
			A: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			PCOUT: OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
END PC;

ARCHITECTURE Behavior of PC IS
	
	BEGIN 
		DOUT<= PC(15 DOWNTO 13) & ADDR & '0';
	
		
END Behavior;
				