s1(15May2017:20:13:40):  ncverilog +nclicq +sv +nc64bit +access+r ../../../rtl/ShiftRegister.v 
s2(15May2017:20:14:05):  ncverilog +nclicq +sv +nc64bit +access+r ../../../rtl/ShiftRegister.v 
s3(15May2017:20:14:20):  ncverilog +nclicq +sv +nc64bit +access+r ../../../rtl/ShiftRegister.v 
s4(15May2017:20:15:48):  ncverilog +nclicq +sv +nc64bit +access+r ../../../rtl/ShiftRegister.v 
s5(15May2017:20:30:02):  ncverilog +nclicq +sv +nc64bit +access+r -f include.f 
s6(15May2017:20:31:10):  ncverilog +nclicq +sv +nc64bit +access+r -f include.f 
s7(15May2017:20:33:22):  ncverilog +nclicq +sv +nc64bit +access+r -f include.f 
s8(15May2017:20:33:41):  ncverilog +nclicq +sv +nc64bit +access+r -f include.f 
s9(15May2017:20:40:46):  ncverilog +nclicq +sv +nc64bit +access+r -f include.f 
s10(15May2017:20:44:20):  ncverilog +nclicq +sv +nc64bit +access+r -f include.f 
s11(15May2017:20:59:39):  ncverilog +nclicq +sv +nc64bit +access+r -f include.f 
s12(15May2017:21:01:10):  ncverilog +nclicq +sv +nc64bit +access+r -f include.f 
