Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec 13 02:54:25 2024
| Host         : LAPTOP-88OTEAF1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_top_timing_summary_routed.rpt -pb fir_top_timing_summary_routed.pb -rpx fir_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (159)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (159)
--------------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  173          inf        0.000                      0                  173           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Yn/out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.075ns  (logic 3.974ns (43.790%)  route 5.101ns (56.210%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  datapath/Yn/out_reg[12]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Yn/out_reg[12]/Q
                         net (fo=1, routed)           5.101     5.557    y_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.075 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.075    y[12]
    P3                                                                r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Yn/out_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 1.790ns (20.621%)  route 6.890ns (79.379%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  datapath/Xn/out_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Xn/out_reg[0]/Q
                         net (fo=17, routed)          1.356     1.812    datapath/Xn/Q[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     1.964 r  datapath/Xn/out[6]_i_20/O
                         net (fo=3, routed)           0.974     2.937    datapath/Xn/out[6]_i_20_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.332     3.269 r  datapath/Xn/out[6]_i_12/O
                         net (fo=9, routed)           0.994     4.263    datapath/Xn/out[6]_i_12_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.387 r  datapath/Xn/out[6]_i_7/O
                         net (fo=2, routed)           0.816     5.203    datapath/Xn2/out_reg[6]_1
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.327 f  datapath/Xn2/out[6]_i_4/O
                         net (fo=4, routed)           0.816     6.144    datapath/Xn2/out[6]_i_4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     6.268 r  datapath/Xn2/out[8]_i_5/O
                         net (fo=4, routed)           1.107     7.375    datapath/Xn2/out[8]_i_5_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.152     7.527 r  datapath/Xn2/out[12]_i_6/O
                         net (fo=3, routed)           0.828     8.354    datapath/Xn2/out[12]_i_6_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.326     8.680 r  datapath/Xn2/out[9]_i_1/O
                         net (fo=1, routed)           0.000     8.680    datapath/Yn/D[9]
    SLICE_X5Y15          FDRE                                         r  datapath/Yn/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Yn/out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 1.560ns (18.364%)  route 6.935ns (81.636%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  datapath/Xn/out_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Xn/out_reg[0]/Q
                         net (fo=17, routed)          1.356     1.812    datapath/Xn/Q[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     1.964 r  datapath/Xn/out[6]_i_20/O
                         net (fo=3, routed)           0.974     2.937    datapath/Xn/out[6]_i_20_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.332     3.269 r  datapath/Xn/out[6]_i_12/O
                         net (fo=9, routed)           0.994     4.263    datapath/Xn/out[6]_i_12_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.387 r  datapath/Xn/out[6]_i_7/O
                         net (fo=2, routed)           0.816     5.203    datapath/Xn2/out_reg[6]_1
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.327 r  datapath/Xn2/out[6]_i_4/O
                         net (fo=4, routed)           0.818     6.146    datapath/Xn2/out[6]_i_4_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.270 r  datapath/Xn2/out[8]_i_4/O
                         net (fo=3, routed)           1.010     7.279    datapath/Xn2/out[8]_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.403 f  datapath/Xn2/out[12]_i_5/O
                         net (fo=4, routed)           0.967     8.371    datapath/Xn2/out[12]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     8.495 r  datapath/Xn2/out[12]_i_1/O
                         net (fo=1, routed)           0.000     8.495    datapath/Yn/D[12]
    SLICE_X5Y15          FDRE                                         r  datapath/Yn/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Yn/out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 1.560ns (18.367%)  route 6.934ns (81.633%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  datapath/Xn/out_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Xn/out_reg[0]/Q
                         net (fo=17, routed)          1.356     1.812    datapath/Xn/Q[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     1.964 r  datapath/Xn/out[6]_i_20/O
                         net (fo=3, routed)           0.974     2.937    datapath/Xn/out[6]_i_20_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.332     3.269 r  datapath/Xn/out[6]_i_12/O
                         net (fo=9, routed)           0.994     4.263    datapath/Xn/out[6]_i_12_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.387 r  datapath/Xn/out[6]_i_7/O
                         net (fo=2, routed)           0.816     5.203    datapath/Xn2/out_reg[6]_1
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.327 r  datapath/Xn2/out[6]_i_4/O
                         net (fo=4, routed)           0.818     6.146    datapath/Xn2/out[6]_i_4_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.270 r  datapath/Xn2/out[8]_i_4/O
                         net (fo=3, routed)           1.010     7.279    datapath/Xn2/out[8]_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.403 r  datapath/Xn2/out[12]_i_5/O
                         net (fo=4, routed)           0.966     8.370    datapath/Xn2/out[12]_i_5_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.494 r  datapath/Xn2/out[11]_i_1/O
                         net (fo=1, routed)           0.000     8.494    datapath/Yn/D[11]
    SLICE_X5Y15          FDRE                                         r  datapath/Yn/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Yn/out_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 1.560ns (18.793%)  route 6.741ns (81.207%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  datapath/Xn/out_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Xn/out_reg[0]/Q
                         net (fo=17, routed)          1.356     1.812    datapath/Xn/Q[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     1.964 r  datapath/Xn/out[6]_i_20/O
                         net (fo=3, routed)           0.974     2.937    datapath/Xn/out[6]_i_20_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.332     3.269 r  datapath/Xn/out[6]_i_12/O
                         net (fo=9, routed)           0.994     4.263    datapath/Xn/out[6]_i_12_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.387 r  datapath/Xn/out[6]_i_7/O
                         net (fo=2, routed)           0.816     5.203    datapath/Xn2/out_reg[6]_1
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.327 r  datapath/Xn2/out[6]_i_4/O
                         net (fo=4, routed)           0.818     6.146    datapath/Xn2/out[6]_i_4_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.270 r  datapath/Xn2/out[8]_i_4/O
                         net (fo=3, routed)           1.010     7.279    datapath/Xn2/out[8]_i_4_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.403 r  datapath/Xn2/out[12]_i_5/O
                         net (fo=4, routed)           0.774     8.177    datapath/Xn2/out[12]_i_5_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I1_O)        0.124     8.301 r  datapath/Xn2/out[10]_i_1/O
                         net (fo=1, routed)           0.000     8.301    datapath/Yn/D[10]
    SLICE_X5Y14          FDRE                                         r  datapath/Yn/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Yn/out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 3.964ns (48.952%)  route 4.134ns (51.048%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  datapath/Yn/out_reg[9]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Yn/out_reg[9]/Q
                         net (fo=1, routed)           4.134     4.590    y_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.098 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.098    y[9]
    V3                                                                r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Yn/out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.950ns  (logic 3.981ns (50.081%)  route 3.969ns (49.919%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  datapath/Yn/out_reg[10]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Yn/out_reg[10]/Q
                         net (fo=1, routed)           3.969     4.425    y_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.950 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.950    y[10]
    W3                                                                r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Yn/out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.726ns  (logic 3.960ns (51.254%)  route 3.766ns (48.746%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  datapath/Yn/out_reg[11]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Yn/out_reg[11]/Q
                         net (fo=1, routed)           3.766     4.222    y_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.726 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.726    y[11]
    U3                                                                r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Yn/out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 1.436ns (19.469%)  route 5.940ns (80.531%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  datapath/Xn/out_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Xn/out_reg[0]/Q
                         net (fo=17, routed)          1.356     1.812    datapath/Xn/Q[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     1.964 r  datapath/Xn/out[6]_i_20/O
                         net (fo=3, routed)           0.974     2.937    datapath/Xn/out[6]_i_20_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.332     3.269 r  datapath/Xn/out[6]_i_12/O
                         net (fo=9, routed)           0.994     4.263    datapath/Xn/out[6]_i_12_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.387 r  datapath/Xn/out[6]_i_7/O
                         net (fo=2, routed)           0.816     5.203    datapath/Xn2/out_reg[6]_1
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.327 r  datapath/Xn2/out[6]_i_4/O
                         net (fo=4, routed)           0.983     6.310    datapath/Xn2/out[6]_i_4_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     6.434 r  datapath/Xn2/out[8]_i_2/O
                         net (fo=3, routed)           0.818     7.252    datapath/Xn2/out[8]_i_2_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.376 r  datapath/Xn2/out[8]_i_1/O
                         net (fo=1, routed)           0.000     7.376    datapath/Yn/D[8]
    SLICE_X3Y11          FDRE                                         r  datapath/Yn/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Yn/out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 1.436ns (20.115%)  route 5.703ns (79.885%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  datapath/Xn/out_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  datapath/Xn/out_reg[0]/Q
                         net (fo=17, routed)          1.356     1.812    datapath/Xn/Q[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     1.964 r  datapath/Xn/out[6]_i_20/O
                         net (fo=3, routed)           0.974     2.937    datapath/Xn/out[6]_i_20_n_0
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.332     3.269 r  datapath/Xn/out[6]_i_12/O
                         net (fo=9, routed)           0.994     4.263    datapath/Xn/out[6]_i_12_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.387 r  datapath/Xn/out[6]_i_7/O
                         net (fo=2, routed)           0.816     5.203    datapath/Xn2/out_reg[6]_1
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.327 r  datapath/Xn2/out[6]_i_4/O
                         net (fo=4, routed)           0.983     6.310    datapath/Xn2/out[6]_i_4_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     6.434 r  datapath/Xn2/out[8]_i_2/O
                         net (fo=3, routed)           0.581     7.015    datapath/Xn2/out[8]_i_2_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  datapath/Xn2/out[7]_i_1/O
                         net (fo=1, routed)           0.000     7.139    datapath/Yn/D[7]
    SLICE_X3Y11          FDRE                                         r  datapath/Yn/out_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  controller/FSM_onehot_next_state_reg[0]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  controller/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    controller/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X4Y17          FDPE                                         r  controller/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/FSM_onehot_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE                         0.000     0.000 r  controller/FSM_onehot_next_state_reg[4]/C
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.101     0.265    controller/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X5Y17          FDCE                                         r  controller/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn1/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Xn2/r2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.614%)  route 0.127ns (47.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE                         0.000     0.000 r  datapath/Xn1/q_reg[7]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Xn1/q_reg[7]/Q
                         net (fo=4, routed)           0.127     0.268    datapath/Xn2/r2_reg[7]_0[7]
    SLICE_X5Y13          FDCE                                         r  datapath/Xn2/r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn2/r1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath/Xn2/r0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.377%)  route 0.112ns (40.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  datapath/Xn2/r1_reg[3]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  datapath/Xn2/r1_reg[3]/Q
                         net (fo=11, routed)          0.112     0.276    datapath/Xn2/d[3]
    SLICE_X1Y13          FDCE                                         r  datapath/Xn2/r0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn2/r1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath/Xn2/r0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.132%)  route 0.140ns (49.868%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  datapath/Xn2/r1_reg[2]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath/Xn2/r1_reg[2]/Q
                         net (fo=10, routed)          0.140     0.281    datapath/Xn2/d[2]
    SLICE_X0Y14          FDCE                                         r  datapath/Xn2/r0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn2/r1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath/Xn2/r0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.053%)  route 0.141ns (49.947%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE                         0.000     0.000 r  datapath/Xn2/r1_reg[7]/C
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath/Xn2/r1_reg[7]/Q
                         net (fo=5, routed)           0.141     0.282    datapath/Xn2/d[7]
    SLICE_X3Y13          FDCE                                         r  datapath/Xn2/r0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Xn2/r1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath/Xn2/r0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.786%)  route 0.142ns (50.214%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  datapath/Xn2/r1_reg[1]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath/Xn2/r1_reg[1]/Q
                         net (fo=7, routed)           0.142     0.283    datapath/Xn2/d[1]
    SLICE_X1Y15          FDCE                                         r  datapath/Xn2/r0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE                         0.000     0.000 r  controller/delay_counter_reg[0]/C
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  controller/delay_counter_reg[0]/Q
                         net (fo=3, routed)           0.098     0.239    controller/delay_counter_reg_n_0_[0]
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.045     0.284 r  controller/FSM_onehot_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.284    controller/FSM_onehot_next_state[2]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  controller/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            controller/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE                         0.000     0.000 r  controller/delay_counter_reg[0]/C
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  controller/delay_counter_reg[0]/Q
                         net (fo=3, routed)           0.098     0.239    controller/delay_counter_reg_n_0_[0]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.048     0.287 r  controller/FSM_onehot_next_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.287    controller/FSM_onehot_next_state[3]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  controller/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  controller/FSM_onehot_next_state_reg[1]/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controller/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.148     0.289    controller/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X4Y17          FDCE                                         r  controller/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





