|UART_to_TFT
clk => clk.IN1
rst_n => rst_n.IN4
Rs232_rx => Rs232_rx.IN1
sd_clk << sd_clk.DB_MAX_OUTPUT_PORT_TYPE
sd_SA[0] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[1] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[2] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[3] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[4] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[5] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[6] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[7] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[8] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[9] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[10] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[11] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_SA[12] << sdram_ctrl_top:sdram_ctrl_top_inst.SA
sd_BA[0] << sdram_ctrl_top:sdram_ctrl_top_inst.BA
sd_BA[1] << sdram_ctrl_top:sdram_ctrl_top_inst.BA
sd_CKE << sdram_ctrl_top:sdram_ctrl_top_inst.CKE
sd_CS_N << sdram_ctrl_top:sdram_ctrl_top_inst.CS_N
sd_RAS_N << sdram_ctrl_top:sdram_ctrl_top_inst.RAS_N
sd_CAS_N << sdram_ctrl_top:sdram_ctrl_top_inst.CAS_N
sd_WE_N << sdram_ctrl_top:sdram_ctrl_top_inst.WE_N
sd_Dq[0] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[1] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[2] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[3] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[4] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[5] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[6] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[7] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[8] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[9] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[10] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[11] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[12] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[13] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[14] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dq[15] <> sdram_ctrl_top:sdram_ctrl_top_inst.Dq
sd_Dqm[0] << sdram_ctrl_top:sdram_ctrl_top_inst.Dqm
sd_Dqm[1] << sdram_ctrl_top:sdram_ctrl_top_inst.Dqm
TFT_de << TFT_de.DB_MAX_OUTPUT_PORT_TYPE
TFT_hs << median_filtering:median_filtering_inst.hs_out
TFT_vs << median_filtering:median_filtering_inst.vs_out
TFT_clk << tft_lcd:tft_lcd_inst.TFT_clk
TFT_gray[0] << median_filtering:median_filtering_inst.data_out
TFT_gray[1] << median_filtering:median_filtering_inst.data_out
TFT_gray[2] << median_filtering:median_filtering_inst.data_out
TFT_gray[3] << median_filtering:median_filtering_inst.data_out
TFT_gray[4] << median_filtering:median_filtering_inst.data_out
TFT_gray[5] << median_filtering:median_filtering_inst.data_out
TFT_gray[6] << median_filtering:median_filtering_inst.data_out
TFT_gray[7] << median_filtering:median_filtering_inst.data_out
TFT_gray[8] << median_filtering:median_filtering_inst.data_out
TFT_gray[9] << median_filtering:median_filtering_inst.data_out
TFT_gray[10] << median_filtering:median_filtering_inst.data_out
TFT_gray[11] << median_filtering:median_filtering_inst.data_out
TFT_gray[12] << median_filtering:median_filtering_inst.data_out
TFT_gray[13] << median_filtering:median_filtering_inst.data_out
TFT_gray[14] << median_filtering:median_filtering_inst.data_out
TFT_gray[15] << median_filtering:median_filtering_inst.data_out
TFT_pwm << tft_lcd:tft_lcd_inst.TFT_pwm


|UART_to_TFT|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|UART_to_TFT|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|UART_to_TFT|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|UART_to_TFT|uart_rx:uart_rx_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data_get[0][0].CLK
clk => data_get[0][1].CLK
clk => data_get[0][2].CLK
clk => data_get[0][3].CLK
clk => data_get[1][0].CLK
clk => data_get[1][1].CLK
clk => data_get[1][2].CLK
clk => data_get[1][3].CLK
clk => data_get[2][0].CLK
clk => data_get[2][1].CLK
clk => data_get[2][2].CLK
clk => data_get[2][3].CLK
clk => data_get[3][0].CLK
clk => data_get[3][1].CLK
clk => data_get[3][2].CLK
clk => data_get[3][3].CLK
clk => data_get[4][0].CLK
clk => data_get[4][1].CLK
clk => data_get[4][2].CLK
clk => data_get[4][3].CLK
clk => data_get[5][0].CLK
clk => data_get[5][1].CLK
clk => data_get[5][2].CLK
clk => data_get[5][3].CLK
clk => data_get[6][0].CLK
clk => data_get[6][1].CLK
clk => data_get[6][2].CLK
clk => data_get[6][3].CLK
clk => data_get[7][0].CLK
clk => data_get[7][1].CLK
clk => data_get[7][2].CLK
clk => data_get[7][3].CLK
clk => START_BIT[0].CLK
clk => START_BIT[1].CLK
clk => START_BIT[2].CLK
clk => START_BIT[3].CLK
clk => Rx_Done~reg0.CLK
clk => bps_cnt[0].CLK
clk => bps_cnt[1].CLK
clk => bps_cnt[2].CLK
clk => bps_cnt[3].CLK
clk => bps_cnt[4].CLK
clk => bps_cnt[5].CLK
clk => bps_cnt[6].CLK
clk => bps_cnt[7].CLK
clk => bps_clk.CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => uart_state~reg0.CLK
clk => data_temp2.CLK
clk => data_temp1.CLK
clk => data_reg2.CLK
clk => data_reg1.CLK
rst_n => data[0]~reg0.ACLR
rst_n => data[1]~reg0.ACLR
rst_n => data[2]~reg0.ACLR
rst_n => data[3]~reg0.ACLR
rst_n => data[4]~reg0.ACLR
rst_n => data[5]~reg0.ACLR
rst_n => data[6]~reg0.ACLR
rst_n => data[7]~reg0.ACLR
rst_n => Rx_Done~reg0.ACLR
rst_n => uart_state~reg0.ACLR
rst_n => data_reg2.ACLR
rst_n => data_reg1.ACLR
rst_n => data_temp2.ACLR
rst_n => data_temp1.ACLR
rst_n => div_cnt[0].ACLR
rst_n => div_cnt[1].ACLR
rst_n => div_cnt[2].ACLR
rst_n => div_cnt[3].ACLR
rst_n => div_cnt[4].ACLR
rst_n => div_cnt[5].ACLR
rst_n => div_cnt[6].ACLR
rst_n => div_cnt[7].ACLR
rst_n => div_cnt[8].ACLR
rst_n => div_cnt[9].ACLR
rst_n => div_cnt[10].ACLR
rst_n => div_cnt[11].ACLR
rst_n => div_cnt[12].ACLR
rst_n => bps_clk.ACLR
rst_n => bps_cnt[0].ACLR
rst_n => bps_cnt[1].ACLR
rst_n => bps_cnt[2].ACLR
rst_n => bps_cnt[3].ACLR
rst_n => bps_cnt[4].ACLR
rst_n => bps_cnt[5].ACLR
rst_n => bps_cnt[6].ACLR
rst_n => bps_cnt[7].ACLR
rst_n => data_get[0][0].ACLR
rst_n => data_get[0][1].ACLR
rst_n => data_get[0][2].ACLR
rst_n => data_get[0][3].ACLR
rst_n => data_get[1][0].ACLR
rst_n => data_get[1][1].ACLR
rst_n => data_get[1][2].ACLR
rst_n => data_get[1][3].ACLR
rst_n => data_get[2][0].ACLR
rst_n => data_get[2][1].ACLR
rst_n => data_get[2][2].ACLR
rst_n => data_get[2][3].ACLR
rst_n => data_get[3][0].ACLR
rst_n => data_get[3][1].ACLR
rst_n => data_get[3][2].ACLR
rst_n => data_get[3][3].ACLR
rst_n => data_get[4][0].ACLR
rst_n => data_get[4][1].ACLR
rst_n => data_get[4][2].ACLR
rst_n => data_get[4][3].ACLR
rst_n => data_get[5][0].ACLR
rst_n => data_get[5][1].ACLR
rst_n => data_get[5][2].ACLR
rst_n => data_get[5][3].ACLR
rst_n => data_get[6][0].ACLR
rst_n => data_get[6][1].ACLR
rst_n => data_get[6][2].ACLR
rst_n => data_get[6][3].ACLR
rst_n => data_get[7][0].ACLR
rst_n => data_get[7][1].ACLR
rst_n => data_get[7][2].ACLR
rst_n => data_get[7][3].ACLR
rst_n => START_BIT[0].ACLR
rst_n => START_BIT[1].ACLR
rst_n => START_BIT[2].ACLR
rst_n => START_BIT[3].ACLR
baud_set => Equal1.IN9
baud_set => Equal1.IN10
baud_set => Equal1.IN11
baud_set => Equal1.IN12
uart_rxd => data_reg1.DATAIN
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Done <= Rx_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_state <= uart_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|tft_lcd:tft_lcd_inst
clk_33M => TFT_begin~reg0.CLK
clk_33M => Vcount_r[0].CLK
clk_33M => Vcount_r[1].CLK
clk_33M => Vcount_r[2].CLK
clk_33M => Vcount_r[3].CLK
clk_33M => Vcount_r[4].CLK
clk_33M => Vcount_r[5].CLK
clk_33M => Vcount_r[6].CLK
clk_33M => Vcount_r[7].CLK
clk_33M => Vcount_r[8].CLK
clk_33M => Vcount_r[9].CLK
clk_33M => Vcount_r[10].CLK
clk_33M => Vcount_r[11].CLK
clk_33M => Hcount_r[0].CLK
clk_33M => Hcount_r[1].CLK
clk_33M => Hcount_r[2].CLK
clk_33M => Hcount_r[3].CLK
clk_33M => Hcount_r[4].CLK
clk_33M => Hcount_r[5].CLK
clk_33M => Hcount_r[6].CLK
clk_33M => Hcount_r[7].CLK
clk_33M => Hcount_r[8].CLK
clk_33M => Hcount_r[9].CLK
clk_33M => Hcount_r[10].CLK
clk_33M => Hcount_r[11].CLK
clk_33M => TFT_clk.DATAIN
rst_n => TFT_pwm.DATAIN
rst_n => Hcount_r[0].ACLR
rst_n => Hcount_r[1].ACLR
rst_n => Hcount_r[2].ACLR
rst_n => Hcount_r[3].ACLR
rst_n => Hcount_r[4].ACLR
rst_n => Hcount_r[5].ACLR
rst_n => Hcount_r[6].ACLR
rst_n => Hcount_r[7].ACLR
rst_n => Hcount_r[8].ACLR
rst_n => Hcount_r[9].ACLR
rst_n => Hcount_r[10].ACLR
rst_n => Hcount_r[11].ACLR
rst_n => TFT_begin~reg0.ACLR
rst_n => Vcount_r[0].ACLR
rst_n => Vcount_r[1].ACLR
rst_n => Vcount_r[2].ACLR
rst_n => Vcount_r[3].ACLR
rst_n => Vcount_r[4].ACLR
rst_n => Vcount_r[5].ACLR
rst_n => Vcount_r[6].ACLR
rst_n => Vcount_r[7].ACLR
rst_n => Vcount_r[8].ACLR
rst_n => Vcount_r[9].ACLR
rst_n => Vcount_r[10].ACLR
rst_n => Vcount_r[11].ACLR
Data_in[0] => TFT_rgb.DATAB
Data_in[1] => TFT_rgb.DATAB
Data_in[2] => TFT_rgb.DATAB
Data_in[3] => TFT_rgb.DATAB
Data_in[4] => TFT_rgb.DATAB
Data_in[5] => TFT_rgb.DATAB
Data_in[6] => TFT_rgb.DATAB
Data_in[7] => TFT_rgb.DATAB
Data_in[8] => TFT_rgb.DATAB
Data_in[9] => TFT_rgb.DATAB
Data_in[10] => TFT_rgb.DATAB
Data_in[11] => TFT_rgb.DATAB
Data_in[12] => TFT_rgb.DATAB
Data_in[13] => TFT_rgb.DATAB
Data_in[14] => TFT_rgb.DATAB
Data_in[15] => TFT_rgb.DATAB
Hcount[0] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[1] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[2] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[3] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[4] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[5] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[6] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[7] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[8] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[9] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[10] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Hcount[11] <= Hcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[0] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[1] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[2] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[3] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[4] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[5] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[6] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[7] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[8] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[9] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[10] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
Vcount[11] <= Vcount.DB_MAX_OUTPUT_PORT_TYPE
TFT_de <= dat_ack.DB_MAX_OUTPUT_PORT_TYPE
TFT_hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
TFT_vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
TFT_clk <= clk_33M.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[0] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[1] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[2] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[3] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[4] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[5] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[6] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[7] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[8] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[9] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[10] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[11] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[12] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[13] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[14] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_rgb[15] <= TFT_rgb.DB_MAX_OUTPUT_PORT_TYPE
TFT_pwm <= rst_n.DB_MAX_OUTPUT_PORT_TYPE
TFT_begin <= TFT_begin~reg0.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|rgb_to_gray:rgb_to_gray_inst
TFT_rgb[0] => Mux4.IN7
TFT_rgb[0] => Mux9.IN7
TFT_rgb[0] => Mux14.IN2
TFT_rgb[0] => Mux14.IN3
TFT_rgb[0] => Mux14.IN4
TFT_rgb[0] => Mux14.IN5
TFT_rgb[0] => Mux14.IN6
TFT_rgb[0] => Mux14.IN7
TFT_rgb[1] => Mux3.IN7
TFT_rgb[1] => Mux8.IN7
TFT_rgb[1] => Mux13.IN2
TFT_rgb[1] => Mux13.IN3
TFT_rgb[1] => Mux13.IN4
TFT_rgb[1] => Mux13.IN5
TFT_rgb[1] => Mux13.IN6
TFT_rgb[1] => Mux13.IN7
TFT_rgb[2] => Mux2.IN7
TFT_rgb[2] => Mux7.IN7
TFT_rgb[2] => Mux12.IN2
TFT_rgb[2] => Mux12.IN3
TFT_rgb[2] => Mux12.IN4
TFT_rgb[2] => Mux12.IN5
TFT_rgb[2] => Mux12.IN6
TFT_rgb[2] => Mux12.IN7
TFT_rgb[3] => Mux1.IN7
TFT_rgb[3] => Mux6.IN7
TFT_rgb[3] => Mux11.IN2
TFT_rgb[3] => Mux11.IN3
TFT_rgb[3] => Mux11.IN4
TFT_rgb[3] => Mux11.IN5
TFT_rgb[3] => Mux11.IN6
TFT_rgb[3] => Mux11.IN7
TFT_rgb[4] => Mux0.IN7
TFT_rgb[4] => Mux5.IN7
TFT_rgb[4] => Mux10.IN2
TFT_rgb[4] => Mux10.IN3
TFT_rgb[4] => Mux10.IN4
TFT_rgb[4] => Mux10.IN5
TFT_rgb[4] => Mux10.IN6
TFT_rgb[4] => Mux10.IN7
TFT_rgb[5] => TFT_gray.DATAA
TFT_rgb[6] => Mux4.IN6
TFT_rgb[6] => Mux9.IN1
TFT_rgb[6] => Mux9.IN2
TFT_rgb[6] => Mux9.IN3
TFT_rgb[6] => Mux9.IN4
TFT_rgb[6] => Mux9.IN5
TFT_rgb[6] => Mux9.IN6
TFT_rgb[6] => Mux14.IN1
TFT_rgb[7] => Mux3.IN6
TFT_rgb[7] => Mux8.IN1
TFT_rgb[7] => Mux8.IN2
TFT_rgb[7] => Mux8.IN3
TFT_rgb[7] => Mux8.IN4
TFT_rgb[7] => Mux8.IN5
TFT_rgb[7] => Mux8.IN6
TFT_rgb[7] => Mux13.IN1
TFT_rgb[8] => Mux2.IN6
TFT_rgb[8] => Mux7.IN1
TFT_rgb[8] => Mux7.IN2
TFT_rgb[8] => Mux7.IN3
TFT_rgb[8] => Mux7.IN4
TFT_rgb[8] => Mux7.IN5
TFT_rgb[8] => Mux7.IN6
TFT_rgb[8] => Mux12.IN1
TFT_rgb[9] => Mux1.IN6
TFT_rgb[9] => Mux6.IN1
TFT_rgb[9] => Mux6.IN2
TFT_rgb[9] => Mux6.IN3
TFT_rgb[9] => Mux6.IN4
TFT_rgb[9] => Mux6.IN5
TFT_rgb[9] => Mux6.IN6
TFT_rgb[9] => Mux11.IN1
TFT_rgb[10] => Mux0.IN6
TFT_rgb[10] => Mux5.IN1
TFT_rgb[10] => Mux5.IN2
TFT_rgb[10] => Mux5.IN3
TFT_rgb[10] => Mux5.IN4
TFT_rgb[10] => Mux5.IN5
TFT_rgb[10] => Mux5.IN6
TFT_rgb[10] => Mux10.IN1
TFT_rgb[11] => Mux4.IN0
TFT_rgb[11] => Mux4.IN1
TFT_rgb[11] => Mux4.IN2
TFT_rgb[11] => Mux4.IN3
TFT_rgb[11] => Mux4.IN4
TFT_rgb[11] => Mux4.IN5
TFT_rgb[11] => Mux9.IN0
TFT_rgb[11] => Mux14.IN0
TFT_rgb[12] => Mux3.IN0
TFT_rgb[12] => Mux3.IN1
TFT_rgb[12] => Mux3.IN2
TFT_rgb[12] => Mux3.IN3
TFT_rgb[12] => Mux3.IN4
TFT_rgb[12] => Mux3.IN5
TFT_rgb[12] => Mux8.IN0
TFT_rgb[12] => Mux13.IN0
TFT_rgb[13] => Mux2.IN0
TFT_rgb[13] => Mux2.IN1
TFT_rgb[13] => Mux2.IN2
TFT_rgb[13] => Mux2.IN3
TFT_rgb[13] => Mux2.IN4
TFT_rgb[13] => Mux2.IN5
TFT_rgb[13] => Mux7.IN0
TFT_rgb[13] => Mux12.IN0
TFT_rgb[14] => Mux1.IN0
TFT_rgb[14] => Mux1.IN1
TFT_rgb[14] => Mux1.IN2
TFT_rgb[14] => Mux1.IN3
TFT_rgb[14] => Mux1.IN4
TFT_rgb[14] => Mux1.IN5
TFT_rgb[14] => Mux6.IN0
TFT_rgb[14] => Mux11.IN0
TFT_rgb[15] => Mux0.IN0
TFT_rgb[15] => Mux0.IN1
TFT_rgb[15] => Mux0.IN2
TFT_rgb[15] => Mux0.IN3
TFT_rgb[15] => Mux0.IN4
TFT_rgb[15] => Mux0.IN5
TFT_rgb[15] => Mux5.IN0
TFT_rgb[15] => Mux10.IN0
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Decoder0.IN1
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Decoder0.IN0
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
TFT_gray[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[5] <= TFT_gray.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
TFT_gray[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|median_filtering:median_filtering_inst
clk => clk.IN1
rst_n => max_min[0]~reg0.ACLR
rst_n => max_min[1]~reg0.ACLR
rst_n => max_min[2]~reg0.ACLR
rst_n => max_min[3]~reg0.ACLR
rst_n => max_min[4]~reg0.ACLR
rst_n => max_min[5]~reg0.ACLR
rst_n => max_min[6]~reg0.ACLR
rst_n => max_min[7]~reg0.ACLR
rst_n => max_min[8]~reg0.ACLR
rst_n => max_min[9]~reg0.ACLR
rst_n => max_min[10]~reg0.ACLR
rst_n => max_min[11]~reg0.ACLR
rst_n => max_min[12]~reg0.ACLR
rst_n => max_min[13]~reg0.ACLR
rst_n => max_min[14]~reg0.ACLR
rst_n => max_min[15]~reg0.ACLR
rst_n => max_mid[0]~reg0.ACLR
rst_n => max_mid[1]~reg0.ACLR
rst_n => max_mid[2]~reg0.ACLR
rst_n => max_mid[3]~reg0.ACLR
rst_n => max_mid[4]~reg0.ACLR
rst_n => max_mid[5]~reg0.ACLR
rst_n => max_mid[6]~reg0.ACLR
rst_n => max_mid[7]~reg0.ACLR
rst_n => max_mid[8]~reg0.ACLR
rst_n => max_mid[9]~reg0.ACLR
rst_n => max_mid[10]~reg0.ACLR
rst_n => max_mid[11]~reg0.ACLR
rst_n => max_mid[12]~reg0.ACLR
rst_n => max_mid[13]~reg0.ACLR
rst_n => max_mid[14]~reg0.ACLR
rst_n => max_mid[15]~reg0.ACLR
rst_n => max_max[0]~reg0.ACLR
rst_n => max_max[1]~reg0.ACLR
rst_n => max_max[2]~reg0.ACLR
rst_n => max_max[3]~reg0.ACLR
rst_n => max_max[4]~reg0.ACLR
rst_n => max_max[5]~reg0.ACLR
rst_n => max_max[6]~reg0.ACLR
rst_n => max_max[7]~reg0.ACLR
rst_n => max_max[8]~reg0.ACLR
rst_n => max_max[9]~reg0.ACLR
rst_n => max_max[10]~reg0.ACLR
rst_n => max_max[11]~reg0.ACLR
rst_n => max_max[12]~reg0.ACLR
rst_n => max_max[13]~reg0.ACLR
rst_n => max_max[14]~reg0.ACLR
rst_n => max_max[15]~reg0.ACLR
rst_n => mid[0]~reg0.ACLR
rst_n => mid[1]~reg0.ACLR
rst_n => mid[2]~reg0.ACLR
rst_n => mid[3]~reg0.ACLR
rst_n => mid[4]~reg0.ACLR
rst_n => mid[5]~reg0.ACLR
rst_n => mid[6]~reg0.ACLR
rst_n => mid[7]~reg0.ACLR
rst_n => mid[8]~reg0.ACLR
rst_n => mid[9]~reg0.ACLR
rst_n => mid[10]~reg0.ACLR
rst_n => mid[11]~reg0.ACLR
rst_n => mid[12]~reg0.ACLR
rst_n => mid[13]~reg0.ACLR
rst_n => mid[14]~reg0.ACLR
rst_n => mid[15]~reg0.ACLR
rst_n => de2.ACLR
rst_n => de1.ACLR
rst_n => de0.ACLR
rst_n => vs2.ACLR
rst_n => vs1.ACLR
rst_n => vs0.ACLR
rst_n => hs2.ACLR
rst_n => hs1.ACLR
rst_n => hs0.ACLR
rst_n => mid_min[0]~reg0.ACLR
rst_n => mid_min[1]~reg0.ACLR
rst_n => mid_min[2]~reg0.ACLR
rst_n => mid_min[3]~reg0.ACLR
rst_n => mid_min[4]~reg0.ACLR
rst_n => mid_min[5]~reg0.ACLR
rst_n => mid_min[6]~reg0.ACLR
rst_n => mid_min[7]~reg0.ACLR
rst_n => mid_min[8]~reg0.ACLR
rst_n => mid_min[9]~reg0.ACLR
rst_n => mid_min[10]~reg0.ACLR
rst_n => mid_min[11]~reg0.ACLR
rst_n => mid_min[12]~reg0.ACLR
rst_n => mid_min[13]~reg0.ACLR
rst_n => mid_min[14]~reg0.ACLR
rst_n => mid_min[15]~reg0.ACLR
rst_n => mid_mid[0]~reg0.ACLR
rst_n => mid_mid[1]~reg0.ACLR
rst_n => mid_mid[2]~reg0.ACLR
rst_n => mid_mid[3]~reg0.ACLR
rst_n => mid_mid[4]~reg0.ACLR
rst_n => mid_mid[5]~reg0.ACLR
rst_n => mid_mid[6]~reg0.ACLR
rst_n => mid_mid[7]~reg0.ACLR
rst_n => mid_mid[8]~reg0.ACLR
rst_n => mid_mid[9]~reg0.ACLR
rst_n => mid_mid[10]~reg0.ACLR
rst_n => mid_mid[11]~reg0.ACLR
rst_n => mid_mid[12]~reg0.ACLR
rst_n => mid_mid[13]~reg0.ACLR
rst_n => mid_mid[14]~reg0.ACLR
rst_n => mid_mid[15]~reg0.ACLR
rst_n => mid_max[0]~reg0.ACLR
rst_n => mid_max[1]~reg0.ACLR
rst_n => mid_max[2]~reg0.ACLR
rst_n => mid_max[3]~reg0.ACLR
rst_n => mid_max[4]~reg0.ACLR
rst_n => mid_max[5]~reg0.ACLR
rst_n => mid_max[6]~reg0.ACLR
rst_n => mid_max[7]~reg0.ACLR
rst_n => mid_max[8]~reg0.ACLR
rst_n => mid_max[9]~reg0.ACLR
rst_n => mid_max[10]~reg0.ACLR
rst_n => mid_max[11]~reg0.ACLR
rst_n => mid_max[12]~reg0.ACLR
rst_n => mid_max[13]~reg0.ACLR
rst_n => mid_max[14]~reg0.ACLR
rst_n => mid_max[15]~reg0.ACLR
rst_n => min_min[0]~reg0.ACLR
rst_n => min_min[1]~reg0.ACLR
rst_n => min_min[2]~reg0.ACLR
rst_n => min_min[3]~reg0.ACLR
rst_n => min_min[4]~reg0.ACLR
rst_n => min_min[5]~reg0.ACLR
rst_n => min_min[6]~reg0.ACLR
rst_n => min_min[7]~reg0.ACLR
rst_n => min_min[8]~reg0.ACLR
rst_n => min_min[9]~reg0.ACLR
rst_n => min_min[10]~reg0.ACLR
rst_n => min_min[11]~reg0.ACLR
rst_n => min_min[12]~reg0.ACLR
rst_n => min_min[13]~reg0.ACLR
rst_n => min_min[14]~reg0.ACLR
rst_n => min_min[15]~reg0.ACLR
rst_n => min_mid[0]~reg0.ACLR
rst_n => min_mid[1]~reg0.ACLR
rst_n => min_mid[2]~reg0.ACLR
rst_n => min_mid[3]~reg0.ACLR
rst_n => min_mid[4]~reg0.ACLR
rst_n => min_mid[5]~reg0.ACLR
rst_n => min_mid[6]~reg0.ACLR
rst_n => min_mid[7]~reg0.ACLR
rst_n => min_mid[8]~reg0.ACLR
rst_n => min_mid[9]~reg0.ACLR
rst_n => min_mid[10]~reg0.ACLR
rst_n => min_mid[11]~reg0.ACLR
rst_n => min_mid[12]~reg0.ACLR
rst_n => min_mid[13]~reg0.ACLR
rst_n => min_mid[14]~reg0.ACLR
rst_n => min_mid[15]~reg0.ACLR
rst_n => min_max[0]~reg0.ACLR
rst_n => min_max[1]~reg0.ACLR
rst_n => min_max[2]~reg0.ACLR
rst_n => min_max[3]~reg0.ACLR
rst_n => min_max[4]~reg0.ACLR
rst_n => min_max[5]~reg0.ACLR
rst_n => min_max[6]~reg0.ACLR
rst_n => min_max[7]~reg0.ACLR
rst_n => min_max[8]~reg0.ACLR
rst_n => min_max[9]~reg0.ACLR
rst_n => min_max[10]~reg0.ACLR
rst_n => min_max[11]~reg0.ACLR
rst_n => min_max[12]~reg0.ACLR
rst_n => min_max[13]~reg0.ACLR
rst_n => min_max[14]~reg0.ACLR
rst_n => min_max[15]~reg0.ACLR
rst_n => line2_data2[0].ACLR
rst_n => line2_data2[1].ACLR
rst_n => line2_data2[2].ACLR
rst_n => line2_data2[3].ACLR
rst_n => line2_data2[4].ACLR
rst_n => line2_data2[5].ACLR
rst_n => line2_data2[6].ACLR
rst_n => line2_data2[7].ACLR
rst_n => line2_data2[8].ACLR
rst_n => line2_data2[9].ACLR
rst_n => line2_data2[10].ACLR
rst_n => line2_data2[11].ACLR
rst_n => line2_data2[12].ACLR
rst_n => line2_data2[13].ACLR
rst_n => line2_data2[14].ACLR
rst_n => line2_data2[15].ACLR
rst_n => line2_data1[0].ACLR
rst_n => line2_data1[1].ACLR
rst_n => line2_data1[2].ACLR
rst_n => line2_data1[3].ACLR
rst_n => line2_data1[4].ACLR
rst_n => line2_data1[5].ACLR
rst_n => line2_data1[6].ACLR
rst_n => line2_data1[7].ACLR
rst_n => line2_data1[8].ACLR
rst_n => line2_data1[9].ACLR
rst_n => line2_data1[10].ACLR
rst_n => line2_data1[11].ACLR
rst_n => line2_data1[12].ACLR
rst_n => line2_data1[13].ACLR
rst_n => line2_data1[14].ACLR
rst_n => line2_data1[15].ACLR
rst_n => line2_data0[0].ACLR
rst_n => line2_data0[1].ACLR
rst_n => line2_data0[2].ACLR
rst_n => line2_data0[3].ACLR
rst_n => line2_data0[4].ACLR
rst_n => line2_data0[5].ACLR
rst_n => line2_data0[6].ACLR
rst_n => line2_data0[7].ACLR
rst_n => line2_data0[8].ACLR
rst_n => line2_data0[9].ACLR
rst_n => line2_data0[10].ACLR
rst_n => line2_data0[11].ACLR
rst_n => line2_data0[12].ACLR
rst_n => line2_data0[13].ACLR
rst_n => line2_data0[14].ACLR
rst_n => line2_data0[15].ACLR
rst_n => line1_data2[0].ACLR
rst_n => line1_data2[1].ACLR
rst_n => line1_data2[2].ACLR
rst_n => line1_data2[3].ACLR
rst_n => line1_data2[4].ACLR
rst_n => line1_data2[5].ACLR
rst_n => line1_data2[6].ACLR
rst_n => line1_data2[7].ACLR
rst_n => line1_data2[8].ACLR
rst_n => line1_data2[9].ACLR
rst_n => line1_data2[10].ACLR
rst_n => line1_data2[11].ACLR
rst_n => line1_data2[12].ACLR
rst_n => line1_data2[13].ACLR
rst_n => line1_data2[14].ACLR
rst_n => line1_data2[15].ACLR
rst_n => line1_data1[0].ACLR
rst_n => line1_data1[1].ACLR
rst_n => line1_data1[2].ACLR
rst_n => line1_data1[3].ACLR
rst_n => line1_data1[4].ACLR
rst_n => line1_data1[5].ACLR
rst_n => line1_data1[6].ACLR
rst_n => line1_data1[7].ACLR
rst_n => line1_data1[8].ACLR
rst_n => line1_data1[9].ACLR
rst_n => line1_data1[10].ACLR
rst_n => line1_data1[11].ACLR
rst_n => line1_data1[12].ACLR
rst_n => line1_data1[13].ACLR
rst_n => line1_data1[14].ACLR
rst_n => line1_data1[15].ACLR
rst_n => line1_data0[0].ACLR
rst_n => line1_data0[1].ACLR
rst_n => line1_data0[2].ACLR
rst_n => line1_data0[3].ACLR
rst_n => line1_data0[4].ACLR
rst_n => line1_data0[5].ACLR
rst_n => line1_data0[6].ACLR
rst_n => line1_data0[7].ACLR
rst_n => line1_data0[8].ACLR
rst_n => line1_data0[9].ACLR
rst_n => line1_data0[10].ACLR
rst_n => line1_data0[11].ACLR
rst_n => line1_data0[12].ACLR
rst_n => line1_data0[13].ACLR
rst_n => line1_data0[14].ACLR
rst_n => line1_data0[15].ACLR
rst_n => line0_data2[0].ACLR
rst_n => line0_data2[1].ACLR
rst_n => line0_data2[2].ACLR
rst_n => line0_data2[3].ACLR
rst_n => line0_data2[4].ACLR
rst_n => line0_data2[5].ACLR
rst_n => line0_data2[6].ACLR
rst_n => line0_data2[7].ACLR
rst_n => line0_data2[8].ACLR
rst_n => line0_data2[9].ACLR
rst_n => line0_data2[10].ACLR
rst_n => line0_data2[11].ACLR
rst_n => line0_data2[12].ACLR
rst_n => line0_data2[13].ACLR
rst_n => line0_data2[14].ACLR
rst_n => line0_data2[15].ACLR
rst_n => line0_data1[0].ACLR
rst_n => line0_data1[1].ACLR
rst_n => line0_data1[2].ACLR
rst_n => line0_data1[3].ACLR
rst_n => line0_data1[4].ACLR
rst_n => line0_data1[5].ACLR
rst_n => line0_data1[6].ACLR
rst_n => line0_data1[7].ACLR
rst_n => line0_data1[8].ACLR
rst_n => line0_data1[9].ACLR
rst_n => line0_data1[10].ACLR
rst_n => line0_data1[11].ACLR
rst_n => line0_data1[12].ACLR
rst_n => line0_data1[13].ACLR
rst_n => line0_data1[14].ACLR
rst_n => line0_data1[15].ACLR
rst_n => line0_data0[0].ACLR
rst_n => line0_data0[1].ACLR
rst_n => line0_data0[2].ACLR
rst_n => line0_data0[3].ACLR
rst_n => line0_data0[4].ACLR
rst_n => line0_data0[5].ACLR
rst_n => line0_data0[6].ACLR
rst_n => line0_data0[7].ACLR
rst_n => line0_data0[8].ACLR
rst_n => line0_data0[9].ACLR
rst_n => line0_data0[10].ACLR
rst_n => line0_data0[11].ACLR
rst_n => line0_data0[12].ACLR
rst_n => line0_data0[13].ACLR
rst_n => line0_data0[14].ACLR
rst_n => line0_data0[15].ACLR
rst_n => line0_min[0].ACLR
rst_n => line0_min[1].ACLR
rst_n => line0_min[2].ACLR
rst_n => line0_min[3].ACLR
rst_n => line0_min[4].ACLR
rst_n => line0_min[5].ACLR
rst_n => line0_min[6].ACLR
rst_n => line0_min[7].ACLR
rst_n => line0_min[8].ACLR
rst_n => line0_min[9].ACLR
rst_n => line0_min[10].ACLR
rst_n => line0_min[11].ACLR
rst_n => line0_min[12].ACLR
rst_n => line0_min[13].ACLR
rst_n => line0_min[14].ACLR
rst_n => line0_min[15].ACLR
rst_n => line0_mid[0].ACLR
rst_n => line0_mid[1].ACLR
rst_n => line0_mid[2].ACLR
rst_n => line0_mid[3].ACLR
rst_n => line0_mid[4].ACLR
rst_n => line0_mid[5].ACLR
rst_n => line0_mid[6].ACLR
rst_n => line0_mid[7].ACLR
rst_n => line0_mid[8].ACLR
rst_n => line0_mid[9].ACLR
rst_n => line0_mid[10].ACLR
rst_n => line0_mid[11].ACLR
rst_n => line0_mid[12].ACLR
rst_n => line0_mid[13].ACLR
rst_n => line0_mid[14].ACLR
rst_n => line0_mid[15].ACLR
rst_n => line0_max[0].ACLR
rst_n => line0_max[1].ACLR
rst_n => line0_max[2].ACLR
rst_n => line0_max[3].ACLR
rst_n => line0_max[4].ACLR
rst_n => line0_max[5].ACLR
rst_n => line0_max[6].ACLR
rst_n => line0_max[7].ACLR
rst_n => line0_max[8].ACLR
rst_n => line0_max[9].ACLR
rst_n => line0_max[10].ACLR
rst_n => line0_max[11].ACLR
rst_n => line0_max[12].ACLR
rst_n => line0_max[13].ACLR
rst_n => line0_max[14].ACLR
rst_n => line0_max[15].ACLR
rst_n => line1_min[0].ACLR
rst_n => line1_min[1].ACLR
rst_n => line1_min[2].ACLR
rst_n => line1_min[3].ACLR
rst_n => line1_min[4].ACLR
rst_n => line1_min[5].ACLR
rst_n => line1_min[6].ACLR
rst_n => line1_min[7].ACLR
rst_n => line1_min[8].ACLR
rst_n => line1_min[9].ACLR
rst_n => line1_min[10].ACLR
rst_n => line1_min[11].ACLR
rst_n => line1_min[12].ACLR
rst_n => line1_min[13].ACLR
rst_n => line1_min[14].ACLR
rst_n => line1_min[15].ACLR
rst_n => line1_mid[0].ACLR
rst_n => line1_mid[1].ACLR
rst_n => line1_mid[2].ACLR
rst_n => line1_mid[3].ACLR
rst_n => line1_mid[4].ACLR
rst_n => line1_mid[5].ACLR
rst_n => line1_mid[6].ACLR
rst_n => line1_mid[7].ACLR
rst_n => line1_mid[8].ACLR
rst_n => line1_mid[9].ACLR
rst_n => line1_mid[10].ACLR
rst_n => line1_mid[11].ACLR
rst_n => line1_mid[12].ACLR
rst_n => line1_mid[13].ACLR
rst_n => line1_mid[14].ACLR
rst_n => line1_mid[15].ACLR
rst_n => line1_max[0].ACLR
rst_n => line1_max[1].ACLR
rst_n => line1_max[2].ACLR
rst_n => line1_max[3].ACLR
rst_n => line1_max[4].ACLR
rst_n => line1_max[5].ACLR
rst_n => line1_max[6].ACLR
rst_n => line1_max[7].ACLR
rst_n => line1_max[8].ACLR
rst_n => line1_max[9].ACLR
rst_n => line1_max[10].ACLR
rst_n => line1_max[11].ACLR
rst_n => line1_max[12].ACLR
rst_n => line1_max[13].ACLR
rst_n => line1_max[14].ACLR
rst_n => line1_max[15].ACLR
rst_n => line2_min[0].ACLR
rst_n => line2_min[1].ACLR
rst_n => line2_min[2].ACLR
rst_n => line2_min[3].ACLR
rst_n => line2_min[4].ACLR
rst_n => line2_min[5].ACLR
rst_n => line2_min[6].ACLR
rst_n => line2_min[7].ACLR
rst_n => line2_min[8].ACLR
rst_n => line2_min[9].ACLR
rst_n => line2_min[10].ACLR
rst_n => line2_min[11].ACLR
rst_n => line2_min[12].ACLR
rst_n => line2_min[13].ACLR
rst_n => line2_min[14].ACLR
rst_n => line2_min[15].ACLR
rst_n => line2_mid[0].ACLR
rst_n => line2_mid[1].ACLR
rst_n => line2_mid[2].ACLR
rst_n => line2_mid[3].ACLR
rst_n => line2_mid[4].ACLR
rst_n => line2_mid[5].ACLR
rst_n => line2_mid[6].ACLR
rst_n => line2_mid[7].ACLR
rst_n => line2_mid[8].ACLR
rst_n => line2_mid[9].ACLR
rst_n => line2_mid[10].ACLR
rst_n => line2_mid[11].ACLR
rst_n => line2_mid[12].ACLR
rst_n => line2_mid[13].ACLR
rst_n => line2_mid[14].ACLR
rst_n => line2_mid[15].ACLR
rst_n => line2_max[0].ACLR
rst_n => line2_max[1].ACLR
rst_n => line2_max[2].ACLR
rst_n => line2_max[3].ACLR
rst_n => line2_max[4].ACLR
rst_n => line2_max[5].ACLR
rst_n => line2_max[6].ACLR
rst_n => line2_max[7].ACLR
rst_n => line2_max[8].ACLR
rst_n => line2_max[9].ACLR
rst_n => line2_max[10].ACLR
rst_n => line2_max[11].ACLR
rst_n => line2_max[12].ACLR
rst_n => line2_max[13].ACLR
rst_n => line2_max[14].ACLR
rst_n => line2_max[15].ACLR
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in_en => data_in_en.IN1
hs_in => hs0.DATAIN
vs_in => vs0.DATAIN
data_out[0] <= mid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= mid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= mid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= mid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= mid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= mid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= mid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= mid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= mid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= mid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= mid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= mid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= mid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= mid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= mid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= mid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_en <= de2.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs2.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs2.DB_MAX_OUTPUT_PORT_TYPE
line0[0] <= ram:ram_inst.taps0x
line0[1] <= ram:ram_inst.taps0x
line0[2] <= ram:ram_inst.taps0x
line0[3] <= ram:ram_inst.taps0x
line0[4] <= ram:ram_inst.taps0x
line0[5] <= ram:ram_inst.taps0x
line0[6] <= ram:ram_inst.taps0x
line0[7] <= ram:ram_inst.taps0x
line0[8] <= ram:ram_inst.taps0x
line0[9] <= ram:ram_inst.taps0x
line0[10] <= ram:ram_inst.taps0x
line0[11] <= ram:ram_inst.taps0x
line0[12] <= ram:ram_inst.taps0x
line0[13] <= ram:ram_inst.taps0x
line0[14] <= ram:ram_inst.taps0x
line0[15] <= ram:ram_inst.taps0x
line1[0] <= ram:ram_inst.taps1x
line1[1] <= ram:ram_inst.taps1x
line1[2] <= ram:ram_inst.taps1x
line1[3] <= ram:ram_inst.taps1x
line1[4] <= ram:ram_inst.taps1x
line1[5] <= ram:ram_inst.taps1x
line1[6] <= ram:ram_inst.taps1x
line1[7] <= ram:ram_inst.taps1x
line1[8] <= ram:ram_inst.taps1x
line1[9] <= ram:ram_inst.taps1x
line1[10] <= ram:ram_inst.taps1x
line1[11] <= ram:ram_inst.taps1x
line1[12] <= ram:ram_inst.taps1x
line1[13] <= ram:ram_inst.taps1x
line1[14] <= ram:ram_inst.taps1x
line1[15] <= ram:ram_inst.taps1x
line2[0] <= ram:ram_inst.taps2x
line2[1] <= ram:ram_inst.taps2x
line2[2] <= ram:ram_inst.taps2x
line2[3] <= ram:ram_inst.taps2x
line2[4] <= ram:ram_inst.taps2x
line2[5] <= ram:ram_inst.taps2x
line2[6] <= ram:ram_inst.taps2x
line2[7] <= ram:ram_inst.taps2x
line2[8] <= ram:ram_inst.taps2x
line2[9] <= ram:ram_inst.taps2x
line2[10] <= ram:ram_inst.taps2x
line2[11] <= ram:ram_inst.taps2x
line2[12] <= ram:ram_inst.taps2x
line2[13] <= ram:ram_inst.taps2x
line2[14] <= ram:ram_inst.taps2x
line2[15] <= ram:ram_inst.taps2x
max_max[0] <= max_max[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[1] <= max_max[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[2] <= max_max[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[3] <= max_max[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[4] <= max_max[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[5] <= max_max[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[6] <= max_max[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[7] <= max_max[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[8] <= max_max[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[9] <= max_max[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[10] <= max_max[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[11] <= max_max[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[12] <= max_max[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[13] <= max_max[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[14] <= max_max[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_max[15] <= max_max[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[0] <= max_mid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[1] <= max_mid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[2] <= max_mid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[3] <= max_mid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[4] <= max_mid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[5] <= max_mid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[6] <= max_mid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[7] <= max_mid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[8] <= max_mid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[9] <= max_mid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[10] <= max_mid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[11] <= max_mid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[12] <= max_mid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[13] <= max_mid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[14] <= max_mid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_mid[15] <= max_mid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[0] <= max_min[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[1] <= max_min[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[2] <= max_min[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[3] <= max_min[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[4] <= max_min[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[5] <= max_min[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[6] <= max_min[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[7] <= max_min[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[8] <= max_min[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[9] <= max_min[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[10] <= max_min[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[11] <= max_min[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[12] <= max_min[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[13] <= max_min[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[14] <= max_min[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_min[15] <= max_min[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[0] <= mid_max[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[1] <= mid_max[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[2] <= mid_max[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[3] <= mid_max[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[4] <= mid_max[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[5] <= mid_max[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[6] <= mid_max[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[7] <= mid_max[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[8] <= mid_max[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[9] <= mid_max[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[10] <= mid_max[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[11] <= mid_max[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[12] <= mid_max[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[13] <= mid_max[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[14] <= mid_max[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_max[15] <= mid_max[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[0] <= mid_mid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[1] <= mid_mid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[2] <= mid_mid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[3] <= mid_mid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[4] <= mid_mid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[5] <= mid_mid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[6] <= mid_mid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[7] <= mid_mid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[8] <= mid_mid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[9] <= mid_mid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[10] <= mid_mid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[11] <= mid_mid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[12] <= mid_mid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[13] <= mid_mid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[14] <= mid_mid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_mid[15] <= mid_mid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[0] <= mid_min[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[1] <= mid_min[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[2] <= mid_min[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[3] <= mid_min[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[4] <= mid_min[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[5] <= mid_min[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[6] <= mid_min[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[7] <= mid_min[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[8] <= mid_min[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[9] <= mid_min[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[10] <= mid_min[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[11] <= mid_min[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[12] <= mid_min[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[13] <= mid_min[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[14] <= mid_min[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_min[15] <= mid_min[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[0] <= min_max[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[1] <= min_max[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[2] <= min_max[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[3] <= min_max[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[4] <= min_max[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[5] <= min_max[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[6] <= min_max[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[7] <= min_max[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[8] <= min_max[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[9] <= min_max[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[10] <= min_max[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[11] <= min_max[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[12] <= min_max[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[13] <= min_max[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[14] <= min_max[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_max[15] <= min_max[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[0] <= min_mid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[1] <= min_mid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[2] <= min_mid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[3] <= min_mid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[4] <= min_mid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[5] <= min_mid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[6] <= min_mid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[7] <= min_mid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[8] <= min_mid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[9] <= min_mid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[10] <= min_mid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[11] <= min_mid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[12] <= min_mid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[13] <= min_mid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[14] <= min_mid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_mid[15] <= min_mid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[0] <= min_min[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[1] <= min_min[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[2] <= min_min[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[3] <= min_min[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[4] <= min_min[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[5] <= min_min[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[6] <= min_min[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[7] <= min_min[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[8] <= min_min[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[9] <= min_min[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[10] <= min_min[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[11] <= min_min[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[12] <= min_min[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[13] <= min_min[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[14] <= min_min[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_min[15] <= min_min[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[0] <= mid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[1] <= mid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[2] <= mid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[3] <= mid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[4] <= mid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[5] <= mid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[6] <= mid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[7] <= mid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[8] <= mid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[9] <= mid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[10] <= mid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[11] <= mid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[12] <= mid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[13] <= mid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[14] <= mid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid[15] <= mid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|median_filtering:median_filtering_inst|ram:ram_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|UART_to_TFT|median_filtering:median_filtering_inst|ram:ram_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_5701:auto_generated.shiftin[0]
shiftin[1] => shift_taps_5701:auto_generated.shiftin[1]
shiftin[2] => shift_taps_5701:auto_generated.shiftin[2]
shiftin[3] => shift_taps_5701:auto_generated.shiftin[3]
shiftin[4] => shift_taps_5701:auto_generated.shiftin[4]
shiftin[5] => shift_taps_5701:auto_generated.shiftin[5]
shiftin[6] => shift_taps_5701:auto_generated.shiftin[6]
shiftin[7] => shift_taps_5701:auto_generated.shiftin[7]
shiftin[8] => shift_taps_5701:auto_generated.shiftin[8]
shiftin[9] => shift_taps_5701:auto_generated.shiftin[9]
shiftin[10] => shift_taps_5701:auto_generated.shiftin[10]
shiftin[11] => shift_taps_5701:auto_generated.shiftin[11]
shiftin[12] => shift_taps_5701:auto_generated.shiftin[12]
shiftin[13] => shift_taps_5701:auto_generated.shiftin[13]
shiftin[14] => shift_taps_5701:auto_generated.shiftin[14]
shiftin[15] => shift_taps_5701:auto_generated.shiftin[15]
clock => shift_taps_5701:auto_generated.clock
clken => shift_taps_5701:auto_generated.clken
shiftout[0] <= shift_taps_5701:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_5701:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_5701:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_5701:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_5701:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_5701:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_5701:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_5701:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_5701:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_5701:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_5701:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_5701:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_5701:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_5701:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_5701:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_5701:auto_generated.shiftout[15]
taps[0] <= shift_taps_5701:auto_generated.taps[0]
taps[1] <= shift_taps_5701:auto_generated.taps[1]
taps[2] <= shift_taps_5701:auto_generated.taps[2]
taps[3] <= shift_taps_5701:auto_generated.taps[3]
taps[4] <= shift_taps_5701:auto_generated.taps[4]
taps[5] <= shift_taps_5701:auto_generated.taps[5]
taps[6] <= shift_taps_5701:auto_generated.taps[6]
taps[7] <= shift_taps_5701:auto_generated.taps[7]
taps[8] <= shift_taps_5701:auto_generated.taps[8]
taps[9] <= shift_taps_5701:auto_generated.taps[9]
taps[10] <= shift_taps_5701:auto_generated.taps[10]
taps[11] <= shift_taps_5701:auto_generated.taps[11]
taps[12] <= shift_taps_5701:auto_generated.taps[12]
taps[13] <= shift_taps_5701:auto_generated.taps[13]
taps[14] <= shift_taps_5701:auto_generated.taps[14]
taps[15] <= shift_taps_5701:auto_generated.taps[15]
taps[16] <= shift_taps_5701:auto_generated.taps[16]
taps[17] <= shift_taps_5701:auto_generated.taps[17]
taps[18] <= shift_taps_5701:auto_generated.taps[18]
taps[19] <= shift_taps_5701:auto_generated.taps[19]
taps[20] <= shift_taps_5701:auto_generated.taps[20]
taps[21] <= shift_taps_5701:auto_generated.taps[21]
taps[22] <= shift_taps_5701:auto_generated.taps[22]
taps[23] <= shift_taps_5701:auto_generated.taps[23]
taps[24] <= shift_taps_5701:auto_generated.taps[24]
taps[25] <= shift_taps_5701:auto_generated.taps[25]
taps[26] <= shift_taps_5701:auto_generated.taps[26]
taps[27] <= shift_taps_5701:auto_generated.taps[27]
taps[28] <= shift_taps_5701:auto_generated.taps[28]
taps[29] <= shift_taps_5701:auto_generated.taps[29]
taps[30] <= shift_taps_5701:auto_generated.taps[30]
taps[31] <= shift_taps_5701:auto_generated.taps[31]
taps[32] <= shift_taps_5701:auto_generated.taps[32]
taps[33] <= shift_taps_5701:auto_generated.taps[33]
taps[34] <= shift_taps_5701:auto_generated.taps[34]
taps[35] <= shift_taps_5701:auto_generated.taps[35]
taps[36] <= shift_taps_5701:auto_generated.taps[36]
taps[37] <= shift_taps_5701:auto_generated.taps[37]
taps[38] <= shift_taps_5701:auto_generated.taps[38]
taps[39] <= shift_taps_5701:auto_generated.taps[39]
taps[40] <= shift_taps_5701:auto_generated.taps[40]
taps[41] <= shift_taps_5701:auto_generated.taps[41]
taps[42] <= shift_taps_5701:auto_generated.taps[42]
taps[43] <= shift_taps_5701:auto_generated.taps[43]
taps[44] <= shift_taps_5701:auto_generated.taps[44]
taps[45] <= shift_taps_5701:auto_generated.taps[45]
taps[46] <= shift_taps_5701:auto_generated.taps[46]
taps[47] <= shift_taps_5701:auto_generated.taps[47]
aclr => ~NO_FANOUT~


|UART_to_TFT|median_filtering:median_filtering_inst|ram:ram_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_5701:auto_generated
clken => altsyncram_ppa1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_ppa1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_ppa1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ppa1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ppa1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ppa1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ppa1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ppa1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ppa1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ppa1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_ppa1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_ppa1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_ppa1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_ppa1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_ppa1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_ppa1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_ppa1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_ppa1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_ppa1:altsyncram2.q_b[32]
shiftout[1] <= altsyncram_ppa1:altsyncram2.q_b[33]
shiftout[2] <= altsyncram_ppa1:altsyncram2.q_b[34]
shiftout[3] <= altsyncram_ppa1:altsyncram2.q_b[35]
shiftout[4] <= altsyncram_ppa1:altsyncram2.q_b[36]
shiftout[5] <= altsyncram_ppa1:altsyncram2.q_b[37]
shiftout[6] <= altsyncram_ppa1:altsyncram2.q_b[38]
shiftout[7] <= altsyncram_ppa1:altsyncram2.q_b[39]
shiftout[8] <= altsyncram_ppa1:altsyncram2.q_b[40]
shiftout[9] <= altsyncram_ppa1:altsyncram2.q_b[41]
shiftout[10] <= altsyncram_ppa1:altsyncram2.q_b[42]
shiftout[11] <= altsyncram_ppa1:altsyncram2.q_b[43]
shiftout[12] <= altsyncram_ppa1:altsyncram2.q_b[44]
shiftout[13] <= altsyncram_ppa1:altsyncram2.q_b[45]
shiftout[14] <= altsyncram_ppa1:altsyncram2.q_b[46]
shiftout[15] <= altsyncram_ppa1:altsyncram2.q_b[47]
taps[0] <= altsyncram_ppa1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ppa1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ppa1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ppa1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ppa1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ppa1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ppa1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ppa1:altsyncram2.q_b[7]
taps[8] <= altsyncram_ppa1:altsyncram2.q_b[8]
taps[9] <= altsyncram_ppa1:altsyncram2.q_b[9]
taps[10] <= altsyncram_ppa1:altsyncram2.q_b[10]
taps[11] <= altsyncram_ppa1:altsyncram2.q_b[11]
taps[12] <= altsyncram_ppa1:altsyncram2.q_b[12]
taps[13] <= altsyncram_ppa1:altsyncram2.q_b[13]
taps[14] <= altsyncram_ppa1:altsyncram2.q_b[14]
taps[15] <= altsyncram_ppa1:altsyncram2.q_b[15]
taps[16] <= altsyncram_ppa1:altsyncram2.q_b[16]
taps[17] <= altsyncram_ppa1:altsyncram2.q_b[17]
taps[18] <= altsyncram_ppa1:altsyncram2.q_b[18]
taps[19] <= altsyncram_ppa1:altsyncram2.q_b[19]
taps[20] <= altsyncram_ppa1:altsyncram2.q_b[20]
taps[21] <= altsyncram_ppa1:altsyncram2.q_b[21]
taps[22] <= altsyncram_ppa1:altsyncram2.q_b[22]
taps[23] <= altsyncram_ppa1:altsyncram2.q_b[23]
taps[24] <= altsyncram_ppa1:altsyncram2.q_b[24]
taps[25] <= altsyncram_ppa1:altsyncram2.q_b[25]
taps[26] <= altsyncram_ppa1:altsyncram2.q_b[26]
taps[27] <= altsyncram_ppa1:altsyncram2.q_b[27]
taps[28] <= altsyncram_ppa1:altsyncram2.q_b[28]
taps[29] <= altsyncram_ppa1:altsyncram2.q_b[29]
taps[30] <= altsyncram_ppa1:altsyncram2.q_b[30]
taps[31] <= altsyncram_ppa1:altsyncram2.q_b[31]
taps[32] <= altsyncram_ppa1:altsyncram2.q_b[32]
taps[33] <= altsyncram_ppa1:altsyncram2.q_b[33]
taps[34] <= altsyncram_ppa1:altsyncram2.q_b[34]
taps[35] <= altsyncram_ppa1:altsyncram2.q_b[35]
taps[36] <= altsyncram_ppa1:altsyncram2.q_b[36]
taps[37] <= altsyncram_ppa1:altsyncram2.q_b[37]
taps[38] <= altsyncram_ppa1:altsyncram2.q_b[38]
taps[39] <= altsyncram_ppa1:altsyncram2.q_b[39]
taps[40] <= altsyncram_ppa1:altsyncram2.q_b[40]
taps[41] <= altsyncram_ppa1:altsyncram2.q_b[41]
taps[42] <= altsyncram_ppa1:altsyncram2.q_b[42]
taps[43] <= altsyncram_ppa1:altsyncram2.q_b[43]
taps[44] <= altsyncram_ppa1:altsyncram2.q_b[44]
taps[45] <= altsyncram_ppa1:altsyncram2.q_b[45]
taps[46] <= altsyncram_ppa1:altsyncram2.q_b[46]
taps[47] <= altsyncram_ppa1:altsyncram2.q_b[47]


|UART_to_TFT|median_filtering:median_filtering_inst|ram:ram_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_5701:auto_generated|altsyncram_ppa1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
clocken0 => ram_block3a36.ENA0
clocken0 => ram_block3a37.ENA0
clocken0 => ram_block3a38.ENA0
clocken0 => ram_block3a39.ENA0
clocken0 => ram_block3a40.ENA0
clocken0 => ram_block3a41.ENA0
clocken0 => ram_block3a42.ENA0
clocken0 => ram_block3a43.ENA0
clocken0 => ram_block3a44.ENA0
clocken0 => ram_block3a45.ENA0
clocken0 => ram_block3a46.ENA0
clocken0 => ram_block3a47.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
data_a[36] => ram_block3a36.PORTADATAIN
data_a[37] => ram_block3a37.PORTADATAIN
data_a[38] => ram_block3a38.PORTADATAIN
data_a[39] => ram_block3a39.PORTADATAIN
data_a[40] => ram_block3a40.PORTADATAIN
data_a[41] => ram_block3a41.PORTADATAIN
data_a[42] => ram_block3a42.PORTADATAIN
data_a[43] => ram_block3a43.PORTADATAIN
data_a[44] => ram_block3a44.PORTADATAIN
data_a[45] => ram_block3a45.PORTADATAIN
data_a[46] => ram_block3a46.PORTADATAIN
data_a[47] => ram_block3a47.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE
wren_a => ram_block3a36.PORTAWE
wren_a => ram_block3a37.PORTAWE
wren_a => ram_block3a38.PORTAWE
wren_a => ram_block3a39.PORTAWE
wren_a => ram_block3a40.PORTAWE
wren_a => ram_block3a41.PORTAWE
wren_a => ram_block3a42.PORTAWE
wren_a => ram_block3a43.PORTAWE
wren_a => ram_block3a44.PORTAWE
wren_a => ram_block3a45.PORTAWE
wren_a => ram_block3a46.PORTAWE
wren_a => ram_block3a47.PORTAWE


|UART_to_TFT|median_filtering:median_filtering_inst|ram:ram_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_5701:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|median_filtering:median_filtering_inst|ram:ram_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_5701:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst
clk_100m => clk_100m.IN2
rst_n => rst_n.IN1
sd_clk => sd_clk.IN1
wr_data[0] => wr_data[0].IN1
wr_data[1] => wr_data[1].IN1
wr_data[2] => wr_data[2].IN1
wr_data[3] => wr_data[3].IN1
wr_data[4] => wr_data[4].IN1
wr_data[5] => wr_data[5].IN1
wr_data[6] => wr_data[6].IN1
wr_data[7] => wr_data[7].IN1
wr_en => wr_en.IN1
wr_addr[0] => wr_sdram_addr.DATAB
wr_addr[0] => wr_sdram_addr.DATAB
wr_addr[0] => wr_sdram_addr[0].ADATA
wr_addr[1] => wr_sdram_addr.DATAB
wr_addr[1] => wr_sdram_addr.DATAB
wr_addr[1] => wr_sdram_addr[1].ADATA
wr_addr[2] => wr_sdram_addr.DATAB
wr_addr[2] => wr_sdram_addr.DATAB
wr_addr[2] => wr_sdram_addr[2].ADATA
wr_addr[3] => wr_sdram_addr.DATAB
wr_addr[3] => wr_sdram_addr.DATAB
wr_addr[3] => wr_sdram_addr[3].ADATA
wr_addr[4] => wr_sdram_addr.DATAB
wr_addr[4] => wr_sdram_addr.DATAB
wr_addr[4] => wr_sdram_addr[4].ADATA
wr_addr[5] => wr_sdram_addr.DATAB
wr_addr[5] => wr_sdram_addr.DATAB
wr_addr[5] => wr_sdram_addr[5].ADATA
wr_addr[6] => wr_sdram_addr.DATAB
wr_addr[6] => wr_sdram_addr.DATAB
wr_addr[6] => wr_sdram_addr[6].ADATA
wr_addr[7] => wr_sdram_addr.DATAB
wr_addr[7] => wr_sdram_addr.DATAB
wr_addr[7] => wr_sdram_addr[7].ADATA
wr_addr[8] => wr_sdram_addr.DATAB
wr_addr[8] => wr_sdram_addr.DATAB
wr_addr[8] => wr_sdram_addr[8].ADATA
wr_addr[9] => wr_sdram_addr.DATAB
wr_addr[9] => wr_sdram_addr.DATAB
wr_addr[9] => wr_sdram_addr[9].ADATA
wr_addr[10] => wr_sdram_addr.DATAB
wr_addr[10] => wr_sdram_addr.DATAB
wr_addr[10] => wr_sdram_addr[10].ADATA
wr_addr[11] => wr_sdram_addr.DATAB
wr_addr[11] => wr_sdram_addr.DATAB
wr_addr[11] => wr_sdram_addr[11].ADATA
wr_addr[12] => wr_sdram_addr.DATAB
wr_addr[12] => wr_sdram_addr.DATAB
wr_addr[12] => wr_sdram_addr[12].ADATA
wr_addr[13] => wr_sdram_addr.DATAB
wr_addr[13] => wr_sdram_addr.DATAB
wr_addr[13] => wr_sdram_addr[13].ADATA
wr_addr[14] => wr_sdram_addr.DATAB
wr_addr[14] => wr_sdram_addr.DATAB
wr_addr[14] => wr_sdram_addr[14].ADATA
wr_addr[15] => wr_sdram_addr.DATAB
wr_addr[15] => wr_sdram_addr.DATAB
wr_addr[15] => wr_sdram_addr[15].ADATA
wr_addr[16] => wr_sdram_addr.DATAB
wr_addr[16] => wr_sdram_addr.DATAB
wr_addr[16] => wr_sdram_addr[16].ADATA
wr_addr[17] => wr_sdram_addr.DATAB
wr_addr[17] => wr_sdram_addr.DATAB
wr_addr[17] => wr_sdram_addr[17].ADATA
wr_addr[18] => wr_sdram_addr.DATAB
wr_addr[18] => wr_sdram_addr.DATAB
wr_addr[18] => wr_sdram_addr[18].ADATA
wr_addr[19] => wr_sdram_addr.DATAB
wr_addr[19] => wr_sdram_addr.DATAB
wr_addr[19] => wr_sdram_addr[19].ADATA
wr_addr[20] => wr_sdram_addr.DATAB
wr_addr[20] => wr_sdram_addr.DATAB
wr_addr[20] => wr_sdram_addr[20].ADATA
wr_addr[21] => wr_sdram_addr.DATAB
wr_addr[21] => wr_sdram_addr.DATAB
wr_addr[21] => wr_sdram_addr[21].ADATA
wr_addr[22] => wr_sdram_addr.DATAB
wr_addr[22] => wr_sdram_addr.DATAB
wr_addr[22] => wr_sdram_addr[22].ADATA
wr_addr[23] => wr_sdram_addr.DATAB
wr_addr[23] => wr_sdram_addr.DATAB
wr_addr[23] => wr_sdram_addr[23].ADATA
wr_max_addr[0] => Equal0.IN39
wr_max_addr[1] => Equal0.IN38
wr_max_addr[2] => Equal0.IN37
wr_max_addr[3] => Add0.IN42
wr_max_addr[4] => Add0.IN41
wr_max_addr[5] => Add0.IN40
wr_max_addr[6] => Add0.IN39
wr_max_addr[7] => Add0.IN38
wr_max_addr[8] => Add0.IN37
wr_max_addr[9] => Add0.IN36
wr_max_addr[10] => Add0.IN35
wr_max_addr[11] => Add0.IN34
wr_max_addr[12] => Add0.IN33
wr_max_addr[13] => Add0.IN32
wr_max_addr[14] => Add0.IN31
wr_max_addr[15] => Add0.IN30
wr_max_addr[16] => Add0.IN29
wr_max_addr[17] => Add0.IN28
wr_max_addr[18] => Add0.IN27
wr_max_addr[19] => Add0.IN26
wr_max_addr[20] => Add0.IN25
wr_max_addr[21] => Add0.IN24
wr_max_addr[22] => Add0.IN23
wr_max_addr[23] => Add0.IN22
wr_load => wr_load.IN1
wr_clk => wr_clk.IN1
wr_full <= fifo_wr:fifo_wr_inst.wrfull
wr_use[0] <= fifo_wr:fifo_wr_inst.wrusedw
wr_use[1] <= fifo_wr:fifo_wr_inst.wrusedw
wr_use[2] <= fifo_wr:fifo_wr_inst.wrusedw
wr_use[3] <= fifo_wr:fifo_wr_inst.wrusedw
wr_use[4] <= fifo_wr:fifo_wr_inst.wrusedw
wr_use[5] <= fifo_wr:fifo_wr_inst.wrusedw
wr_use[6] <= fifo_wr:fifo_wr_inst.wrusedw
wr_use[7] <= fifo_wr:fifo_wr_inst.wrusedw
rd_data[0] <= fifo_rd:fifo_rd_inst.q
rd_data[1] <= fifo_rd:fifo_rd_inst.q
rd_data[2] <= fifo_rd:fifo_rd_inst.q
rd_data[3] <= fifo_rd:fifo_rd_inst.q
rd_data[4] <= fifo_rd:fifo_rd_inst.q
rd_data[5] <= fifo_rd:fifo_rd_inst.q
rd_data[6] <= fifo_rd:fifo_rd_inst.q
rd_data[7] <= fifo_rd:fifo_rd_inst.q
rd_data[8] <= fifo_rd:fifo_rd_inst.q
rd_data[9] <= fifo_rd:fifo_rd_inst.q
rd_data[10] <= fifo_rd:fifo_rd_inst.q
rd_data[11] <= fifo_rd:fifo_rd_inst.q
rd_data[12] <= fifo_rd:fifo_rd_inst.q
rd_data[13] <= fifo_rd:fifo_rd_inst.q
rd_data[14] <= fifo_rd:fifo_rd_inst.q
rd_data[15] <= fifo_rd:fifo_rd_inst.q
rd_en => rd_en.IN1
rd_addr[0] => rd_sdram_addr.DATAB
rd_addr[0] => rd_sdram_addr.DATAB
rd_addr[0] => rd_sdram_addr[0].ADATA
rd_addr[1] => rd_sdram_addr.DATAB
rd_addr[1] => rd_sdram_addr.DATAB
rd_addr[1] => rd_sdram_addr[1].ADATA
rd_addr[2] => rd_sdram_addr.DATAB
rd_addr[2] => rd_sdram_addr.DATAB
rd_addr[2] => rd_sdram_addr[2].ADATA
rd_addr[3] => rd_sdram_addr.DATAB
rd_addr[3] => rd_sdram_addr.DATAB
rd_addr[3] => rd_sdram_addr[3].ADATA
rd_addr[4] => rd_sdram_addr.DATAB
rd_addr[4] => rd_sdram_addr.DATAB
rd_addr[4] => rd_sdram_addr[4].ADATA
rd_addr[5] => rd_sdram_addr.DATAB
rd_addr[5] => rd_sdram_addr.DATAB
rd_addr[5] => rd_sdram_addr[5].ADATA
rd_addr[6] => rd_sdram_addr.DATAB
rd_addr[6] => rd_sdram_addr.DATAB
rd_addr[6] => rd_sdram_addr[6].ADATA
rd_addr[7] => rd_sdram_addr.DATAB
rd_addr[7] => rd_sdram_addr.DATAB
rd_addr[7] => rd_sdram_addr[7].ADATA
rd_addr[8] => rd_sdram_addr.DATAB
rd_addr[8] => rd_sdram_addr.DATAB
rd_addr[8] => rd_sdram_addr[8].ADATA
rd_addr[9] => rd_sdram_addr.DATAB
rd_addr[9] => rd_sdram_addr.DATAB
rd_addr[9] => rd_sdram_addr[9].ADATA
rd_addr[10] => rd_sdram_addr.DATAB
rd_addr[10] => rd_sdram_addr.DATAB
rd_addr[10] => rd_sdram_addr[10].ADATA
rd_addr[11] => rd_sdram_addr.DATAB
rd_addr[11] => rd_sdram_addr.DATAB
rd_addr[11] => rd_sdram_addr[11].ADATA
rd_addr[12] => rd_sdram_addr.DATAB
rd_addr[12] => rd_sdram_addr.DATAB
rd_addr[12] => rd_sdram_addr[12].ADATA
rd_addr[13] => rd_sdram_addr.DATAB
rd_addr[13] => rd_sdram_addr.DATAB
rd_addr[13] => rd_sdram_addr[13].ADATA
rd_addr[14] => rd_sdram_addr.DATAB
rd_addr[14] => rd_sdram_addr.DATAB
rd_addr[14] => rd_sdram_addr[14].ADATA
rd_addr[15] => rd_sdram_addr.DATAB
rd_addr[15] => rd_sdram_addr.DATAB
rd_addr[15] => rd_sdram_addr[15].ADATA
rd_addr[16] => rd_sdram_addr.DATAB
rd_addr[16] => rd_sdram_addr.DATAB
rd_addr[16] => rd_sdram_addr[16].ADATA
rd_addr[17] => rd_sdram_addr.DATAB
rd_addr[17] => rd_sdram_addr.DATAB
rd_addr[17] => rd_sdram_addr[17].ADATA
rd_addr[18] => rd_sdram_addr.DATAB
rd_addr[18] => rd_sdram_addr.DATAB
rd_addr[18] => rd_sdram_addr[18].ADATA
rd_addr[19] => rd_sdram_addr.DATAB
rd_addr[19] => rd_sdram_addr.DATAB
rd_addr[19] => rd_sdram_addr[19].ADATA
rd_addr[20] => rd_sdram_addr.DATAB
rd_addr[20] => rd_sdram_addr.DATAB
rd_addr[20] => rd_sdram_addr[20].ADATA
rd_addr[21] => rd_sdram_addr.DATAB
rd_addr[21] => rd_sdram_addr.DATAB
rd_addr[21] => rd_sdram_addr[21].ADATA
rd_addr[22] => rd_sdram_addr.DATAB
rd_addr[22] => rd_sdram_addr.DATAB
rd_addr[22] => rd_sdram_addr[22].ADATA
rd_addr[23] => rd_sdram_addr.DATAB
rd_addr[23] => rd_sdram_addr.DATAB
rd_addr[23] => rd_sdram_addr[23].ADATA
rd_max_addr[0] => Equal1.IN39
rd_max_addr[1] => Equal1.IN38
rd_max_addr[2] => Equal1.IN37
rd_max_addr[3] => Add2.IN42
rd_max_addr[4] => Add2.IN41
rd_max_addr[5] => Add2.IN40
rd_max_addr[6] => Add2.IN39
rd_max_addr[7] => Add2.IN38
rd_max_addr[8] => Add2.IN37
rd_max_addr[9] => Add2.IN36
rd_max_addr[10] => Add2.IN35
rd_max_addr[11] => Add2.IN34
rd_max_addr[12] => Add2.IN33
rd_max_addr[13] => Add2.IN32
rd_max_addr[14] => Add2.IN31
rd_max_addr[15] => Add2.IN30
rd_max_addr[16] => Add2.IN29
rd_max_addr[17] => Add2.IN28
rd_max_addr[18] => Add2.IN27
rd_max_addr[19] => Add2.IN26
rd_max_addr[20] => Add2.IN25
rd_max_addr[21] => Add2.IN24
rd_max_addr[22] => Add2.IN23
rd_max_addr[23] => Add2.IN22
rd_load => rd_load.IN1
rd_clk => rd_clk.IN1
rd_empty <= fifo_rd:fifo_rd_inst.rdempty
rd_use[0] <= fifo_rd:fifo_rd_inst.rdusedw
rd_use[1] <= fifo_rd:fifo_rd_inst.rdusedw
rd_use[2] <= fifo_rd:fifo_rd_inst.rdusedw
rd_use[3] <= fifo_rd:fifo_rd_inst.rdusedw
rd_use[4] <= fifo_rd:fifo_rd_inst.rdusedw
rd_use[5] <= fifo_rd:fifo_rd_inst.rdusedw
rd_use[6] <= fifo_rd:fifo_rd_inst.rdusedw
rd_use[7] <= fifo_rd:fifo_rd_inst.rdusedw
SA[0] <= sdram_ctrl:sdram_ctrl_inst.address
SA[1] <= sdram_ctrl:sdram_ctrl_inst.address
SA[2] <= sdram_ctrl:sdram_ctrl_inst.address
SA[3] <= sdram_ctrl:sdram_ctrl_inst.address
SA[4] <= sdram_ctrl:sdram_ctrl_inst.address
SA[5] <= sdram_ctrl:sdram_ctrl_inst.address
SA[6] <= sdram_ctrl:sdram_ctrl_inst.address
SA[7] <= sdram_ctrl:sdram_ctrl_inst.address
SA[8] <= sdram_ctrl:sdram_ctrl_inst.address
SA[9] <= sdram_ctrl:sdram_ctrl_inst.address
SA[10] <= sdram_ctrl:sdram_ctrl_inst.address
SA[11] <= sdram_ctrl:sdram_ctrl_inst.address
SA[12] <= sdram_ctrl:sdram_ctrl_inst.address
BA[0] <= sdram_ctrl:sdram_ctrl_inst.address_b
BA[1] <= sdram_ctrl:sdram_ctrl_inst.address_b
CS_N <= sdram_ctrl:sdram_ctrl_inst.CS_N
CKE <= sdram_ctrl:sdram_ctrl_inst.CKE
RAS_N <= sdram_ctrl:sdram_ctrl_inst.RAS_N
CAS_N <= sdram_ctrl:sdram_ctrl_inst.CAS_N
WE_N <= sdram_ctrl:sdram_ctrl_inst.WE_N
Dq[0] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[1] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[2] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[3] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[4] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[5] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[6] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[7] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[8] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[9] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[10] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[11] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[12] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[13] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[14] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dq[15] <> sdram_ctrl:sdram_ctrl_inst.Dq
Dqm[0] <= sdram_ctrl:sdram_ctrl_inst.Dqm
Dqm[1] <= sdram_ctrl:sdram_ctrl_inst.Dqm


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_0gl1:auto_generated.aclr
data[0] => dcfifo_0gl1:auto_generated.data[0]
data[1] => dcfifo_0gl1:auto_generated.data[1]
data[2] => dcfifo_0gl1:auto_generated.data[2]
data[3] => dcfifo_0gl1:auto_generated.data[3]
data[4] => dcfifo_0gl1:auto_generated.data[4]
data[5] => dcfifo_0gl1:auto_generated.data[5]
data[6] => dcfifo_0gl1:auto_generated.data[6]
data[7] => dcfifo_0gl1:auto_generated.data[7]
q[0] <= dcfifo_0gl1:auto_generated.q[0]
q[1] <= dcfifo_0gl1:auto_generated.q[1]
q[2] <= dcfifo_0gl1:auto_generated.q[2]
q[3] <= dcfifo_0gl1:auto_generated.q[3]
q[4] <= dcfifo_0gl1:auto_generated.q[4]
q[5] <= dcfifo_0gl1:auto_generated.q[5]
q[6] <= dcfifo_0gl1:auto_generated.q[6]
q[7] <= dcfifo_0gl1:auto_generated.q[7]
q[8] <= dcfifo_0gl1:auto_generated.q[8]
q[9] <= dcfifo_0gl1:auto_generated.q[9]
q[10] <= dcfifo_0gl1:auto_generated.q[10]
q[11] <= dcfifo_0gl1:auto_generated.q[11]
q[12] <= dcfifo_0gl1:auto_generated.q[12]
q[13] <= dcfifo_0gl1:auto_generated.q[13]
q[14] <= dcfifo_0gl1:auto_generated.q[14]
q[15] <= dcfifo_0gl1:auto_generated.q[15]
rdclk => dcfifo_0gl1:auto_generated.rdclk
rdempty <= dcfifo_0gl1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_0gl1:auto_generated.rdreq
rdusedw[0] <= dcfifo_0gl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_0gl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_0gl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_0gl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_0gl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_0gl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_0gl1:auto_generated.rdusedw[6]
wrclk => dcfifo_0gl1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_0gl1:auto_generated.wrfull
wrreq => dcfifo_0gl1:auto_generated.wrreq
wrusedw[0] <= dcfifo_0gl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_0gl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_0gl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_0gl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_0gl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_0gl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_0gl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_0gl1:auto_generated.wrusedw[7]


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_3b11:fifo_ram.data_a[0]
data[1] => altsyncram_3b11:fifo_ram.data_a[1]
data[2] => altsyncram_3b11:fifo_ram.data_a[2]
data[3] => altsyncram_3b11:fifo_ram.data_a[3]
data[4] => altsyncram_3b11:fifo_ram.data_a[4]
data[5] => altsyncram_3b11:fifo_ram.data_a[5]
data[6] => altsyncram_3b11:fifo_ram.data_a[6]
data[7] => altsyncram_3b11:fifo_ram.data_a[7]
q[0] <= altsyncram_3b11:fifo_ram.q_b[0]
q[1] <= altsyncram_3b11:fifo_ram.q_b[1]
q[2] <= altsyncram_3b11:fifo_ram.q_b[2]
q[3] <= altsyncram_3b11:fifo_ram.q_b[3]
q[4] <= altsyncram_3b11:fifo_ram.q_b[4]
q[5] <= altsyncram_3b11:fifo_ram.q_b[5]
q[6] <= altsyncram_3b11:fifo_ram.q_b[6]
q[7] <= altsyncram_3b11:fifo_ram.q_b[7]
q[8] <= altsyncram_3b11:fifo_ram.q_b[8]
q[9] <= altsyncram_3b11:fifo_ram.q_b[9]
q[10] <= altsyncram_3b11:fifo_ram.q_b[10]
q[11] <= altsyncram_3b11:fifo_ram.q_b[11]
q[12] <= altsyncram_3b11:fifo_ram.q_b[12]
q[13] <= altsyncram_3b11:fifo_ram.q_b[13]
q[14] <= altsyncram_3b11:fifo_ram.q_b[14]
q[15] <= altsyncram_3b11:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_3b11:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_fd9:rs_brp.clock
rdclk => dffpipe_fd9:rs_bwp.clock
rdclk => alt_synch_pipe_lkd:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_3b11:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_fd9:ws_brp.clock
wrclk => dffpipe_hd9:ws_bwp.clock
wrclk => alt_synch_pipe_mkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a0.PORTBDATAOUT1
q_b[9] <= ram_block5a1.PORTBDATAOUT1
q_b[10] <= ram_block5a2.PORTBDATAOUT1
q_b[11] <= ram_block5a3.PORTBDATAOUT1
q_b[12] <= ram_block5a4.PORTBDATAOUT1
q_b[13] <= ram_block5a5.PORTBDATAOUT1
q_b[14] <= ram_block5a6.PORTBDATAOUT1
q_b[15] <= ram_block5a7.PORTBDATAOUT1
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe6a[0].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_lkd:rs_dgwp
clock => dffpipe_ld9:dffpipe8.clock
clrn => dffpipe_ld9:dffpipe8.clrn
d[0] => dffpipe_ld9:dffpipe8.d[0]
d[1] => dffpipe_ld9:dffpipe8.d[1]
d[2] => dffpipe_ld9:dffpipe8.d[2]
d[3] => dffpipe_ld9:dffpipe8.d[3]
d[4] => dffpipe_ld9:dffpipe8.d[4]
d[5] => dffpipe_ld9:dffpipe8.d[5]
d[6] => dffpipe_ld9:dffpipe8.d[6]
d[7] => dffpipe_ld9:dffpipe8.d[7]
q[0] <= dffpipe_ld9:dffpipe8.q[0]
q[1] <= dffpipe_ld9:dffpipe8.q[1]
q[2] <= dffpipe_ld9:dffpipe8.q[2]
q[3] <= dffpipe_ld9:dffpipe8.q[3]
q[4] <= dffpipe_ld9:dffpipe8.q[4]
q[5] <= dffpipe_ld9:dffpipe8.q[5]
q[6] <= dffpipe_ld9:dffpipe8.q[6]
q[7] <= dffpipe_ld9:dffpipe8.q[7]


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe8
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:wraclr
clock => dffe6a[0].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:ws_brp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_hd9:ws_bwp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_mkd:ws_dgrp
clock => dffpipe_md9:dffpipe11.clock
clrn => dffpipe_md9:dffpipe11.clrn
d[0] => dffpipe_md9:dffpipe11.d[0]
d[1] => dffpipe_md9:dffpipe11.d[1]
d[2] => dffpipe_md9:dffpipe11.d[2]
d[3] => dffpipe_md9:dffpipe11.d[3]
d[4] => dffpipe_md9:dffpipe11.d[4]
d[5] => dffpipe_md9:dffpipe11.d[5]
d[6] => dffpipe_md9:dffpipe11.d[6]
d[7] => dffpipe_md9:dffpipe11.d[7]
q[0] <= dffpipe_md9:dffpipe11.q[0]
q[1] <= dffpipe_md9:dffpipe11.q[1]
q[2] <= dffpipe_md9:dffpipe11.q[2]
q[3] <= dffpipe_md9:dffpipe11.q[3]
q[4] <= dffpipe_md9:dffpipe11.q[4]
q[5] <= dffpipe_md9:dffpipe11.q[5]
q[6] <= dffpipe_md9:dffpipe11.q[6]
q[7] <= dffpipe_md9:dffpipe11.q[7]


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe11
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component
data[0] => dcfifo_cnl1:auto_generated.data[0]
data[1] => dcfifo_cnl1:auto_generated.data[1]
data[2] => dcfifo_cnl1:auto_generated.data[2]
data[3] => dcfifo_cnl1:auto_generated.data[3]
data[4] => dcfifo_cnl1:auto_generated.data[4]
data[5] => dcfifo_cnl1:auto_generated.data[5]
data[6] => dcfifo_cnl1:auto_generated.data[6]
data[7] => dcfifo_cnl1:auto_generated.data[7]
data[8] => dcfifo_cnl1:auto_generated.data[8]
data[9] => dcfifo_cnl1:auto_generated.data[9]
data[10] => dcfifo_cnl1:auto_generated.data[10]
data[11] => dcfifo_cnl1:auto_generated.data[11]
data[12] => dcfifo_cnl1:auto_generated.data[12]
data[13] => dcfifo_cnl1:auto_generated.data[13]
data[14] => dcfifo_cnl1:auto_generated.data[14]
data[15] => dcfifo_cnl1:auto_generated.data[15]
q[0] <= dcfifo_cnl1:auto_generated.q[0]
q[1] <= dcfifo_cnl1:auto_generated.q[1]
q[2] <= dcfifo_cnl1:auto_generated.q[2]
q[3] <= dcfifo_cnl1:auto_generated.q[3]
q[4] <= dcfifo_cnl1:auto_generated.q[4]
q[5] <= dcfifo_cnl1:auto_generated.q[5]
q[6] <= dcfifo_cnl1:auto_generated.q[6]
q[7] <= dcfifo_cnl1:auto_generated.q[7]
q[8] <= dcfifo_cnl1:auto_generated.q[8]
q[9] <= dcfifo_cnl1:auto_generated.q[9]
q[10] <= dcfifo_cnl1:auto_generated.q[10]
q[11] <= dcfifo_cnl1:auto_generated.q[11]
q[12] <= dcfifo_cnl1:auto_generated.q[12]
q[13] <= dcfifo_cnl1:auto_generated.q[13]
q[14] <= dcfifo_cnl1:auto_generated.q[14]
q[15] <= dcfifo_cnl1:auto_generated.q[15]
rdclk => dcfifo_cnl1:auto_generated.rdclk
rdreq => dcfifo_cnl1:auto_generated.rdreq
wrclk => dcfifo_cnl1:auto_generated.wrclk
wrreq => dcfifo_cnl1:auto_generated.wrreq
aclr => dcfifo_cnl1:auto_generated.aclr
rdempty <= dcfifo_cnl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_cnl1:auto_generated.wrfull
rdusedw[0] <= dcfifo_cnl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_cnl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_cnl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_cnl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_cnl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_cnl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_cnl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_cnl1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_cnl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_cnl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_cnl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_cnl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_cnl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_cnl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_cnl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_cnl1:auto_generated.wrusedw[7]


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_jc11:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_jc11:fifo_ram.data_a[0]
data[1] => altsyncram_jc11:fifo_ram.data_a[1]
data[2] => altsyncram_jc11:fifo_ram.data_a[2]
data[3] => altsyncram_jc11:fifo_ram.data_a[3]
data[4] => altsyncram_jc11:fifo_ram.data_a[4]
data[5] => altsyncram_jc11:fifo_ram.data_a[5]
data[6] => altsyncram_jc11:fifo_ram.data_a[6]
data[7] => altsyncram_jc11:fifo_ram.data_a[7]
data[8] => altsyncram_jc11:fifo_ram.data_a[8]
data[9] => altsyncram_jc11:fifo_ram.data_a[9]
data[10] => altsyncram_jc11:fifo_ram.data_a[10]
data[11] => altsyncram_jc11:fifo_ram.data_a[11]
data[12] => altsyncram_jc11:fifo_ram.data_a[12]
data[13] => altsyncram_jc11:fifo_ram.data_a[13]
data[14] => altsyncram_jc11:fifo_ram.data_a[14]
data[15] => altsyncram_jc11:fifo_ram.data_a[15]
q[0] <= altsyncram_jc11:fifo_ram.q_b[0]
q[1] <= altsyncram_jc11:fifo_ram.q_b[1]
q[2] <= altsyncram_jc11:fifo_ram.q_b[2]
q[3] <= altsyncram_jc11:fifo_ram.q_b[3]
q[4] <= altsyncram_jc11:fifo_ram.q_b[4]
q[5] <= altsyncram_jc11:fifo_ram.q_b[5]
q[6] <= altsyncram_jc11:fifo_ram.q_b[6]
q[7] <= altsyncram_jc11:fifo_ram.q_b[7]
q[8] <= altsyncram_jc11:fifo_ram.q_b[8]
q[9] <= altsyncram_jc11:fifo_ram.q_b[9]
q[10] <= altsyncram_jc11:fifo_ram.q_b[10]
q[11] <= altsyncram_jc11:fifo_ram.q_b[11]
q[12] <= altsyncram_jc11:fifo_ram.q_b[12]
q[13] <= altsyncram_jc11:fifo_ram.q_b[13]
q[14] <= altsyncram_jc11:fifo_ram.q_b[14]
q[15] <= altsyncram_jc11:fifo_ram.q_b[15]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_jc11:fifo_ram.clock1
rdclk => dffpipe_hd9:rs_brp.clock
rdclk => dffpipe_hd9:rs_bwp.clock
rdclk => alt_synch_pipe_nkd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_jc11:fifo_ram.clock0
wrclk => dffpipe_hd9:ws_brp.clock
wrclk => dffpipe_hd9:ws_bwp.clock
wrclk => alt_synch_pipe_okd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|dffpipe_hd9:rs_brp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|dffpipe_hd9:rs_bwp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|alt_synch_pipe_nkd:rs_dgwp
clock => dffpipe_nd9:dffpipe6.clock
clrn => dffpipe_nd9:dffpipe6.clrn
d[0] => dffpipe_nd9:dffpipe6.d[0]
d[1] => dffpipe_nd9:dffpipe6.d[1]
d[2] => dffpipe_nd9:dffpipe6.d[2]
d[3] => dffpipe_nd9:dffpipe6.d[3]
d[4] => dffpipe_nd9:dffpipe6.d[4]
d[5] => dffpipe_nd9:dffpipe6.d[5]
d[6] => dffpipe_nd9:dffpipe6.d[6]
d[7] => dffpipe_nd9:dffpipe6.d[7]
d[8] => dffpipe_nd9:dffpipe6.d[8]
q[0] <= dffpipe_nd9:dffpipe6.q[0]
q[1] <= dffpipe_nd9:dffpipe6.q[1]
q[2] <= dffpipe_nd9:dffpipe6.q[2]
q[3] <= dffpipe_nd9:dffpipe6.q[3]
q[4] <= dffpipe_nd9:dffpipe6.q[4]
q[5] <= dffpipe_nd9:dffpipe6.q[5]
q[6] <= dffpipe_nd9:dffpipe6.q[6]
q[7] <= dffpipe_nd9:dffpipe6.q[7]
q[8] <= dffpipe_nd9:dffpipe6.q[8]


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|dffpipe_hd9:ws_brp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|dffpipe_hd9:ws_bwp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|alt_synch_pipe_okd:ws_dgrp
clock => dffpipe_od9:dffpipe9.clock
clrn => dffpipe_od9:dffpipe9.clrn
d[0] => dffpipe_od9:dffpipe9.d[0]
d[1] => dffpipe_od9:dffpipe9.d[1]
d[2] => dffpipe_od9:dffpipe9.d[2]
d[3] => dffpipe_od9:dffpipe9.d[3]
d[4] => dffpipe_od9:dffpipe9.d[4]
d[5] => dffpipe_od9:dffpipe9.d[5]
d[6] => dffpipe_od9:dffpipe9.d[6]
d[7] => dffpipe_od9:dffpipe9.d[7]
d[8] => dffpipe_od9:dffpipe9.d[8]
q[0] <= dffpipe_od9:dffpipe9.q[0]
q[1] <= dffpipe_od9:dffpipe9.q[1]
q[2] <= dffpipe_od9:dffpipe9.q[2]
q[3] <= dffpipe_od9:dffpipe9.q[3]
q[4] <= dffpipe_od9:dffpipe9.q[4]
q[5] <= dffpipe_od9:dffpipe9.q[5]
q[6] <= dffpipe_od9:dffpipe9.q[6]
q[7] <= dffpipe_od9:dffpipe9.q[7]
q[8] <= dffpipe_od9:dffpipe9.q[8]


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst
clk_100m => clk_100m.IN1
rst_n => rst_n.IN1
Wr => wr_break_ref.IN1
Wr => always16.IN1
Wr => always16.IN1
Wr => always16.IN1
Wr => always15.IN1
Wr => always15.IN1
Wr => always15.IN1
Rd => rd_break_ref.IN1
Rd => always15.IN1
Rd => always15.IN1
Rd => always15.IN1
caddr[0] => caddr_r[0].DATAIN
caddr[1] => caddr_r[1].DATAIN
caddr[2] => caddr_r[2].DATAIN
caddr[3] => caddr_r[3].DATAIN
caddr[4] => caddr_r[4].DATAIN
caddr[5] => caddr_r[5].DATAIN
caddr[6] => caddr_r[6].DATAIN
caddr[7] => caddr_r[7].DATAIN
caddr[8] => caddr_r[8].DATAIN
caddr[9] => ~NO_FANOUT~
caddr[10] => ~NO_FANOUT~
caddr[11] => ~NO_FANOUT~
caddr[12] => ~NO_FANOUT~
raddr[0] => raddr_r[0].DATAIN
raddr[1] => raddr_r[1].DATAIN
raddr[2] => raddr_r[2].DATAIN
raddr[3] => raddr_r[3].DATAIN
raddr[4] => raddr_r[4].DATAIN
raddr[5] => raddr_r[5].DATAIN
raddr[6] => raddr_r[6].DATAIN
raddr[7] => raddr_r[7].DATAIN
raddr[8] => raddr_r[8].DATAIN
raddr[9] => raddr_r[9].DATAIN
raddr[10] => raddr_r[10].DATAIN
raddr[11] => raddr_r[11].DATAIN
raddr[12] => raddr_r[12].DATAIN
baddr[0] => baddr_r[0].DATAIN
baddr[1] => baddr_r[1].DATAIN
Wr_data[0] => Dq[0].DATAIN
Wr_data[1] => Dq[1].DATAIN
Wr_data[2] => Dq[2].DATAIN
Wr_data[3] => Dq[3].DATAIN
Wr_data[4] => Dq[4].DATAIN
Wr_data[5] => Dq[5].DATAIN
Wr_data[6] => Dq[6].DATAIN
Wr_data[7] => Dq[7].DATAIN
Wr_data[8] => Dq[8].DATAIN
Wr_data[9] => Dq[9].DATAIN
Wr_data[10] => Dq[10].DATAIN
Wr_data[11] => Dq[11].DATAIN
Wr_data[12] => Dq[12].DATAIN
Wr_data[13] => Dq[13].DATAIN
Wr_data[14] => Dq[14].DATAIN
Wr_data[15] => Dq[15].DATAIN
Rd_data[0] <= Rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[1] <= Rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[2] <= Rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[3] <= Rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[4] <= Rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[5] <= Rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[6] <= Rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[7] <= Rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[8] <= Rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[9] <= Rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[10] <= Rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[11] <= Rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[12] <= Rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[13] <= Rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[14] <= Rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[15] <= Rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
Wr_data_vaild <= Wr_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data_vaild <= Rd_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_done <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
READ_done <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_b[0] <= address_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_b[1] <= address_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N <= command[3].DB_MAX_OUTPUT_PORT_TYPE
CKE <= rst_n.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= command[2].DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= command[1].DB_MAX_OUTPUT_PORT_TYPE
WE_N <= command[0].DB_MAX_OUTPUT_PORT_TYPE
Dq[0] <> Dq[0]
Dq[1] <> Dq[1]
Dq[2] <> Dq[2]
Dq[3] <> Dq[3]
Dq[4] <> Dq[4]
Dq[5] <> Dq[5]
Dq[6] <> Dq[6]
Dq[7] <> Dq[7]
Dq[8] <> Dq[8]
Dq[9] <> Dq[9]
Dq[10] <> Dq[10]
Dq[11] <> Dq[11]
Dq[12] <> Dq[12]
Dq[13] <> Dq[13]
Dq[14] <> Dq[14]
Dq[15] <> Dq[15]
Dqm[0] <= <GND>
Dqm[1] <= <GND>


|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init
clk_100m => address[0]~reg0.CLK
clk_100m => address[1]~reg0.CLK
clk_100m => address[2]~reg0.CLK
clk_100m => address[3]~reg0.CLK
clk_100m => address[4]~reg0.CLK
clk_100m => address[5]~reg0.CLK
clk_100m => address[6]~reg0.CLK
clk_100m => address[7]~reg0.CLK
clk_100m => address[8]~reg0.CLK
clk_100m => address[9]~reg0.CLK
clk_100m => address[10]~reg0.CLK
clk_100m => address[11]~reg0.CLK
clk_100m => address[12]~reg0.CLK
clk_100m => command[0]~reg0.CLK
clk_100m => command[1]~reg0.CLK
clk_100m => command[2]~reg0.CLK
clk_100m => command[3]~reg0.CLK
clk_100m => cnt[0].CLK
clk_100m => cnt[1].CLK
clk_100m => cnt[2].CLK
clk_100m => cnt[3].CLK
clk_100m => cnt[4].CLK
clk_100m => cnt[5].CLK
clk_100m => cnt[6].CLK
clk_100m => cnt[7].CLK
clk_100m => cnt[8].CLK
clk_100m => cnt[9].CLK
clk_100m => cnt[10].CLK
clk_100m => cnt[11].CLK
clk_100m => cnt[12].CLK
clk_100m => cnt[13].CLK
clk_100m => cnt[14].CLK
rst_n => address[0]~reg0.ACLR
rst_n => address[1]~reg0.ACLR
rst_n => address[2]~reg0.ACLR
rst_n => address[3]~reg0.ACLR
rst_n => address[4]~reg0.ACLR
rst_n => address[5]~reg0.ACLR
rst_n => address[6]~reg0.ACLR
rst_n => address[7]~reg0.ACLR
rst_n => address[8]~reg0.ACLR
rst_n => address[9]~reg0.ACLR
rst_n => address[10]~reg0.ACLR
rst_n => address[11]~reg0.ACLR
rst_n => address[12]~reg0.ACLR
rst_n => command[0]~reg0.PRESET
rst_n => command[1]~reg0.PRESET
rst_n => command[2]~reg0.PRESET
rst_n => command[3]~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
command[0] <= command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[1] <= command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[2] <= command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[3] <= command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


