{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 02:22:31 2013 " "Info: Processing started: Thu Dec 19 02:22:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Info: Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock1Hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Clock1Hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock1Hz-a " "Info: Found design unit 1: Clock1Hz-a" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock1Hz " "Info: Found entity 1: Clock1Hz" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockSplitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ClockSplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockSplitter-behavioral " "Info: Found design unit 1: ClockSplitter-behavioral" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ClockSplitter " "Info: Found entity 1: ClockSplitter" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behaviour " "Info: Found design unit 1: ProgramCounter-behaviour" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ProgramCounter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Info: Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ProgramCounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCIncrementor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PCIncrementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCIncrementor-behavior " "Info: Found design unit 1: PCIncrementor-behavior" {  } { { "PCIncrementor.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/PCIncrementor.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PCIncrementor " "Info: Found entity 1: PCIncrementor" {  } { { "PCIncrementor.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/PCIncrementor.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "Rom.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Rom.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Info: Found entity 1: Rom" {  } { { "Rom.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behaviour " "Info: Found design unit 1: Decoder-behaviour" {  } { { "Decoder.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Decoder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-behavior " "Info: Found design unit 1: Control-behavior" {  } { { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitSplitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file EightBitSplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitSplitter-behavior " "Info: Found design unit 1: EightBitSplitter-behavior" {  } { { "EightBitSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightBitSplitter.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EightBitSplitter " "Info: Found entity 1: EightBitSplitter" {  } { { "EightBitSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightBitSplitter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeMux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DeMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMux-behavior " "Info: Found design unit 1: DeMux-behavior" {  } { { "DeMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/DeMux.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Info: Found entity 1: DeMux" {  } { { "DeMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/DeMux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitCombiner.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file EightBitCombiner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitCombiner-behavior " "Info: Found design unit 1: EightBitCombiner-behavior" {  } { { "EightBitCombiner.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightBitCombiner.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EightBitCombiner " "Info: Found entity 1: EightBitCombiner" {  } { { "EightBitCombiner.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightBitCombiner.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightToOneMux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file EightToOneMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightToOneMux-behavior " "Info: Found design unit 1: EightToOneMux-behavior" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EightToOneMux " "Info: Found entity 1: EightToOneMux" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegisterFile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "RegisterFile.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/RegisterFile.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavior " "Info: Found design unit 1: ALU-behavior" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SignExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-behavior " "Info: Found design unit 1: SignExtender-behavior" {  } { { "SignExtender.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/SignExtender.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Info: Found entity 1: SignExtender" {  } { { "SignExtender.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/SignExtender.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JRDetector.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file JRDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JRDetector-behavior " "Info: Found design unit 1: JRDetector-behavior" {  } { { "JRDetector.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/JRDetector.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JRDetector " "Info: Found entity 1: JRDetector" {  } { { "JRDetector.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/JRDetector.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JumpDetector.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file JumpDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JumpDetector-behavior " "Info: Found design unit 1: JumpDetector-behavior" {  } { { "JumpDetector.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/JumpDetector.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JumpDetector " "Info: Found entity 1: JumpDetector" {  } { { "JumpDetector.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/JumpDetector.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Info: Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSplitter ClockSplitter:inst " "Info: Elaborating entity \"ClockSplitter\" for hierarchy \"ClockSplitter:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 272 288 384 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1Hz Clock1Hz:inst44 " "Info: Elaborating entity \"Clock1Hz\" for hierarchy \"Clock1Hz:inst44\"" {  } { { "Processor.bdf" "inst44" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 200 168 264 296 "inst44" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst13 " "Info: Elaborating entity \"Control\" for hierarchy \"Control:inst13\"" {  } { { "Processor.bdf" "inst13" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 16 1520 1704 208 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst14 " "Info: Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst14\"" {  } { { "Processor.bdf" "inst14" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 312 1024 1224 472 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:inst3 " "Info: Elaborating entity \"Rom\" for hierarchy \"Rom:inst3\"" {  } { { "Processor.bdf" "inst3" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 312 712 928 432 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom Rom:inst3\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"Rom:inst3\|lpm_rom:lpm_rom_component\"" {  } { { "Rom.vhd" "lpm_rom_component" { Text "C:/Users/Nathan/SomethingWitty/Processor/Rom.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:inst3\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"Rom:inst3\|lpm_rom:lpm_rom_component\"" {  } { { "Rom.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Rom.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:inst3\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"Rom:inst3\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file ../output.mif " "Info: Parameter \"lpm_file\" = \"../output.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Rom.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Rom.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "7 256 7 7 " "Warning: 7 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 7 warnings found, and 7 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "C:/Users/Nathan/SomethingWitty/output.mif" "" { Text "C:/Users/Nathan/SomethingWitty/output.mif" 9 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "C:/Users/Nathan/SomethingWitty/output.mif" "" { Text "C:/Users/Nathan/SomethingWitty/output.mif" 10 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "C:/Users/Nathan/SomethingWitty/output.mif" "" { Text "C:/Users/Nathan/SomethingWitty/output.mif" 11 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "C:/Users/Nathan/SomethingWitty/output.mif" "" { Text "C:/Users/Nathan/SomethingWitty/output.mif" 12 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "C:/Users/Nathan/SomethingWitty/output.mif" "" { Text "C:/Users/Nathan/SomethingWitty/output.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "C:/Users/Nathan/SomethingWitty/output.mif" "" { Text "C:/Users/Nathan/SomethingWitty/output.mif" 14 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "C:/Users/Nathan/SomethingWitty/output.mif" "" { Text "C:/Users/Nathan/SomethingWitty/output.mif" 15 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Nathan/SomethingWitty/output.mif" "" { Text "C:/Users/Nathan/SomethingWitty/output.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom Rom:inst3\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"Rom:inst3\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Rom.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Rom.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst1 " "Info: Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst1\"" {  } { { "Processor.bdf" "inst1" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 72 472 648 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst7 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst7\"" {  } { { "Processor.bdf" "inst7" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 16 1000 1088 128 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst7 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst7\"" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 16 1000 1088 128 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst7 " "Info: Instantiated megafunction \"BUSMUX:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 16 1000 1088 128 "inst7" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst7\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst7\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst7\|lpm_mux:\$00000 BUSMUX:inst7 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst7\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst7\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 16 1000 1088 128 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift BUSMUX:inst7\|lpm_mux:\$00000\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"BUSMUX:inst7\|lpm_mux:\$00000\|altshift:external_latency_ffs\"" {  } { { "lpm_mux.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst7\|lpm_mux:\$00000\|altshift:external_latency_ffs BUSMUX:inst7 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst7\|lpm_mux:\$00000\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"BUSMUX:inst7\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 16 1000 1088 128 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut BUSMUX:inst7\|lpm_mux:\$00000\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"BUSMUX:inst7\|lpm_mux:\$00000\|muxlut:\$00009\"" {  } { { "lpm_mux.tdf" "\$00009" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst7\|lpm_mux:\$00000\|muxlut:\$00009 BUSMUX:inst7 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst7\|lpm_mux:\$00000\|muxlut:\$00009\", which is child of megafunction instantiation \"BUSMUX:inst7\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 16 1000 1088 128 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpDetector JumpDetector:inst10 " "Info: Elaborating entity \"JumpDetector\" for hierarchy \"JumpDetector:inst10\"" {  } { { "Processor.bdf" "inst10" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -296 1392 1576 -200 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst42 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst42\"" {  } { { "Processor.bdf" "inst42" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 656 2552 2720 784 "inst42" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "varOutput ALU.vhd(24) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"varOutput\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varOutput\[0\] ALU.vhd(28) " "Info (10041): Inferred latch for \"varOutput\[0\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varOutput\[1\] ALU.vhd(28) " "Info (10041): Inferred latch for \"varOutput\[1\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varOutput\[2\] ALU.vhd(28) " "Info (10041): Inferred latch for \"varOutput\[2\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varOutput\[3\] ALU.vhd(28) " "Info (10041): Inferred latch for \"varOutput\[3\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varOutput\[4\] ALU.vhd(28) " "Info (10041): Inferred latch for \"varOutput\[4\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varOutput\[5\] ALU.vhd(28) " "Info (10041): Inferred latch for \"varOutput\[5\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varOutput\[6\] ALU.vhd(28) " "Info (10041): Inferred latch for \"varOutput\[6\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varOutput\[7\] ALU.vhd(28) " "Info (10041): Inferred latch for \"varOutput\[7\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst4 " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst4\"" {  } { { "Processor.bdf" "inst4" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 440 1936 2168 600 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightToOneMux RegisterFile:inst4\|EightToOneMux:inst29 " "Info: Elaborating entity \"EightToOneMux\" for hierarchy \"RegisterFile:inst4\|EightToOneMux:inst29\"" {  } { { "RegisterFile.bdf" "inst29" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/RegisterFile.bdf" { { 368 1136 1336 560 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg0 EightToOneMux.vhd(26) " "Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(26): signal \"reg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1 EightToOneMux.vhd(28) " "Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(28): signal \"reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2 EightToOneMux.vhd(30) " "Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(30): signal \"reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg3 EightToOneMux.vhd(32) " "Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(32): signal \"reg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg4 EightToOneMux.vhd(34) " "Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(34): signal \"reg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg5 EightToOneMux.vhd(36) " "Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(36): signal \"reg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg6 EightToOneMux.vhd(38) " "Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(38): signal \"reg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg7 EightToOneMux.vhd(40) " "Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(40): signal \"reg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitCombiner RegisterFile:inst4\|EightBitCombiner:inst21 " "Info: Elaborating entity \"EightBitCombiner\" for hierarchy \"RegisterFile:inst4\|EightBitCombiner:inst21\"" {  } { { "RegisterFile.bdf" "inst21" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/RegisterFile.bdf" { { 8 640 776 200 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dffe RegisterFile:inst4\|8dffe:inst " "Info: Elaborating entity \"8dffe\" for hierarchy \"RegisterFile:inst4\|8dffe:inst\"" {  } { { "RegisterFile.bdf" "inst" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/RegisterFile.bdf" { { 16 472 592 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst4\|8dffe:inst " "Info: Elaborated megafunction instantiation \"RegisterFile:inst4\|8dffe:inst\"" {  } { { "RegisterFile.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/RegisterFile.bdf" { { 16 472 592 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitSplitter RegisterFile:inst4\|EightBitSplitter:inst16 " "Info: Elaborating entity \"EightBitSplitter\" for hierarchy \"RegisterFile:inst4\|EightBitSplitter:inst16\"" {  } { { "RegisterFile.bdf" "inst16" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/RegisterFile.bdf" { { 8 184 312 200 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux RegisterFile:inst4\|DeMux:inst18 " "Info: Elaborating entity \"DeMux\" for hierarchy \"RegisterFile:inst4\|DeMux:inst18\"" {  } { { "RegisterFile.bdf" "inst18" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/RegisterFile.bdf" { { 1952 -8 144 2144 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst5 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst5\"" {  } { { "Processor.bdf" "inst5" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 472 3032 3248 608 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "RAM.vhd" "lpm_ram_dq_component" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAM.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Nathan/SomethingWitty/Processor/none.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Nathan/SomethingWitty/Processor/none.mif -- setting all initial values to 0" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 165 13 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"RAM:inst5\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "RAM.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst12 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst12\"" {  } { { "Processor.bdf" "inst12" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 504 1712 1824 592 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst12 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst12\"" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 504 1712 1824 592 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst12 " "Info: Instantiated megafunction \"BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Info: Parameter \"WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 504 1712 1824 592 "inst12" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst12\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst12\|lpm_mux:\$00000 BUSMUX:inst12 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst12\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 504 1712 1824 592 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift BUSMUX:inst12\|lpm_mux:\$00000\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\|altshift:external_latency_ffs\"" {  } { { "lpm_mux.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst12\|lpm_mux:\$00000\|altshift:external_latency_ffs BUSMUX:inst12 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst12\|lpm_mux:\$00000\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"BUSMUX:inst12\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 504 1712 1824 592 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:inst24 " "Info: Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:inst24\"" {  } { { "Processor.bdf" "inst24" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 768 1384 1552 864 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIncrementor PCIncrementor:inst2 " "Info: Elaborating entity \"PCIncrementor\" for hierarchy \"PCIncrementor:inst2\"" {  } { { "Processor.bdf" "inst2" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 168 728 888 264 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JRDetector JRDetector:inst9 " "Info: Elaborating entity \"JRDetector\" for hierarchy \"JRDetector:inst9\"" {  } { { "Processor.bdf" "inst9" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { -152 1592 1728 -56 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "ProgramCounter:inst1\|tempPC\[0\]~0 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"ProgramCounter:inst1\|tempPC\[0\]~0\"" {  } { { "ProgramCounter.vhd" "tempPC\[0\]~0" { Text "C:/Users/Nathan/SomethingWitty/Processor/ProgramCounter.vhd" 19 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst42\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst42\|Add0\"" {  } { { "ALU.vhd" "Add0" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 44 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Clock1Hz:inst44\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Clock1Hz:inst44\|Add0\"" {  } { { "Clock1Hz.vhd" "Add0" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0 " "Info: Elaborated megafunction instantiation \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0 " "Info: Instantiated megafunction \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0 " "Info: Elaborated megafunction instantiation \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst42\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst42\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst42\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 44 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst42\|lpm_add_sub:Add0\|addcore:adder ALU:inst42\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst42\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ALU:inst42\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst42\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ALU:inst42\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst42\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ALU:inst42\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst42\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs ALU:inst42\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst42\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 44 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock1Hz:inst44\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\"" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock1Hz:inst44\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Clock1Hz:inst44\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Info: Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst44\|lpm_add_sub:Add0\|addcore:adder Clock1Hz:inst44\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst44\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node Clock1Hz:inst44\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst44\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node Clock1Hz:inst44\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst44\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs Clock1Hz:inst44\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"Clock1Hz:inst44\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[13\] instruction\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"instruction\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[13\] opCodeOut\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"opCodeOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[15\] instruction\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"instruction\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[15\] opCodeOut\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"opCodeOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[14\] instruction\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"instruction\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[14\] opCodeOut\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"opCodeOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[12\] instruction\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"instruction\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[12\] opCodeOut\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"opCodeOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\] instruction\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"instruction\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\] aluCode\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"aluCode\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\] imm6\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"imm6\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\] imm9\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"imm9\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\] instruction\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"instruction\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\] aluCode\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"aluCode\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\] imm6\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"imm6\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\] imm9\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"imm9\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\] instruction\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"instruction\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\] aluCode\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"aluCode\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\] imm6\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"imm6\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\] imm9\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"imm9\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[6\] instruction\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"instruction\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[6\] imm9\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"imm9\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[6\] reg2\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"reg2\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[8\] instruction\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"instruction\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[8\] imm9\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"imm9\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[8\] reg2\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"reg2\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[7\] instruction\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"instruction\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[7\] imm9\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"imm9\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[7\] reg2\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"reg2\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\] instruction\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"instruction\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\] imm6\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"imm6\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\] imm9\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"imm9\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\] reg3\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"reg3\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[9\] instruction\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"instruction\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[9\] reg1\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"reg1\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[11\] instruction\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"instruction\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[11\] reg1\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"reg1\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[10\] instruction\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"instruction\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[10\] reg1\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"reg1\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\] instruction\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"instruction\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\] imm6\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"imm6\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\] imm9\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"imm9\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\] reg3\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"reg3\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\] instruction\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"instruction\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\] imm6\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"imm6\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\] imm9\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"imm9\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\] reg3\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"reg3\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[13\] Control:inst13\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"Control:inst13\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[15\] Control:inst13\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"Control:inst13\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[14\] Control:inst13\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"Control:inst13\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[12\] JRDetector:inst9\|isJR " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"JRDetector:inst9\|isJR\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\] busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00011\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00011\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\] busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00013\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00013\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\] busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00009\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00009\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[6\] RegisterFile:inst4\|EightToOneMux:inst30\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"RegisterFile:inst4\|EightToOneMux:inst30\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[8\] RegisterFile:inst4\|EightToOneMux:inst30\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"RegisterFile:inst4\|EightToOneMux:inst30\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[7\] RegisterFile:inst4\|EightToOneMux:inst30\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"RegisterFile:inst4\|EightToOneMux:inst30\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\] busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00023\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00023\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[9\] RegisterFile:inst4\|EightToOneMux:inst29\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"RegisterFile:inst4\|EightToOneMux:inst29\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[11\] RegisterFile:inst4\|EightToOneMux:inst29\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"RegisterFile:inst4\|EightToOneMux:inst29\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[10\] RegisterFile:inst4\|EightToOneMux:inst29\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"RegisterFile:inst4\|EightToOneMux:inst29\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\] busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00017\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00017\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\] busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00015\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"Rom:inst3\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"busmux:inst8\|lpm_mux:\$00000\|muxlut:\$00015\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst42\|varOutput\[0\] " "Warning: Latch ALU:inst42\|varOutput\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:inst42\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:inst42\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst42\|varOutput\[1\] " "Warning: Latch ALU:inst42\|varOutput\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:inst42\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:inst42\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst42\|varOutput\[2\] " "Warning: Latch ALU:inst42\|varOutput\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:inst42\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:inst42\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst42\|varOutput\[3\] " "Warning: Latch ALU:inst42\|varOutput\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:inst42\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:inst42\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst42\|varOutput\[4\] " "Warning: Latch ALU:inst42\|varOutput\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:inst42\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:inst42\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst42\|varOutput\[5\] " "Warning: Latch ALU:inst42\|varOutput\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:inst42\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:inst42\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst42\|varOutput\[6\] " "Warning: Latch ALU:inst42\|varOutput\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:inst42\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:inst42\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst42\|varOutput\[7\] " "Warning: Latch ALU:inst42\|varOutput\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:inst42\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:inst42\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "notGround VCC " "Warning (13410): Pin \"notGround\" is stuck at VCC" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 640 2040 2216 656 "notGround" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Info: Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "540 " "Info: Implemented 540 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Info: Implemented 122 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "392 " "Info: Implemented 392 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 02:22:45 2013 " "Info: Processing ended: Thu Dec 19 02:22:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 02:22:49 2013 " "Info: Processing started: Thu Dec 19 02:22:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"Processor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "33 " "Info: Inserted 33 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Dec 19 2013 02:22:52 " "Info: Started fitting attempt 1 on Thu Dec 19 2013 at 02:22:52" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 02:23:02 2013 " "Info: Processing ended: Thu Dec 19 02:23:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 02:23:09 2013 " "Info: Processing started: Thu Dec 19 02:23:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 02:23:10 2013 " "Info: Processing ended: Thu Dec 19 02:23:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 02:23:12 2013 " "Info: Processing started: Thu Dec 19 02:23:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[7\] " "Warning: Node \"ALU:inst42\|varOutput\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[0\] " "Warning: Node \"ALU:inst42\|varOutput\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[1\] " "Warning: Node \"ALU:inst42\|varOutput\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[2\] " "Warning: Node \"ALU:inst42\|varOutput\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[3\] " "Warning: Node \"ALU:inst42\|varOutput\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[4\] " "Warning: Node \"ALU:inst42\|varOutput\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[5\] " "Warning: Node \"ALU:inst42\|varOutput\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[6\] " "Warning: Node \"ALU:inst42\|varOutput\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk1Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk1Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk1Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst44\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst44\|clockTmp\" as buffer" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst44\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk2Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk2Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk2Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst42\|varOutput\[6\] register RegisterFile:inst4\|8dffe:inst3\|30 6.35 MHz 157.6 ns Internal " "Info: Clock \"clk\" has Internal fmax of 6.35 MHz between source register \"ALU:inst42\|varOutput\[6\]\" and destination register \"RegisterFile:inst4\|8dffe:inst3\|30\" (period= 157.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[6\] 1 REG LC1_A18 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A18; Fanout = 26; REG Node = 'ALU:inst42\|varOutput\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.000 ns) 4.900 ns RegisterFile:inst4\|8dffe:inst3\|30 2 REG LC5_A19 2 " "Info: 2: + IC(2.900 ns) + CELL(2.000 ns) = 4.900 ns; Loc. = LC5_A19; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ALU:inst42|varOutput[6] RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 40.82 % ) " "Info: Total cell delay = 2.000 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 59.18 % ) " "Info: Total interconnect delay = 2.900 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ALU:inst42|varOutput[6] RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { ALU:inst42|varOutput[6] {} RegisterFile:inst4|8dffe:inst3|30 {} } { 0.000ns 2.900ns } { 0.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-71.300 ns - Smallest " "Info: - Smallest clock skew is -71.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.700 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 19.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC1_B26 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B26; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_B1 210 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC1_B1; Fanout = 210; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.000 ns) 19.700 ns RegisterFile:inst4\|8dffe:inst3\|30 4 REG LC5_A19 2 " "Info: 4: + IC(6.700 ns) + CELL(0.000 ns) = 19.700 ns; Loc. = LC5_A19; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 28.93 % ) " "Info: Total cell delay = 5.700 ns ( 28.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.000 ns ( 71.07 % ) " "Info: Total interconnect delay = 14.000 ns ( 71.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|30 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 6.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 91.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 91.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC1_B26 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B26; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk1Temp 3 REG LC2_B1 10 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC2_B1; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(1.400 ns) 20.200 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 4 REG LC5_F22 20 " "Info: 4: + IC(5.800 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC5_F22; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(12.600 ns) 37.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC4_E 1 " "Info: 5: + IC(4.600 ns) + CELL(12.600 ns) = 37.400 ns; Loc. = EC4_E; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 39.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC4_E 39 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 39.900 ns; Loc. = EC4_E; Fanout = 39; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(2.700 ns) 49.300 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC3_F29 1 " "Info: 7: + IC(6.700 ns) + CELL(2.700 ns) = 49.300 ns; Loc. = LC3_F29; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 52.500 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC4_F29 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 52.500 ns; Loc. = LC4_F29; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 55.700 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC8_F29 11 " "Info: 9: + IC(0.500 ns) + CELL(2.700 ns) = 55.700 ns; Loc. = LC8_F29; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.700 ns) 63.100 ns ALU:inst42\|process_0~0 10 COMB LC8_F3 16 " "Info: 10: + IC(4.700 ns) + CELL(2.700 ns) = 63.100 ns; Loc. = LC8_F3; Fanout = 16; COMB Node = 'ALU:inst42\|process_0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.700 ns) 70.100 ns ALU:inst42\|varOutput\[0\]~87 11 COMB LC2_F21 4 " "Info: 11: + IC(4.300 ns) + CELL(2.700 ns) = 70.100 ns; Loc. = LC2_F21; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 76.000 ns ALU:inst42\|varOutput\[0\]~88 12 COMB LC4_F3 6 " "Info: 12: + IC(3.200 ns) + CELL(2.700 ns) = 76.000 ns; Loc. = LC4_F3; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.400 ns) 83.000 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC8_F19 9 " "Info: 13: + IC(4.600 ns) + CELL(2.400 ns) = 83.000 ns; Loc. = LC8_F19; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.400 ns) 91.000 ns ALU:inst42\|varOutput\[6\] 14 REG LC1_A18 26 " "Info: 14: + IC(5.600 ns) + CELL(2.400 ns) = 91.000 ns; Loc. = LC1_A18; Fanout = 26; REG Node = 'ALU:inst42\|varOutput\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.200 ns ( 47.47 % ) " "Info: Total cell delay = 43.200 ns ( 47.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "47.800 ns ( 52.53 % ) " "Info: Total interconnect delay = 47.800 ns ( 52.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~0 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 5.800ns 4.600ns 0.000ns 6.700ns 0.500ns 0.500ns 4.700ns 4.300ns 3.200ns 4.600ns 5.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|30 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 6.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~0 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 5.800ns 4.600ns 0.000ns 6.700ns 0.500ns 0.500ns 4.700ns 4.300ns 3.200ns 4.600ns 5.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ALU:inst42|varOutput[6] RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { ALU:inst42|varOutput[6] {} RegisterFile:inst4|8dffe:inst3|30 {} } { 0.000ns 2.900ns } { 0.000ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|30 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 6.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.000 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.000 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~0 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 5.800ns 4.600ns 0.000ns 6.700ns 0.500ns 0.500ns 4.700ns 4.300ns 3.200ns 4.600ns 5.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegisterFile:inst4\|8dffe:inst3\|29 ALU:inst42\|varOutput\[7\] clk 43.2 ns " "Info: Found hold time violation between source  pin or register \"RegisterFile:inst4\|8dffe:inst3\|29\" and destination pin or register \"ALU:inst42\|varOutput\[7\]\" for clock \"clk\" (Hold time is 43.2 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "71.900 ns + Largest " "Info: + Largest clock skew is 71.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 91.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 91.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC1_B26 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B26; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk1Temp 3 REG LC2_B1 10 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC2_B1; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(1.400 ns) 20.200 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 4 REG LC5_F22 20 " "Info: 4: + IC(5.800 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC5_F22; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(12.600 ns) 37.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC4_E 1 " "Info: 5: + IC(4.600 ns) + CELL(12.600 ns) = 37.400 ns; Loc. = EC4_E; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 39.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC4_E 39 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 39.900 ns; Loc. = EC4_E; Fanout = 39; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(2.700 ns) 49.300 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC3_F29 1 " "Info: 7: + IC(6.700 ns) + CELL(2.700 ns) = 49.300 ns; Loc. = LC3_F29; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 52.500 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC4_F29 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 52.500 ns; Loc. = LC4_F29; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 55.700 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC8_F29 11 " "Info: 9: + IC(0.500 ns) + CELL(2.700 ns) = 55.700 ns; Loc. = LC8_F29; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.700 ns) 63.100 ns ALU:inst42\|process_0~0 10 COMB LC8_F3 16 " "Info: 10: + IC(4.700 ns) + CELL(2.700 ns) = 63.100 ns; Loc. = LC8_F3; Fanout = 16; COMB Node = 'ALU:inst42\|process_0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.700 ns) 70.100 ns ALU:inst42\|varOutput\[0\]~87 11 COMB LC2_F21 4 " "Info: 11: + IC(4.300 ns) + CELL(2.700 ns) = 70.100 ns; Loc. = LC2_F21; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 76.000 ns ALU:inst42\|varOutput\[0\]~88 12 COMB LC4_F3 6 " "Info: 12: + IC(3.200 ns) + CELL(2.700 ns) = 76.000 ns; Loc. = LC4_F3; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.400 ns) 83.000 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC8_F19 9 " "Info: 13: + IC(4.600 ns) + CELL(2.400 ns) = 83.000 ns; Loc. = LC8_F19; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.400 ns) 91.600 ns ALU:inst42\|varOutput\[7\] 14 REG LC7_A28 28 " "Info: 14: + IC(6.200 ns) + CELL(2.400 ns) = 91.600 ns; Loc. = LC7_A28; Fanout = 28; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.200 ns ( 47.16 % ) " "Info: Total cell delay = 43.200 ns ( 47.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "48.400 ns ( 52.84 % ) " "Info: Total interconnect delay = 48.400 ns ( 52.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~0 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 5.800ns 4.600ns 0.000ns 6.700ns 0.500ns 0.500ns 4.700ns 4.300ns 3.200ns 4.600ns 6.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 19.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC1_B26 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B26; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_B1 210 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC1_B1; Fanout = 210; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.000 ns) 19.700 ns RegisterFile:inst4\|8dffe:inst3\|29 4 REG LC2_A28 2 " "Info: 4: + IC(6.700 ns) + CELL(0.000 ns) = 19.700 ns; Loc. = LC2_A28; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|29 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 28.93 % ) " "Info: Total cell delay = 5.700 ns ( 28.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.000 ns ( 71.07 % ) " "Info: Total interconnect delay = 14.000 ns ( 71.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|29 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 6.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~0 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 5.800ns 4.600ns 0.000ns 6.700ns 0.500ns 0.500ns 4.700ns 4.300ns 3.200ns 4.600ns 6.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|29 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 6.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.300 ns - Shortest register register " "Info: - Shortest register to register delay is 27.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegisterFile:inst4\|8dffe:inst3\|29 1 REG LC2_A28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_A28; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst4|8dffe:inst3|29 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.000 ns) 5.200 ns RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~255 2 COMB LC2_A36 1 " "Info: 2: + IC(3.200 ns) + CELL(2.000 ns) = 5.200 ns; Loc. = LC2_A36; Fanout = 1; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~255'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { RegisterFile:inst4|8dffe:inst3|29 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~255 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.200 ns RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~195 3 COMB LC3_A36 6 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.200 ns; Loc. = LC3_A36; Fanout = 6; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~195'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~255 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~195 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 16.100 ns ALU:inst42\|varOutput\[7\]~155 4 COMB LC8_F25 1 " "Info: 4: + IC(6.500 ns) + CELL(2.400 ns) = 16.100 ns; Loc. = LC8_F25; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[7\]~155'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~195 ALU:inst42|varOutput[7]~155 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 19.300 ns ALU:inst42\|varOutput\[7\]~184 5 COMB LC2_F25 2 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 19.300 ns; Loc. = LC2_F25; Fanout = 2; COMB Node = 'ALU:inst42\|varOutput\[7\]~184'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst42|varOutput[7]~155 ALU:inst42|varOutput[7]~184 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.700 ns) 27.300 ns ALU:inst42\|varOutput\[7\] 6 REG LC7_A28 28 " "Info: 6: + IC(5.300 ns) + CELL(2.700 ns) = 27.300 ns; Loc. = LC7_A28; Fanout = 28; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ALU:inst42|varOutput[7]~184 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 43.22 % ) " "Info: Total cell delay = 11.800 ns ( 43.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.500 ns ( 56.78 % ) " "Info: Total interconnect delay = 15.500 ns ( 56.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.300 ns" { RegisterFile:inst4|8dffe:inst3|29 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~255 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~195 ALU:inst42|varOutput[7]~155 ALU:inst42|varOutput[7]~184 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.300 ns" { RegisterFile:inst4|8dffe:inst3|29 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~255 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~195 {} ALU:inst42|varOutput[7]~155 {} ALU:inst42|varOutput[7]~184 {} ALU:inst42|varOutput[7] {} } { 0.000ns 3.200ns 0.000ns 6.500ns 0.500ns 5.300ns } { 0.000ns 2.000ns 2.000ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~0 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 5.800ns 4.600ns 0.000ns 6.700ns 0.500ns 0.500ns 4.700ns 4.300ns 3.200ns 4.600ns 6.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|29 {} } { 0.000ns 0.000ns 4.100ns 3.200ns 6.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.300 ns" { RegisterFile:inst4|8dffe:inst3|29 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~255 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~195 ALU:inst42|varOutput[7]~155 ALU:inst42|varOutput[7]~184 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.300 ns" { RegisterFile:inst4|8dffe:inst3|29 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~255 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~195 {} ALU:inst42|varOutput[7]~155 {} ALU:inst42|varOutput[7]~184 {} ALU:inst42|varOutput[7] {} } { 0.000ns 3.200ns 0.000ns 6.500ns 0.500ns 5.300ns } { 0.000ns 2.000ns 2.000ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk overflowFlag ALU:inst42\|varOutput\[7\] 109.900 ns register " "Info: tco from clock \"clk\" to destination pin \"overflowFlag\" through register \"ALU:inst42\|varOutput\[7\]\" is 109.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 91.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 91.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC1_B26 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B26; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 13.000 ns ClockSplitter:inst\|clk1Temp 3 REG LC2_B1 10 " "Info: 3: + IC(3.200 ns) + CELL(1.400 ns) = 13.000 ns; Loc. = LC2_B1; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(1.400 ns) 20.200 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] 4 REG LC5_F22 20 " "Info: 4: + IC(5.800 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC5_F22; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(12.600 ns) 37.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC4_E 1 " "Info: 5: + IC(4.600 ns) + CELL(12.600 ns) = 37.400 ns; Loc. = EC4_E; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 39.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC4_E 39 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 39.900 ns; Loc. = EC4_E; Fanout = 39; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(2.700 ns) 49.300 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC3_F29 1 " "Info: 7: + IC(6.700 ns) + CELL(2.700 ns) = 49.300 ns; Loc. = LC3_F29; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 52.500 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC4_F29 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 52.500 ns; Loc. = LC4_F29; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 55.700 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC8_F29 11 " "Info: 9: + IC(0.500 ns) + CELL(2.700 ns) = 55.700 ns; Loc. = LC8_F29; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.700 ns) 63.100 ns ALU:inst42\|process_0~0 10 COMB LC8_F3 16 " "Info: 10: + IC(4.700 ns) + CELL(2.700 ns) = 63.100 ns; Loc. = LC8_F3; Fanout = 16; COMB Node = 'ALU:inst42\|process_0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.700 ns) 70.100 ns ALU:inst42\|varOutput\[0\]~87 11 COMB LC2_F21 4 " "Info: 11: + IC(4.300 ns) + CELL(2.700 ns) = 70.100 ns; Loc. = LC2_F21; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 76.000 ns ALU:inst42\|varOutput\[0\]~88 12 COMB LC4_F3 6 " "Info: 12: + IC(3.200 ns) + CELL(2.700 ns) = 76.000 ns; Loc. = LC4_F3; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.400 ns) 83.000 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC8_F19 9 " "Info: 13: + IC(4.600 ns) + CELL(2.400 ns) = 83.000 ns; Loc. = LC8_F19; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.400 ns) 91.600 ns ALU:inst42\|varOutput\[7\] 14 REG LC7_A28 28 " "Info: 14: + IC(6.200 ns) + CELL(2.400 ns) = 91.600 ns; Loc. = LC7_A28; Fanout = 28; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.200 ns ( 47.16 % ) " "Info: Total cell delay = 43.200 ns ( 47.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "48.400 ns ( 52.84 % ) " "Info: Total interconnect delay = 48.400 ns ( 52.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~0 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 5.800ns 4.600ns 0.000ns 6.700ns 0.500ns 0.500ns 4.700ns 4.300ns 3.200ns 4.600ns 6.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.300 ns + Longest register pin " "Info: + Longest register to pin delay is 18.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[7\] 1 REG LC7_A28 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A28; Fanout = 28; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.900 ns) + CELL(2.700 ns) 9.600 ns ALU:inst42\|overflow~3 2 COMB LC5_F9 1 " "Info: 2: + IC(6.900 ns) + CELL(2.700 ns) = 9.600 ns; Loc. = LC5_F9; Fanout = 1; COMB Node = 'ALU:inst42\|overflow~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { ALU:inst42|varOutput[7] ALU:inst42|overflow~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(5.000 ns) 18.300 ns overflowFlag 3 PIN PIN_39 0 " "Info: 3: + IC(3.700 ns) + CELL(5.000 ns) = 18.300 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'overflowFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { ALU:inst42|overflow~3 overflowFlag } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf" { { 712 2752 2928 728 "overflowFlag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 42.08 % ) " "Info: Total cell delay = 7.700 ns ( 42.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 57.92 % ) " "Info: Total interconnect delay = 10.600 ns ( 57.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.300 ns" { ALU:inst42|varOutput[7] ALU:inst42|overflow~3 overflowFlag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.300 ns" { ALU:inst42|varOutput[7] {} ALU:inst42|overflow~3 {} overflowFlag {} } { 0.000ns 6.900ns 3.700ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "91.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~0 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "91.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~0 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 3.200ns 5.800ns 4.600ns 0.000ns 6.700ns 0.500ns 0.500ns 4.700ns 4.300ns 3.200ns 4.600ns 6.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.300 ns" { ALU:inst42|varOutput[7] ALU:inst42|overflow~3 overflowFlag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.300 ns" { ALU:inst42|varOutput[7] {} ALU:inst42|overflow~3 {} overflowFlag {} } { 0.000ns 6.900ns 3.700ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 02:23:15 2013 " "Info: Processing ended: Thu Dec 19 02:23:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Info: Quartus II Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
