C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\bin\c_vhdl.exe  -osyn C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\synthesis\ROC_top.srs  -top work.ROC_top  -nram -fixsmult  -encrypt  -pro  -dmgen  C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\synthesis\dm  -lite -ll 2000   -ui -fid2 -ram -sharing on -autosm -ignore_undefined_lib  -lib work C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\smartgen\in_lvds\in_lvds.vhd -lib work C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\smartgen\roc_dcm\roc_dcm.vhd -lib work C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\component\work\roc_block\roc_block_syn.vhd -lib work C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\hdl\ROC_top.vhd -loga "C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\synthesis\ROC_top.srr"
rc:0 success:1
C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\synthesis\dm|o|1382131964
C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\bin\c_vhdl.exe|i|1286470280
