// Seed: 1105194702
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5
);
  module_2(
      id_1,
      id_5,
      id_1,
      id_3,
      id_0,
      id_1,
      id_4,
      id_4,
      id_1,
      id_5,
      id_3,
      id_0,
      id_1,
      id_3,
      id_4,
      id_0,
      id_5,
      id_4,
      id_5,
      id_3,
      id_4,
      id_4,
      id_0,
      id_0,
      id_1,
      id_4,
      id_1,
      id_0,
      id_4,
      id_0,
      id_5,
      id_2,
      id_4,
      id_1
  );
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    output wand id_5,
    output wor id_6
);
  module_0(
      id_0, id_2, id_6, id_0, id_3, id_3
  );
  assign id_0 = 1;
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    output wand id_3,
    output wire id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    output tri1 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16,
    input tri1 id_17,
    input wire id_18,
    output tri1 id_19,
    input tri1 id_20,
    input tri1 id_21,
    output tri id_22,
    output tri0 id_23,
    input supply0 id_24,
    input wand id_25,
    input uwire id_26
    , id_35,
    output tri1 id_27,
    input wire id_28,
    output supply1 id_29,
    input tri id_30,
    output supply0 id_31,
    input tri0 id_32,
    input tri1 id_33
);
  wire id_36;
  wire id_37;
endmodule
