# Loading project ADC_Timing
# reading /home/andrey/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
