$date
	Thu Sep  6 21:03:13 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladdertb $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a1 $end
$var reg 1 $ b1 $end
$var reg 1 % c1 $end
$scope module n $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) c1 $end
$var wire 1 * c2 $end
$var wire 1 + c3 $end
$var wire 1 , c4 $end
$var wire 1 - gnd $end
$var wire 1 . m $end
$var wire 1 / m1 $end
$var wire 1 0 m2 $end
$var wire 1 1 m3 $end
$var wire 1 2 m4 $end
$var wire 1 3 m5 $end
$var wire 1 4 m6 $end
$var wire 1 ! o $end
$var wire 1 " s $end
$var wire 1 5 vdd $end
$var wire 1 6 w $end
$var wire 1 7 w1 $end
$var wire 1 8 w2 $end
$var wire 1 9 w3 $end
$var wire 1 : w4 $end
$var wire 1 ; x $end
$var wire 1 < y $end
$var wire 1 = z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x=
x<
x;
x:
x9
x8
x7
x6
15
x4
x3
x2
x1
x0
x/
x.
0-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#20
0%
0.
0"
1,
z/
z1
0(
0$
1+
10
0!
14
13
0=
12
06
0;
1*
z7
z9
0'
0#
1)
18
0<
1:
0&
#40
1#
1"
0+
1;
0)
1&
#60
1$
z6
0*
07
09
1'
0#
1"
0+
1;
1)
0&
#80
1#
0)
0"
1+
0;
z8
1!
04
1<
0:
1&
#100
1%
z.
0,
0/
01
1(
0$
06
1*
z7
z9
0'
0#
1)
1"
1+
0;
18
0!
14
0<
1:
0&
#120
1#
0+
0"
z0
1!
04
z3
1=
02
1;
0)
1&
#140
1$
z6
0*
07
09
1'
0#
0+
0"
z0
1!
04
z3
1=
02
1;
1)
0&
#160
1#
0)
1+
1"
10
13
0=
12
0;
z8
1<
0:
1&
#180
