#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000102d420 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v000000000108aa50_0 .var "A", 0 0;
v000000000108b6d0_0 .var "B", 0 0;
v000000000108ad70_0 .var "D1", 3 0;
v000000000108bbd0_0 .net "O0", 0 0, L_00000000010257e0;  1 drivers
v000000000108bf90_0 .net "O1", 0 0, L_0000000001091600;  1 drivers
v000000000108b4f0_0 .net "O2", 0 0, L_00000000010914b0;  1 drivers
v000000000108c670_0 .net "O3", 0 0, L_0000000001091980;  1 drivers
v000000000108b9f0_0 .net "Q1", 3 0, v0000000001002cf0_0;  1 drivers
v000000000108af50_0 .var "RST", 0 0;
v000000000108aff0_0 .var "ST", 0 0;
v000000000108b450_0 .var "clock", 0 0;
v000000000108b310_0 .var "p3", 0 0;
S_00000000010320e0 .scope module, "U1" "FFD5" 2 10, 3 2 0, S_000000000102d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "set";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v0000000001002e30_0 .net "D", 3 0, v000000000108ad70_0;  1 drivers
v0000000001002cf0_0 .var "Q", 3 0;
v00000000010030b0_0 .net "clock", 0 0, v000000000108b450_0;  1 drivers
v00000000010033d0_0 .net "reset", 0 0, v000000000108af50_0;  1 drivers
v0000000001002570_0 .net "set", 0 0, v000000000108aff0_0;  1 drivers
E_0000000001033db0 .event posedge, v0000000001002570_0, v00000000010033d0_0, v00000000010030b0_0;
S_0000000000fbeb60 .scope module, "U3" "FINALEJ1" 2 11, 3 28 0, S_000000000102d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "Y";
L_0000000001025620 .functor AND 1, v0000000001001fd0_0, v000000000108b6d0_0, C4<1>, C4<1>;
L_0000000001025460 .functor AND 1, v0000000001002d90_0, v000000000108aa50_0, C4<1>, C4<1>;
L_0000000001025690 .functor AND 1, L_0000000001025460, v000000000108b6d0_0, C4<1>, C4<1>;
L_0000000001025850 .functor OR 1, L_0000000001025620, L_0000000001025690, C4<0>, C4<0>;
L_0000000001025000 .functor NOT 1, v0000000001002d90_0, C4<0>, C4<0>, C4<0>;
L_0000000001025930 .functor NOT 1, v0000000001001fd0_0, C4<0>, C4<0>, C4<0>;
L_0000000001025a10 .functor AND 1, L_0000000001025000, L_0000000001025930, C4<1>, C4<1>;
L_0000000001025770 .functor AND 1, L_0000000001025a10, v000000000108aa50_0, C4<1>, C4<1>;
L_0000000001025d20 .functor AND 1, v0000000001002d90_0, v000000000108aa50_0, C4<1>, C4<1>;
L_00000000010257e0 .functor AND 1, L_0000000001025d20, v000000000108b6d0_0, C4<1>, C4<1>;
v0000000000ffed80_0 .net "A", 0 0, v000000000108aa50_0;  1 drivers
v0000000000ffeec0_0 .net "B", 0 0, v000000000108b6d0_0;  1 drivers
v000000000108a3e0_0 .net "S0", 0 0, v0000000001001fd0_0;  1 drivers
v0000000001089e40_0 .net "S0F", 0 0, L_0000000001025770;  1 drivers
v0000000001089d00_0 .net "S1", 0 0, v0000000001002d90_0;  1 drivers
v000000000108a160_0 .net "S1F", 0 0, L_0000000001025850;  1 drivers
v00000000010898a0_0 .net "Y", 0 0, L_00000000010257e0;  alias, 1 drivers
v0000000001088cc0_0 .net *"_s0", 0 0, L_0000000001025620;  1 drivers
v0000000001089b20_0 .net *"_s10", 0 0, L_0000000001025930;  1 drivers
v0000000001089580_0 .net *"_s12", 0 0, L_0000000001025a10;  1 drivers
v0000000001089440_0 .net *"_s16", 0 0, L_0000000001025d20;  1 drivers
v0000000001089da0_0 .net *"_s2", 0 0, L_0000000001025460;  1 drivers
v000000000108a520_0 .net *"_s4", 0 0, L_0000000001025690;  1 drivers
v0000000001088b80_0 .net *"_s8", 0 0, L_0000000001025000;  1 drivers
v0000000001089f80_0 .net "clock", 0 0, v000000000108b450_0;  alias, 1 drivers
v0000000001088a40_0 .net "reset", 0 0, v000000000108af50_0;  alias, 1 drivers
S_0000000000fbecf0 .scope module, "E2" "FD1" 3 33, 3 16 0, S_0000000000fbeb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v00000000010026b0_0 .net "D", 0 0, L_0000000001025850;  alias, 1 drivers
v0000000001002d90_0 .var "Q", 0 0;
v00000000010018f0_0 .net "clock", 0 0, v000000000108b450_0;  alias, 1 drivers
v0000000001001c10_0 .net "reset", 0 0, v000000000108af50_0;  alias, 1 drivers
E_00000000010340b0 .event posedge, v00000000010033d0_0, v00000000010030b0_0;
S_0000000000fbd980 .scope module, "E3" "FD1" 3 34, 3 16 0, S_0000000000fbeb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0000000001001df0_0 .net "D", 0 0, L_0000000001025770;  alias, 1 drivers
v0000000001001fd0_0 .var "Q", 0 0;
v00000000010027f0_0 .net "clock", 0 0, v000000000108b450_0;  alias, 1 drivers
v0000000001002930_0 .net "reset", 0 0, v000000000108af50_0;  alias, 1 drivers
S_0000000000fbdb10 .scope module, "U4" "FINALEJ3" 2 12, 3 38 0, S_000000000102d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "P";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Y2";
    .port_info 4 /OUTPUT 1 "Y1";
    .port_info 5 /OUTPUT 1 "Y0";
L_00000000010258c0 .functor NOT 1, v00000000010891c0_0, C4<0>, C4<0>, C4<0>;
L_0000000001025e00 .functor AND 1, L_00000000010258c0, v0000000001089ee0_0, C4<1>, C4<1>;
L_0000000001025b60 .functor AND 1, L_0000000001025e00, v00000000010894e0_0, C4<1>, C4<1>;
L_0000000001025bd0 .functor AND 1, L_0000000001025b60, v000000000108b310_0, C4<1>, C4<1>;
L_0000000001025d90 .functor NOT 1, v00000000010891c0_0, C4<0>, C4<0>, C4<0>;
L_0000000001025c40 .functor NOT 1, v0000000001089ee0_0, C4<0>, C4<0>, C4<0>;
L_0000000001025ee0 .functor AND 1, L_0000000001025d90, L_0000000001025c40, C4<1>, C4<1>;
L_000000000108dcc0 .functor NOT 1, v00000000010894e0_0, C4<0>, C4<0>, C4<0>;
L_000000000108e040 .functor AND 1, L_0000000001025ee0, L_000000000108dcc0, C4<1>, C4<1>;
L_000000000108d8d0 .functor NOT 1, v000000000108b310_0, C4<0>, C4<0>, C4<0>;
L_000000000108d940 .functor AND 1, L_000000000108e040, L_000000000108d8d0, C4<1>, C4<1>;
L_000000000108d780 .functor OR 1, L_0000000001025bd0, L_000000000108d940, C4<0>, C4<0>;
L_000000000108d7f0 .functor NOT 1, v0000000001089ee0_0, C4<0>, C4<0>, C4<0>;
L_000000000108de10 .functor AND 1, v00000000010891c0_0, L_000000000108d7f0, C4<1>, C4<1>;
L_000000000108db00 .functor AND 1, L_000000000108de10, v00000000010894e0_0, C4<1>, C4<1>;
L_000000000108d2b0 .functor OR 1, L_000000000108d780, L_000000000108db00, C4<0>, C4<0>;
L_000000000108dfd0 .functor NOT 1, v00000000010894e0_0, C4<0>, C4<0>, C4<0>;
L_000000000108dda0 .functor AND 1, v00000000010891c0_0, L_000000000108dfd0, C4<1>, C4<1>;
L_000000000108d9b0 .functor AND 1, L_000000000108dda0, v000000000108b310_0, C4<1>, C4<1>;
L_000000000108d860 .functor OR 1, L_000000000108d2b0, L_000000000108d9b0, C4<0>, C4<0>;
L_000000000108da20 .functor AND 1, v00000000010891c0_0, v0000000001089ee0_0, C4<1>, C4<1>;
L_000000000108da90 .functor NOT 1, v000000000108b310_0, C4<0>, C4<0>, C4<0>;
L_000000000108d390 .functor AND 1, L_000000000108da20, L_000000000108da90, C4<1>, C4<1>;
L_000000000108d1d0 .functor OR 1, L_000000000108d860, L_000000000108d390, C4<0>, C4<0>;
L_000000000108dbe0 .functor NOT 1, v0000000001089ee0_0, C4<0>, C4<0>, C4<0>;
L_000000000108d400 .functor AND 1, L_000000000108dbe0, v00000000010894e0_0, C4<1>, C4<1>;
L_000000000108d470 .functor AND 1, L_000000000108d400, v000000000108b310_0, C4<1>, C4<1>;
L_000000000108e0b0 .functor NOT 1, v00000000010894e0_0, C4<0>, C4<0>, C4<0>;
L_000000000108dd30 .functor AND 1, v0000000001089ee0_0, L_000000000108e0b0, C4<1>, C4<1>;
L_000000000108db70 .functor AND 1, L_000000000108dd30, v000000000108b310_0, C4<1>, C4<1>;
L_000000000108dc50 .functor OR 1, L_000000000108d470, L_000000000108db70, C4<0>, C4<0>;
L_000000000108de80 .functor AND 1, v0000000001089ee0_0, v00000000010894e0_0, C4<1>, C4<1>;
L_000000000108def0 .functor NOT 1, v000000000108b310_0, C4<0>, C4<0>, C4<0>;
L_000000000108df60 .functor AND 1, L_000000000108de80, L_000000000108def0, C4<1>, C4<1>;
L_000000000108d240 .functor OR 1, L_000000000108dc50, L_000000000108df60, C4<0>, C4<0>;
L_000000000108d320 .functor NOT 1, v0000000001089ee0_0, C4<0>, C4<0>, C4<0>;
L_000000000108d6a0 .functor NOT 1, v00000000010894e0_0, C4<0>, C4<0>, C4<0>;
L_000000000108d4e0 .functor AND 1, L_000000000108d320, L_000000000108d6a0, C4<1>, C4<1>;
L_000000000108d550 .functor NOT 1, v000000000108b310_0, C4<0>, C4<0>, C4<0>;
L_000000000108d710 .functor AND 1, L_000000000108d4e0, L_000000000108d550, C4<1>, C4<1>;
L_000000000108d5c0 .functor OR 1, L_000000000108d240, L_000000000108d710, C4<0>, C4<0>;
L_000000000108d630 .functor NOT 1, v00000000010894e0_0, C4<0>, C4<0>, C4<0>;
L_0000000001091980 .functor BUFZ 1, v00000000010891c0_0, C4<0>, C4<0>, C4<0>;
L_00000000010921d0 .functor NOT 1, v00000000010891c0_0, C4<0>, C4<0>, C4<0>;
L_0000000001091ec0 .functor AND 1, L_00000000010921d0, v0000000001089ee0_0, C4<1>, C4<1>;
L_0000000001091a60 .functor NOT 1, v0000000001089ee0_0, C4<0>, C4<0>, C4<0>;
L_0000000001091ad0 .functor AND 1, v00000000010891c0_0, L_0000000001091a60, C4<1>, C4<1>;
L_00000000010914b0 .functor OR 1, L_0000000001091ec0, L_0000000001091ad0, C4<0>, C4<0>;
L_0000000001091440 .functor NOT 1, v0000000001089ee0_0, C4<0>, C4<0>, C4<0>;
L_0000000001091b40 .functor AND 1, L_0000000001091440, v00000000010894e0_0, C4<1>, C4<1>;
L_0000000001091520 .functor NOT 1, v00000000010894e0_0, C4<0>, C4<0>, C4<0>;
L_0000000001091fa0 .functor AND 1, L_0000000001091520, v0000000001089ee0_0, C4<1>, C4<1>;
L_0000000001091600 .functor OR 1, L_0000000001091b40, L_0000000001091fa0, C4<0>, C4<0>;
v0000000001088f40_0 .net "P", 0 0, v000000000108b310_0;  1 drivers
v0000000001089120_0 .net "S0", 0 0, v00000000010894e0_0;  1 drivers
v0000000001089bc0_0 .net "S0F", 0 0, L_000000000108d630;  1 drivers
v0000000001089260_0 .net "S1", 0 0, v0000000001089ee0_0;  1 drivers
v0000000001089620_0 .net "S1F", 0 0, L_000000000108d5c0;  1 drivers
v00000000010896c0_0 .net "S2", 0 0, v00000000010891c0_0;  1 drivers
v0000000001089760_0 .net "S2F", 0 0, L_000000000108d1d0;  1 drivers
v0000000001089c60_0 .net "Y0", 0 0, L_0000000001091600;  alias, 1 drivers
v0000000001088e00_0 .net "Y1", 0 0, L_00000000010914b0;  alias, 1 drivers
v000000000108a0c0_0 .net "Y2", 0 0, L_0000000001091980;  alias, 1 drivers
v0000000001089300_0 .net *"_s0", 0 0, L_00000000010258c0;  1 drivers
v0000000001089800_0 .net *"_s10", 0 0, L_0000000001025c40;  1 drivers
v000000000108a840_0 .net *"_s100", 0 0, L_0000000001091520;  1 drivers
v000000000108a480_0 .net *"_s102", 0 0, L_0000000001091fa0;  1 drivers
v000000000108a200_0 .net *"_s12", 0 0, L_0000000001025ee0;  1 drivers
v000000000108a2a0_0 .net *"_s14", 0 0, L_000000000108dcc0;  1 drivers
v0000000001088ea0_0 .net *"_s16", 0 0, L_000000000108e040;  1 drivers
v0000000001088fe0_0 .net *"_s18", 0 0, L_000000000108d8d0;  1 drivers
v00000000010899e0_0 .net *"_s2", 0 0, L_0000000001025e00;  1 drivers
v000000000108a340_0 .net *"_s20", 0 0, L_000000000108d940;  1 drivers
v000000000108a700_0 .net *"_s22", 0 0, L_000000000108d780;  1 drivers
v00000000010889a0_0 .net *"_s24", 0 0, L_000000000108d7f0;  1 drivers
v0000000001088c20_0 .net *"_s26", 0 0, L_000000000108de10;  1 drivers
v0000000001089080_0 .net *"_s28", 0 0, L_000000000108db00;  1 drivers
v000000000108b810_0 .net *"_s30", 0 0, L_000000000108d2b0;  1 drivers
v000000000108c530_0 .net *"_s32", 0 0, L_000000000108dfd0;  1 drivers
v000000000108aeb0_0 .net *"_s34", 0 0, L_000000000108dda0;  1 drivers
v000000000108c210_0 .net *"_s36", 0 0, L_000000000108d9b0;  1 drivers
v000000000108c030_0 .net *"_s38", 0 0, L_000000000108d860;  1 drivers
v000000000108c0d0_0 .net *"_s4", 0 0, L_0000000001025b60;  1 drivers
v000000000108c350_0 .net *"_s40", 0 0, L_000000000108da20;  1 drivers
v000000000108bd10_0 .net *"_s42", 0 0, L_000000000108da90;  1 drivers
v000000000108b130_0 .net *"_s44", 0 0, L_000000000108d390;  1 drivers
v000000000108b090_0 .net *"_s48", 0 0, L_000000000108dbe0;  1 drivers
v000000000108c3f0_0 .net *"_s50", 0 0, L_000000000108d400;  1 drivers
v000000000108c490_0 .net *"_s52", 0 0, L_000000000108d470;  1 drivers
v000000000108b770_0 .net *"_s54", 0 0, L_000000000108e0b0;  1 drivers
v000000000108c850_0 .net *"_s56", 0 0, L_000000000108dd30;  1 drivers
v000000000108c710_0 .net *"_s58", 0 0, L_000000000108db70;  1 drivers
v000000000108b590_0 .net *"_s6", 0 0, L_0000000001025bd0;  1 drivers
v000000000108b8b0_0 .net *"_s60", 0 0, L_000000000108dc50;  1 drivers
v000000000108b950_0 .net *"_s62", 0 0, L_000000000108de80;  1 drivers
v000000000108bdb0_0 .net *"_s64", 0 0, L_000000000108def0;  1 drivers
v000000000108c170_0 .net *"_s66", 0 0, L_000000000108df60;  1 drivers
v000000000108ab90_0 .net *"_s68", 0 0, L_000000000108d240;  1 drivers
v000000000108bb30_0 .net *"_s70", 0 0, L_000000000108d320;  1 drivers
v000000000108ae10_0 .net *"_s72", 0 0, L_000000000108d6a0;  1 drivers
v000000000108aaf0_0 .net *"_s74", 0 0, L_000000000108d4e0;  1 drivers
v000000000108acd0_0 .net *"_s76", 0 0, L_000000000108d550;  1 drivers
v000000000108b630_0 .net *"_s78", 0 0, L_000000000108d710;  1 drivers
v000000000108c5d0_0 .net *"_s8", 0 0, L_0000000001025d90;  1 drivers
v000000000108bef0_0 .net *"_s86", 0 0, L_00000000010921d0;  1 drivers
v000000000108c2b0_0 .net *"_s88", 0 0, L_0000000001091ec0;  1 drivers
v000000000108be50_0 .net *"_s90", 0 0, L_0000000001091a60;  1 drivers
v000000000108b1d0_0 .net *"_s92", 0 0, L_0000000001091ad0;  1 drivers
v000000000108ac30_0 .net *"_s96", 0 0, L_0000000001091440;  1 drivers
v000000000108b270_0 .net *"_s98", 0 0, L_0000000001091b40;  1 drivers
v000000000108c7b0_0 .net "clock", 0 0, v000000000108b450_0;  alias, 1 drivers
v000000000108a9b0_0 .net "reset", 0 0, v000000000108af50_0;  alias, 1 drivers
S_0000000001005e60 .scope module, "E5" "FD1" 3 44, 3 16 0, S_0000000000fbdb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v000000000108a020_0 .net "D", 0 0, L_000000000108d1d0;  alias, 1 drivers
v00000000010891c0_0 .var "Q", 0 0;
v0000000001088d60_0 .net "clock", 0 0, v000000000108b450_0;  alias, 1 drivers
v0000000001089940_0 .net "reset", 0 0, v000000000108af50_0;  alias, 1 drivers
S_0000000001005ff0 .scope module, "E6" "FD1" 3 45, 3 16 0, S_0000000000fbdb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0000000001088ae0_0 .net "D", 0 0, L_000000000108d5c0;  alias, 1 drivers
v0000000001089ee0_0 .var "Q", 0 0;
v0000000001089a80_0 .net "clock", 0 0, v000000000108b450_0;  alias, 1 drivers
v000000000108a7a0_0 .net "reset", 0 0, v000000000108af50_0;  alias, 1 drivers
S_0000000000fb6930 .scope module, "E7" "FD1" 3 46, 3 16 0, S_0000000000fbdb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v00000000010893a0_0 .net "D", 0 0, L_000000000108d630;  alias, 1 drivers
v00000000010894e0_0 .var "Q", 0 0;
v000000000108a660_0 .net "clock", 0 0, v000000000108b450_0;  alias, 1 drivers
v000000000108a5c0_0 .net "reset", 0 0, v000000000108af50_0;  alias, 1 drivers
    .scope S_00000000010320e0;
T_0 ;
    %wait E_0000000001033db0;
    %load/vec4 v00000000010033d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001002cf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001002570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001002cf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000001002e30_0;
    %assign/vec4 v0000000001002cf0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000fbecf0;
T_1 ;
    %wait E_00000000010340b0;
    %load/vec4 v0000000001001c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001002d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000010026b0_0;
    %assign/vec4 v0000000001002d90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000fbd980;
T_2 ;
    %wait E_00000000010340b0;
    %load/vec4 v0000000001002930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001001fd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001001df0_0;
    %assign/vec4 v0000000001001fd0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001005e60;
T_3 ;
    %wait E_00000000010340b0;
    %load/vec4 v0000000001089940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010891c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000108a020_0;
    %assign/vec4 v00000000010891c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001005ff0;
T_4 ;
    %wait E_00000000010340b0;
    %load/vec4 v000000000108a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001089ee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001088ae0_0;
    %assign/vec4 v0000000001089ee0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000fb6930;
T_5 ;
    %wait E_00000000010340b0;
    %load/vec4 v000000000108a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010894e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010893a0_0;
    %assign/vec4 v00000000010894e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000102d420;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000000000108b450_0;
    %inv;
    %assign/vec4 v000000000108b450_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000102d420;
T_7 ;
    %delay 1, 0;
    %load/vec4 v000000000108aff0_0;
    %inv;
    %assign/vec4 v000000000108aff0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000102d420;
T_8 ;
    %vpi_call 2 21 "$display", " Prueba ffrst" {0 0 0};
    %vpi_call 2 22 "$display", "S C R  D    |  Q " {0 0 0};
    %vpi_call 2 23 "$display", "------------|-----" {0 0 0};
    %vpi_call 2 24 "$monitor", "%b %b %b %b  | %b  ", v000000000108aff0_0, v000000000108b450_0, v000000000108af50_0, v000000000108ad70_0, v000000000108b9f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b450_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000108ad70_0, 4, 1;
    %end;
    .thread T_8;
    .scope S_000000000102d420;
T_9 ;
    %delay 13, 0;
    %vpi_call 2 34 "$display", " EJERCICIO 1 " {0 0 0};
    %vpi_call 2 35 "$display", "clk A B | Y " {0 0 0};
    %vpi_call 2 36 "$display", "--------|---" {0 0 0};
    %vpi_call 2 37 "$monitor", "%b  %b %b | %b  ", v000000000108b450_0, v000000000108aa50_0, v000000000108b6d0_0, v000000000108bbd0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000000000102d420;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b6d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108aa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b6d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108aa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b6d0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000000000102d420;
T_11 ;
    %delay 56, 0;
    %vpi_call 2 53 "$display", " EJERCICIO 3 " {0 0 0};
    %vpi_call 2 54 "$display", "clk p |  Y " {0 0 0};
    %vpi_call 2 55 "$display", "------|----" {0 0 0};
    %vpi_call 2 56 "$monitor", "%b  %b  | %b %b %b ", v000000000108b450_0, v000000000108b310_0, v000000000108c670_0, v000000000108b4f0_0, v000000000108bf90_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000000000102d420;
T_12 ;
    %delay 57, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108af50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108b310_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000102d420;
T_13 ;
    %delay 100, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000000000102d420;
T_14 ;
    %vpi_call 2 83 "$dumpfile", "ejercicio5y6_tb.vcd" {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000102d420 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ejercicio5y6_tb.v";
    "./ejercicio5y6.v";
