\hypertarget{struct_p_m_c___mem_map}{}\section{P\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_m_c___mem_map}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_a6f2f8cc9aa750a607962dfba64acf50e}{L\+V\+D\+S\+C1}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_a63e1dd6700199a875c987cca4676b084}{L\+V\+D\+S\+C2}
\item 
uint8\+\_\+t \hyperlink{struct_p_m_c___mem_map_a9786fdb50c1bad04aedb8b090e2eaddf}{R\+E\+G\+S\+C}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+M\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_p_m_c___mem_map_a6f2f8cc9aa750a607962dfba64acf50e}{}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}}
\index{L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+V\+D\+S\+C1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+V\+D\+S\+C1}\label{struct_p_m_c___mem_map_a6f2f8cc9aa750a607962dfba64acf50e}
Low Voltage Detect Status And Control 1 register, offset\+: 0x0 \hypertarget{struct_p_m_c___mem_map_a63e1dd6700199a875c987cca4676b084}{}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}}
\index{L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+V\+D\+S\+C2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+V\+D\+S\+C2}\label{struct_p_m_c___mem_map_a63e1dd6700199a875c987cca4676b084}
Low Voltage Detect Status And Control 2 register, offset\+: 0x1 \hypertarget{struct_p_m_c___mem_map_a9786fdb50c1bad04aedb8b090e2eaddf}{}\index{P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}!R\+E\+G\+S\+C@{R\+E\+G\+S\+C}}
\index{R\+E\+G\+S\+C@{R\+E\+G\+S\+C}!P\+M\+C\+\_\+\+Mem\+Map@{P\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R\+E\+G\+S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+E\+G\+S\+C}\label{struct_p_m_c___mem_map_a9786fdb50c1bad04aedb8b090e2eaddf}
Regulator Status And Control register, offset\+: 0x2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
