// Seed: 4199570307
module module_0;
  reg
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18;
  initial begin
    id_2 = 1;
    #1 id_6 <= #id_12 id_1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    output wor id_9
    , id_19,
    output wand id_10,
    output logic id_11,
    output supply0 id_12,
    output wor id_13,
    output wand id_14,
    input supply1 id_15,
    output tri1 id_16,
    output uwire id_17
);
  always @(posedge 1) repeat (1) id_11 = #1 1;
  module_0();
endmodule
