

================================================================
== Vitis HLS Report for 'Block_entry_proc'
================================================================
* Date:           Sun Sep  7 15:35:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_matrix_from_dram_safe_fu_174          |load_matrix_from_dram_safe          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_greedy_potential_reduce_with_debug_fu_198  |greedy_potential_reduce_with_debug  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_store_matrix_to_dram_safe_fu_218           |store_matrix_to_dram_safe           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   35|    9462|  17704|    -|
|Memory           |      256|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    496|    -|
|Register         |        -|    -|     471|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      256|   35|    9933|  18258|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|   15|       9|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |grp_greedy_potential_reduce_with_debug_fu_198  |greedy_potential_reduce_with_debug  |        0|  19|  7462|  15625|    0|
    |grp_load_matrix_from_dram_safe_fu_174          |load_matrix_from_dram_safe          |        0|   8|  1304|   1204|    0|
    |grp_store_matrix_to_dram_safe_fu_218           |store_matrix_to_dram_safe           |        0|   8|   696|    875|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |Total                                          |                                    |        0|  35|  9462|  17704|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|               Module               | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |M_e_U  |Block_entry_proc_M_e_RAM_AUTO_1R1W  |      256|  0|   0|    0|  102400|   32|     1|      3276800|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                                    |      256|  0|   0|    0|  102400|   32|     1|      3276800|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |and_ln309_fu_231_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state8                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_writeresp_state8  |       and|   0|  0|   2|           1|           1|
    |icmp_ln310_fu_237_p2                |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |select_ln311_fu_243_p3              |    select|   0|  0|  11|           1|          11|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  58|          37|          16|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |A_dram_blk_n            |   9|          2|    1|          2|
    |M_e_address0            |  17|          4|   17|         68|
    |M_e_ce0                 |  17|          4|    1|          4|
    |M_e_ce1                 |   9|          2|    1|          2|
    |M_e_d0                  |  13|          3|   32|         96|
    |M_e_we0                 |  13|          3|    1|          3|
    |M_e_we1                 |   9|          2|    1|          2|
    |M_t                     |   9|          2|   32|         64|
    |ap_NS_fsm               |  57|         14|    1|         14|
    |ap_done                 |   9|          2|    1|          2|
    |cols_blk_n              |   9|          2|    1|          2|
    |debug_capacity_blk_n    |   9|          2|    1|          2|
    |debug_dram_blk_n        |   9|          2|    1|          2|
    |gmem2_blk_n_AW          |   9|          2|    1|          2|
    |gmem2_blk_n_B           |   9|          2|    1|          2|
    |gmem2_blk_n_W           |   9|          2|    1|          2|
    |k1_blk_n                |   9|          2|    1|          2|
    |k2_blk_n                |   9|          2|    1|          2|
    |m_axi_gmem2_0_AWADDR    |  13|          3|   64|        192|
    |m_axi_gmem2_0_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem2_0_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem2_0_AWID      |   9|          2|    1|          2|
    |m_axi_gmem2_0_AWLEN     |  13|          3|   32|         96|
    |m_axi_gmem2_0_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem2_0_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem2_0_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem2_0_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem2_0_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem2_0_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem2_0_AWVALID   |  13|          3|    1|          3|
    |m_axi_gmem2_0_BREADY    |  13|          3|    1|          3|
    |m_axi_gmem2_0_WDATA     |  13|          3|   32|         96|
    |m_axi_gmem2_0_WID       |   9|          2|    1|          2|
    |m_axi_gmem2_0_WLAST     |   9|          2|    1|          2|
    |m_axi_gmem2_0_WSTRB     |  13|          3|    4|         12|
    |m_axi_gmem2_0_WUSER     |   9|          2|    1|          2|
    |m_axi_gmem2_0_WVALID    |  13|          3|    1|          3|
    |m_axi_gmem_0_ARVALID    |   9|          2|    1|          2|
    |m_axi_gmem_0_AWVALID    |   9|          2|    1|          2|
    |m_axi_gmem_0_BREADY     |   9|          2|    1|          2|
    |m_axi_gmem_0_RREADY     |   9|          2|    1|          2|
    |m_axi_gmem_0_WVALID     |   9|          2|    1|          2|
    |rows_blk_n              |   9|          2|    1|          2|
    |t_capacity_blk_n        |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 496|        113|  265|        746|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |A_dram_read_reg_311                                         |  64|   0|   64|          0|
    |M_cols                                                      |  32|   0|   32|          0|
    |M_rows                                                      |  32|   0|   32|          0|
    |M_t                                                         |  32|   0|   32|          0|
    |M_t_capacity                                                |  32|   0|   32|          0|
    |and_ln309_reg_317                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                   |  13|   0|   13|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |cols_read_reg_301                                           |  32|   0|   32|          0|
    |debug_capacity_read_reg_275                                 |  32|   0|   32|          0|
    |debug_dram_read_reg_280                                     |  64|   0|   64|          0|
    |grp_greedy_potential_reduce_with_debug_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_safe_fu_174_ap_start_reg          |   1|   0|    1|          0|
    |grp_store_matrix_to_dram_safe_fu_218_ap_start_reg           |   1|   0|    1|          0|
    |icmp_ln310_reg_321                                          |   1|   0|    1|          0|
    |k1_read_reg_291                                             |  32|   0|   32|          0|
    |k2_read_reg_286                                             |  32|   0|   32|          0|
    |p_read_2_reg_270                                            |   1|   0|    1|          0|
    |rows_read_reg_306                                           |  32|   0|   32|          0|
    |select_ln311_reg_325                                        |   3|   0|   32|         29|
    |t_capacity_read_reg_296                                     |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 471|   0|  500|         29|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|p_read                         |   in|    1|     ap_none|            p_read|        scalar|
|p_read1                        |   in|    1|     ap_none|           p_read1|        scalar|
|m_axi_gmem_0_AWVALID           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWREADY           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWADDR            |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWID              |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWLEN             |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWSIZE            |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWBURST           |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWLOCK            |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWCACHE           |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWPROT            |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWQOS             |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWREGION          |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWUSER            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WVALID            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WREADY            |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WDATA             |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WSTRB             |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WLAST             |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WID               |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WUSER             |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARVALID           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARREADY           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARADDR            |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARID              |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARLEN             |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARSIZE            |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARBURST           |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARLOCK            |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARCACHE           |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARPROT            |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARQOS             |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARREGION          |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARUSER            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RVALID            |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RREADY            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RDATA             |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RLAST             |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RID               |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RFIFONUM          |   in|    9|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RUSER             |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RRESP             |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BVALID            |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BREADY            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BRESP             |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BID               |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BUSER             |   in|    1|       m_axi|              gmem|       pointer|
|A_dram_dout                    |   in|   64|     ap_fifo|            A_dram|       pointer|
|A_dram_empty_n                 |   in|    1|     ap_fifo|            A_dram|       pointer|
|A_dram_read                    |  out|    1|     ap_fifo|            A_dram|       pointer|
|A_dram_num_data_valid          |   in|    3|     ap_fifo|            A_dram|       pointer|
|A_dram_fifo_cap                |   in|    3|     ap_fifo|            A_dram|       pointer|
|rows_dout                      |   in|   32|     ap_fifo|              rows|       pointer|
|rows_empty_n                   |   in|    1|     ap_fifo|              rows|       pointer|
|rows_read                      |  out|    1|     ap_fifo|              rows|       pointer|
|rows_num_data_valid            |   in|    3|     ap_fifo|              rows|       pointer|
|rows_fifo_cap                  |   in|    3|     ap_fifo|              rows|       pointer|
|cols_dout                      |   in|   32|     ap_fifo|              cols|       pointer|
|cols_empty_n                   |   in|    1|     ap_fifo|              cols|       pointer|
|cols_read                      |  out|    1|     ap_fifo|              cols|       pointer|
|cols_num_data_valid            |   in|    3|     ap_fifo|              cols|       pointer|
|cols_fifo_cap                  |   in|    3|     ap_fifo|              cols|       pointer|
|t_capacity_dout                |   in|   32|     ap_fifo|        t_capacity|       pointer|
|t_capacity_empty_n             |   in|    1|     ap_fifo|        t_capacity|       pointer|
|t_capacity_read                |  out|    1|     ap_fifo|        t_capacity|       pointer|
|t_capacity_num_data_valid      |   in|    3|     ap_fifo|        t_capacity|       pointer|
|t_capacity_fifo_cap            |   in|    3|     ap_fifo|        t_capacity|       pointer|
|k1_dout                        |   in|   32|     ap_fifo|                k1|       pointer|
|k1_empty_n                     |   in|    1|     ap_fifo|                k1|       pointer|
|k1_read                        |  out|    1|     ap_fifo|                k1|       pointer|
|k1_num_data_valid              |   in|    3|     ap_fifo|                k1|       pointer|
|k1_fifo_cap                    |   in|    3|     ap_fifo|                k1|       pointer|
|k2_dout                        |   in|   32|     ap_fifo|                k2|       pointer|
|k2_empty_n                     |   in|    1|     ap_fifo|                k2|       pointer|
|k2_read                        |  out|    1|     ap_fifo|                k2|       pointer|
|k2_num_data_valid              |   in|    3|     ap_fifo|                k2|       pointer|
|k2_fifo_cap                    |   in|    3|     ap_fifo|                k2|       pointer|
|m_axi_gmem2_0_AWVALID          |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWREADY          |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWADDR           |  out|   64|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWID             |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWLEN            |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE           |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWBURST          |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK           |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE          |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWPROT           |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWQOS            |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWREGION         |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWUSER           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WVALID           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WREADY           |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WDATA            |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WSTRB            |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WLAST            |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WID              |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WUSER            |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARVALID          |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARREADY          |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARADDR           |  out|   64|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARID             |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARLEN            |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE           |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARBURST          |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK           |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE          |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARPROT           |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARQOS            |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARREGION         |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARUSER           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RVALID           |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RREADY           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RDATA            |   in|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RLAST            |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RID              |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM         |   in|    9|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RUSER            |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RRESP            |   in|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BVALID           |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BREADY           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BRESP            |   in|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BID              |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BUSER            |   in|    1|       m_axi|             gmem2|       pointer|
|debug_dram_dout                |   in|   64|     ap_fifo|        debug_dram|       pointer|
|debug_dram_empty_n             |   in|    1|     ap_fifo|        debug_dram|       pointer|
|debug_dram_read                |  out|    1|     ap_fifo|        debug_dram|       pointer|
|debug_dram_num_data_valid      |   in|    3|     ap_fifo|        debug_dram|       pointer|
|debug_dram_fifo_cap            |   in|    3|     ap_fifo|        debug_dram|       pointer|
|debug_capacity_dout            |   in|   32|     ap_fifo|    debug_capacity|       pointer|
|debug_capacity_empty_n         |   in|    1|     ap_fifo|    debug_capacity|       pointer|
|debug_capacity_read            |  out|    1|     ap_fifo|    debug_capacity|       pointer|
|debug_capacity_num_data_valid  |   in|    3|     ap_fifo|    debug_capacity|       pointer|
|debug_capacity_fifo_cap        |   in|    3|     ap_fifo|    debug_capacity|       pointer|
+-------------------------------+-----+-----+------------+------------------+--------------+

