TimeQuest Timing Analyzer report for experiment1
Tue May 21 20:58:04 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Clock to Output Times
 12. Minimum Clock to Output Times
 13. Fast Model Setup Summary
 14. Fast Model Hold Summary
 15. Fast Model Recovery Summary
 16. Fast Model Removal Summary
 17. Fast Model Minimum Pulse Width Summary
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Multicorner Timing Analysis Summary
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Setup Transfers
 24. Hold Transfers
 25. Report TCCS
 26. Report RSKM
 27. Unconstrained Paths
 28. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; experiment1                                                        ;
; Device Family      ; Stratix II                                                         ;
; Device Name        ; EP2S90F1020I4                                                      ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                        ;
+-------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+
; Clock Name                          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                ; Targets                                 ;
+-------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+
; clk                                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                       ; { clk }                                 ;
; pll200M|altpll_component|pll|clk[0] ; Generated ; 5.000   ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 20          ;       ;        ;           ;            ; false    ; clk    ; pll200M|altpll_component|pll|inclk[0] ; { pll200M|altpll_component|pll|clk[0] } ;
+-------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+------------+-----------------+-------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note ;
+------------+-----------------+-------------------------------------+------+
; 458.09 MHz ; 458.09 MHz      ; pll200M|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+-------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; pll200M|altpll_component|pll|clk[0] ; 2.817 ; 0.000         ;
+-------------------------------------+-------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; pll200M|altpll_component|pll|clk[0] ; 0.393 ; 0.000         ;
+-------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; pll200M|altpll_component|pll|clk[0] ; 1.454  ; 0.000         ;
; clk                                 ; 50.000 ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; ad_clk      ; clk        ; 7.204 ; 7.204 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_clk      ; clk        ; 7.181 ; 7.181 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_out[*]   ; clk        ; 3.543 ; 3.543 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[0]  ; clk        ; 2.949 ; 2.949 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[1]  ; clk        ; 3.021 ; 3.021 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[2]  ; clk        ; 3.150 ; 3.150 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[3]  ; clk        ; 3.313 ; 3.313 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[4]  ; clk        ; 3.334 ; 3.334 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[5]  ; clk        ; 3.070 ; 3.070 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[6]  ; clk        ; 3.315 ; 3.315 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[7]  ; clk        ; 3.543 ; 3.543 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[8]  ; clk        ; 3.336 ; 3.336 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[9]  ; clk        ; 3.287 ; 3.287 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[10] ; clk        ; 3.307 ; 3.307 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[11] ; clk        ; 3.496 ; 3.496 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; ad_clk      ; clk        ; 7.204 ; 7.204 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_clk      ; clk        ; 7.181 ; 7.181 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_out[*]   ; clk        ; 2.949 ; 2.949 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[0]  ; clk        ; 2.949 ; 2.949 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[1]  ; clk        ; 3.021 ; 3.021 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[2]  ; clk        ; 3.150 ; 3.150 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[3]  ; clk        ; 3.313 ; 3.313 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[4]  ; clk        ; 3.334 ; 3.334 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[5]  ; clk        ; 3.070 ; 3.070 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[6]  ; clk        ; 3.315 ; 3.315 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[7]  ; clk        ; 3.543 ; 3.543 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[8]  ; clk        ; 3.336 ; 3.336 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[9]  ; clk        ; 3.287 ; 3.287 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[10] ; clk        ; 3.307 ; 3.307 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[11] ; clk        ; 3.496 ; 3.496 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; pll200M|altpll_component|pll|clk[0] ; 3.904 ; 0.000         ;
+-------------------------------------+-------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; pll200M|altpll_component|pll|clk[0] ; 0.210 ; 0.000         ;
+-------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; pll200M|altpll_component|pll|clk[0] ; 1.591  ; 0.000         ;
; clk                                 ; 50.000 ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; ad_clk      ; clk        ; 3.630 ; 3.630 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_clk      ; clk        ; 3.610 ; 3.610 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_out[*]   ; clk        ; 1.442 ; 1.442 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[0]  ; clk        ; 1.182 ; 1.182 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[1]  ; clk        ; 1.210 ; 1.210 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[2]  ; clk        ; 1.307 ; 1.307 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[3]  ; clk        ; 1.347 ; 1.347 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[4]  ; clk        ; 1.367 ; 1.367 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[5]  ; clk        ; 1.256 ; 1.256 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[6]  ; clk        ; 1.362 ; 1.362 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[7]  ; clk        ; 1.442 ; 1.442 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[8]  ; clk        ; 1.365 ; 1.365 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[9]  ; clk        ; 1.335 ; 1.335 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[10] ; clk        ; 1.350 ; 1.350 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[11] ; clk        ; 1.417 ; 1.417 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; ad_clk      ; clk        ; 3.630 ; 3.630 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_clk      ; clk        ; 3.610 ; 3.610 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_out[*]   ; clk        ; 1.182 ; 1.182 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[0]  ; clk        ; 1.182 ; 1.182 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[1]  ; clk        ; 1.210 ; 1.210 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[2]  ; clk        ; 1.307 ; 1.307 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[3]  ; clk        ; 1.347 ; 1.347 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[4]  ; clk        ; 1.367 ; 1.367 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[5]  ; clk        ; 1.256 ; 1.256 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[6]  ; clk        ; 1.362 ; 1.362 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[7]  ; clk        ; 1.442 ; 1.442 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[8]  ; clk        ; 1.365 ; 1.365 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[9]  ; clk        ; 1.335 ; 1.335 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[10] ; clk        ; 1.350 ; 1.350 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[11] ; clk        ; 1.417 ; 1.417 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+--------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                     ; 2.817 ; 0.210 ; N/A      ; N/A     ; 1.454               ;
;  clk                                 ; N/A   ; N/A   ; N/A      ; N/A     ; 50.000              ;
;  pll200M|altpll_component|pll|clk[0] ; 2.817 ; 0.210 ; N/A      ; N/A     ; 1.454               ;
; Design-wide TNS                      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll200M|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; ad_clk      ; clk        ; 7.204 ; 7.204 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_clk      ; clk        ; 7.181 ; 7.181 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_out[*]   ; clk        ; 3.543 ; 3.543 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[0]  ; clk        ; 2.949 ; 2.949 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[1]  ; clk        ; 3.021 ; 3.021 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[2]  ; clk        ; 3.150 ; 3.150 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[3]  ; clk        ; 3.313 ; 3.313 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[4]  ; clk        ; 3.334 ; 3.334 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[5]  ; clk        ; 3.070 ; 3.070 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[6]  ; clk        ; 3.315 ; 3.315 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[7]  ; clk        ; 3.543 ; 3.543 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[8]  ; clk        ; 3.336 ; 3.336 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[9]  ; clk        ; 3.287 ; 3.287 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[10] ; clk        ; 3.307 ; 3.307 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[11] ; clk        ; 3.496 ; 3.496 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-------------+------------+-------+-------+------------+-------------------------------------+
; ad_clk      ; clk        ; 3.630 ; 3.630 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_clk      ; clk        ; 3.610 ; 3.610 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
; da_out[*]   ; clk        ; 1.182 ; 1.182 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[0]  ; clk        ; 1.182 ; 1.182 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[1]  ; clk        ; 1.210 ; 1.210 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[2]  ; clk        ; 1.307 ; 1.307 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[3]  ; clk        ; 1.347 ; 1.347 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[4]  ; clk        ; 1.367 ; 1.367 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[5]  ; clk        ; 1.256 ; 1.256 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[6]  ; clk        ; 1.362 ; 1.362 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[7]  ; clk        ; 1.442 ; 1.442 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[8]  ; clk        ; 1.365 ; 1.365 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[9]  ; clk        ; 1.335 ; 1.335 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[10] ; clk        ; 1.350 ; 1.350 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
;  da_out[11] ; clk        ; 1.417 ; 1.417 ; Rise       ; pll200M|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; pll200M|altpll_component|pll|clk[0] ; pll200M|altpll_component|pll|clk[0] ; 247      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; pll200M|altpll_component|pll|clk[0] ; pll200M|altpll_component|pll|clk[0] ; 247      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 21 20:57:59 2019
Info: Command: quartus_sta experiment1 -c experiment1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'experiment1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name clk clk
    Info (332110): create_generated_clock -source {pll200M|altpll_component|pll|inclk[0]} -multiply_by 20 -duty_cycle 50.00 -name {pll200M|altpll_component|pll|clk[0]} {pll200M|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 2.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.817         0.000 pll200M|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.393
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.393         0.000 pll200M|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.454
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.454         0.000 pll200M|altpll_component|pll|clk[0] 
    Info (332119):    50.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 3.904
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.904         0.000 pll200M|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.210
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.210         0.000 pll200M|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.591
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.591         0.000 pll200M|altpll_component|pll|clk[0] 
    Info (332119):    50.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4741 megabytes
    Info: Processing ended: Tue May 21 20:58:04 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


