#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Mon Jan 15 06:32:14 2024
# Process ID: 10806
# Current directory: /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/bd_ca02_phy_0_synth_1
# Command line: vivado -log bd_ca02_phy_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_ca02_phy_0.tcl
# Log file: /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/bd_ca02_phy_0_synth_1/bd_ca02_phy_0.vds
# Journal file: /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/bd_ca02_phy_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3408.000 MHz, CPU Physical cores: 4, Host memory: 8286 MB
#-----------------------------------------------------------
source bd_ca02_phy_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.129 ; gain = 5.961 ; free physical = 2091 ; free virtual = 5286
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sgdh/Zybo-Z7-HW/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_ca02_phy_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10865
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_ppm_fifo' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:3713]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_calib_cntrl' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:5265]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_calib_cntrl' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:5266]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_calib_cntrl' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:5267]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_calib_cntrl' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:5268]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_calib_cntrl' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:5269]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_calib_cntrl' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:5270]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_calib_cntrl' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:5271]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_calib_cntrl' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:5272]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_tx_rst_logic' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:10872]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_rst_logic' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:11386]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_tx_support_rst_logic' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:12121]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_support_rst_logic' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:12496]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_data_lane' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:14933]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_data_lane' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:14934]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_fab_top' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:27453]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_fab_top' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:27454]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_fab_top' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:27455]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mipi_dphy_v4_3_4_rx_fab_top' with formal parameter declaration list [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:27489]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:33056]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ipshared/d2cb/hdl/mipi_dphy_v4_3_vl_rfs.sv:33714]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 456 ; free virtual = 3622
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_ca02_phy_0' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0.v:90]
INFO: [Synth 8-6157] synthesizing module 'bd_ca02_phy_0_core' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_core.v:92]
INFO: [Synth 8-6157] synthesizing module 'bd_ca02_phy_0_c1' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_c1.v:99]
INFO: [Synth 8-6157] synthesizing module 'bd_ca02_phy_0_support' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:102]
WARNING: [Synth 8-7071] port 'lane0_tap' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'lane1_tap' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'lane2_tap' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'lane3_tap' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'lane4_tap' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'lane5_tap' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'lane6_tap' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'lane7_tap' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'alt_skew_calb' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'init_periodic_skew_calb' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_valid_l0' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_rd_data_l0' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_addr_l0' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_wr_data_l0' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_wr_en_l0' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l0' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'calib_status_l0' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_valid_l1' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_rd_data_l1' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_addr_l1' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_wr_data_l1' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_wr_en_l1' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l1' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'calib_status_l1' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_valid_l2' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_rd_data_l2' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_addr_l2' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_wr_data_l2' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_wr_en_l2' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l2' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'calib_status_l2' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_valid_l3' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_rd_data_l3' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_addr_l3' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_wr_data_l3' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_wr_en_l3' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l3' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7071] port 'calib_status_l3' of module 'mipi_dphy_v4_3_4_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
WARNING: [Synth 8-7023] instance 'dphy_rx_fab_top' of module 'mipi_dphy_v4_3_4_rx_fab_top' has 320 connections declared, but only 282 given [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:717]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:58549]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:58549]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:58562]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:58562]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:56468]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:56468]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63364]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63364]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1343]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1343]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1409]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1409]
WARNING: [Synth 8-7071] port 'dlyctrl_rdy_in' of module 'mipi_dphy_v4_3_4_rx_ioi_7series' is unconnected for instance 'bd_ca02_phy_0_rx_ioi_i' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:1165]
WARNING: [Synth 8-7071] port 'idelay_tap_dyn_val_out' of module 'mipi_dphy_v4_3_4_rx_ioi_7series' is unconnected for instance 'bd_ca02_phy_0_rx_ioi_i' [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:1165]
WARNING: [Synth 8-7023] instance 'bd_ca02_phy_0_rx_ioi_i' of module 'mipi_dphy_v4_3_4_rx_ioi_7series' has 20 connections declared, but only 18 given [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:1165]
INFO: [Synth 8-6155] done synthesizing module 'bd_ca02_phy_0_support' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:102]
INFO: [Synth 8-6155] done synthesizing module 'bd_ca02_phy_0_c1' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_c1.v:99]
INFO: [Synth 8-6155] done synthesizing module 'bd_ca02_phy_0_core' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_core.v:92]
INFO: [Synth 8-6155] done synthesizing module 'bd_ca02_phy_0' (0#1) [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0.v:90]
WARNING: [Synth 8-3848] Net rx_dl2_lp_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:467]
WARNING: [Synth 8-3848] Net rx_dl2_lp_dn_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:468]
WARNING: [Synth 8-3848] Net rx_dl2_hs_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:470]
WARNING: [Synth 8-3848] Net rx_dl3_lp_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:480]
WARNING: [Synth 8-3848] Net rx_dl3_lp_dn_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:481]
WARNING: [Synth 8-3848] Net rx_dl3_hs_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:483]
WARNING: [Synth 8-3848] Net rx_dl4_lp_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:495]
WARNING: [Synth 8-3848] Net rx_dl4_lp_dn_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:496]
WARNING: [Synth 8-3848] Net rx_dl4_hs_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:498]
WARNING: [Synth 8-3848] Net rx_dl5_lp_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:510]
WARNING: [Synth 8-3848] Net rx_dl5_lp_dn_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:511]
WARNING: [Synth 8-3848] Net rx_dl5_hs_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:513]
WARNING: [Synth 8-3848] Net rx_dl6_lp_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:525]
WARNING: [Synth 8-3848] Net rx_dl6_lp_dn_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:526]
WARNING: [Synth 8-3848] Net rx_dl6_hs_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:528]
WARNING: [Synth 8-3848] Net rx_dl7_lp_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:540]
WARNING: [Synth 8-3848] Net rx_dl7_lp_dn_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:541]
WARNING: [Synth 8-3848] Net rx_dl7_hs_dp_w in module/entity bd_ca02_phy_0_support does not have driver. [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v:543]
WARNING: [Synth 8-7129] Port io_reset in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_clk_active in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_start in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port dlyctrl_rdy_in in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[7] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[6] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[5] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[4] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[3] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[2] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[1] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[0] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[63] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[62] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[61] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[60] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[59] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[58] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[57] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[56] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[55] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[54] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[53] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[52] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[51] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[50] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[49] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[48] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[47] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[46] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[45] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[44] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[43] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[42] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[41] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[40] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[39] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[38] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[37] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[36] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[35] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[34] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[33] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[32] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[31] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[30] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[29] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[28] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[27] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[26] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[25] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[24] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[23] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[22] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[21] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[20] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[19] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[18] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[17] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[16] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[15] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[14] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[13] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[7] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[6] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[5] in module mipi_dphy_v4_3_4_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_4_rx_sync_cell__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1312 ; free virtual = 4480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1498 ; free virtual = 4666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1498 ; free virtual = 4666
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2716.129 ; gain = 0.000 ; free physical = 1495 ; free virtual = 4662
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0.xdc] for cell 'inst'
Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/bd_ca02_phy_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/bd_ca02_phy_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ca02_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ca02_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.145 ; gain = 0.000 ; free physical = 1429 ; free virtual = 4591
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2748.145 ; gain = 0.000 ; free physical = 1430 ; free virtual = 4593
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 2418 ; free virtual = 5581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 2418 ; free virtual = 5581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/bd_ca02_phy_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 2370 ; free virtual = 5533
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_3_4_rx_rst_logic_7series'
INFO: [Synth 8-802] inferred FSM for state register 'dl_rx_state_reg' in module 'mipi_dphy_v4_3_4_csi_rx_data_lane_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' in module 'mipi_dphy_v4_3_4_rx_data_lane'
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_3_4_rx_support_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                               00 |                               00
          RESET_FSM_DONE |                               01 |                               10
         WAIT_FOR_ENABLE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_4_rx_rst_logic_7series'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DL_RX_BEGIN |                             0000 |                             0000
        DL_WO_INIT_LP_11 |                             0001 |                             0001
                  iSTATE |                             0010 |                             1111
*
         DL_RX_INIT_DONE |                             0011 |                             0010
              DL_RX_STOP |                             0100 |                             0011
           DL_RX_HS_RQST |                             0101 |                             0100
           DL_RX_HS_TERM |                             0110 |                             0101
           DL_RX_HS_SYNC |                             0111 |                             0110
            DL_RX_HS_RUN |                             1000 |                             0111
          DL_RX_HS_ABORT |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dl_rx_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_4_csi_rx_data_lane_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DL_START |                               00 |                               00
                 DL_STOP |                               01 |                               01
               DL_ACTIVE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_4_rx_data_lane'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
       RELEASE_PHY_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              100
              CHECK_SRST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_4_rx_support_rst_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1159 ; free virtual = 4323
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_4_rx_sync_cell__parameterized9) to 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_skip_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_4_rx_sync_cell__parameterized9) to 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/clk_termen_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_4_rx_sync_cell__parameterized9) to 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/clk_settle_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_4_rx_sync_cell__parameterized9) to 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/clk_prepare_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_4_rx_sync_cell__parameterized9) to 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/clk_zero_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_4_rx_sync_cell__parameterized9) to 'inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/esc_timeout_sync'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 24    
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 51    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 86    
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 239   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	  18 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	  10 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	  12 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 120   
	   9 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 55    
	  10 Input    1 Bit        Muxes := 22    
	  14 Input    1 Bit        Muxes := 12    
	  15 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1186 ; free virtual = 4317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1208 ; free virtual = 4341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1199 ; free virtual = 4332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1197 ; free virtual = 4330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1225 ; free virtual = 4361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1225 ; free virtual = 4361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1225 ; free virtual = 4361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1225 ; free virtual = 4361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1226 ; free virtual = 4361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1226 ; free virtual = 4361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mipi_dphy_v4_3_4_rx_fab_top | gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[12] | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
+----------------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFIO      |     1|
|2     |BUFR       |     1|
|3     |CARRY4     |    24|
|4     |IDELAYCTRL |     1|
|5     |IDELAYE2   |     2|
|6     |ISERDESE2  |     2|
|7     |LUT1       |   938|
|8     |LUT2       |    85|
|9     |LUT3       |   127|
|10    |LUT4       |    78|
|11    |LUT5       |   153|
|12    |LUT6       |   443|
|13    |MUXF7      |     2|
|14    |SRL16E     |    13|
|15    |FDCE       |   262|
|16    |FDPE       |   109|
|17    |FDRE       |  2917|
|18    |IBUFDS     |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2748.145 ; gain = 32.016 ; free physical = 1226 ; free virtual = 4361
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 965 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2748.145 ; gain = 0.000 ; free physical = 1278 ; free virtual = 4414
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2748.152 ; gain = 32.016 ; free physical = 1278 ; free virtual = 4414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2748.152 ; gain = 0.000 ; free physical = 1376 ; free virtual = 4512
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.152 ; gain = 0.000 ; free physical = 1312 ; free virtual = 4448
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9bd44dca
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 183 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 2748.152 ; gain = 32.023 ; free physical = 1510 ; free virtual = 4645
INFO: [Common 17-1381] The checkpoint '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/bd_ca02_phy_0_synth_1/bd_ca02_phy_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_ca02_phy_0, cache-ID = fe84465cb8c812f3
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sgdh/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/bd_ca02_phy_0_synth_1/bd_ca02_phy_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_ca02_phy_0_utilization_synth.rpt -pb bd_ca02_phy_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 06:34:03 2024...
