// Seed: 2533856240
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output reg id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  task id_3(inout logic [1 'b0 : |  -1 'b0] id_4 = -1'b0 - id_4, input logic id_5,
            input logic id_6);
    begin : LABEL_0
      id_2 <= id_5 - -1;
      if (-1'd0) id_4 = "";
    end
  endtask
endmodule
