/home/ratchet/Documents/prog/riscv-uniciclo/src/components/MUX/MUX_2_to_1.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/MUX/MUX_2_to_1.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/MUX/MUX_2_to_1.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity MUX_2_to_1
-- Compiling architecture RTL of MUX_2_to_1
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/MD.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/MD.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/MD.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity MD
-- Compiling architecture RTL of MD
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Control/Control.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Control/Control.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Control/Control.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Control
-- Compiling architecture RTL of Control
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/ULA/ULA.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/ULA/ULA.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/ULA/ULA.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ULA
-- Compiling architecture RTL of ULA
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/XREG/XREG.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/XREG/XREG.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/XREG/XREG.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity XREG
-- Compiling architecture RTL of XREG
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/riscv_components.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/riscv_components.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/riscv_components.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package riscv_components
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/PC/PC.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/PC/PC.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/PC/PC.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity PC
-- Compiling architecture RTL of PC
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/PC/PC_tb.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/PC/PC_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/PC/PC_tb.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity PC_tb
-- Compiling architecture testbench of PC_tb
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/MUX/MUX_2_to_1_tb.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/MUX/MUX_2_to_1_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/MUX/MUX_2_to_1_tb.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity MUX_2_to_1_tb
-- Compiling architecture testbench of MUX_2_to_1_tb
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/MI.vhdl {1 {vcom -work work -2008 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/MI.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/MI.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity MI
-- Compiling architecture RTL of MI
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}} /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/mem.vhdl {1 {vcom -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/mem.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1_3 Compiler 2020.04 Apr 27 2020
Start time: 19:38:43 on May 22,2021
vcom -reportprogress 300 -work work -2002 -explicit /home/ratchet/Documents/prog/riscv-uniciclo/src/components/Mem/mem.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mem_rv
-- Compiling architecture RTL of mem_rv
End time: 19:38:43 on May 22,2021, Elapsed time: 0:00:00

} {} {}}
