{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585100412879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585100412884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 18:40:12 2020 " "Processing started: Tue Mar 24 18:40:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585100412884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100412884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100412884 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1585100413472 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100413473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585100413501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585100413501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterflyunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterflyunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterflyunit " "Found entity 1: butterflyunit" {  } { { "butterflyunit.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexmultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexmultiplier " "Found entity 1: complexmultiplier" {  } { { "complexmultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexmultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexadder " "Found entity 1: complexadder" {  } { { "complexadder.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexadder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexadder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexadder_TB " "Found entity 1: complexadder_TB" {  } { { "complexadder_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexadder_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplemultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplemultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplemultiplier " "Found entity 1: simplemultiplier" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_TB " "Found entity 1: multiplier_TB" {  } { { "multiplier_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/multiplier_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexsubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexsubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexsubtractor " "Found entity 1: complexsubtractor" {  } { { "complexsubtractor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexsubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexsubtractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file complexsubtractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complexsubtractor_TB " "Found entity 1: complexsubtractor_TB" {  } { { "complexsubtractor_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexsubtractor_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterflyunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterflyunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterflyunit_TB " "Found entity 1: butterflyunit_TB" {  } { { "butterflyunit_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit_TB.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Processor " "Found entity 1: FFT_Processor" {  } { { "FFT_Processor.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Processor_TB " "Found entity 1: FFT_Processor_TB" {  } { { "FFT_Processor_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor_TB.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mic_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_translator " "Found entity 1: mic_translator" {  } { { "mic_translator.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/mic_translator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_components.sv 5 5 " "Found 5 design units, including 5 entities, in source file vga_components.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "VGA_Components.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421354 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_Components.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421354 ""} { "Info" "ISGN_ENTITY_NAME" "3 vsync " "Found entity 3: vsync" {  } { { "VGA_Components.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421354 ""} { "Info" "ISGN_ENTITY_NAME" "4 data " "Found entity 4: data" {  } { { "VGA_Components.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421354 ""} { "Info" "ISGN_ENTITY_NAME" "5 video_sync_generator " "Found entity 5: video_sync_generator" {  } { { "VGA_Components.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_translator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mic_translator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_translator_TB " "Found entity 1: mic_translator_TB" {  } { { "mic_translator_tb.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/mic_translator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv50to4_TB " "Found entity 1: clkdiv50to4_TB" {  } { { "clkdiv_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clkdiv_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_components_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_components_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Components_TB " "Found entity 1: VGA_Components_TB" {  } { { "VGA_Components_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_TB " "Found entity 1: FFT_TB" {  } { { "FFT_TB.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100421384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100421384 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_clk FFT.sv(9) " "Verilog HDL Implicit Net warning at FFT.sv(9): created implicit net for \"vga_clk\"" {  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585100421450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:vga_clock " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:vga_clock\"" {  } { { "FFT.sv" "vga_clock" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:main_clock " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:main_clock\"" {  } { { "FFT.sv" "main_clock" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_translator mic_translator:main_translator " "Elaborating entity \"mic_translator\" for hierarchy \"mic_translator:main_translator\"" {  } { { "FFT.sv" "main_translator" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Processor FFT_Processor:main_professor " "Elaborating entity \"FFT_Processor\" for hierarchy \"FFT_Processor:main_professor\"" {  } { { "FFT.sv" "main_professor" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterflyunit FFT_Processor:main_professor\|butterflyunit:BFU0 " "Elaborating entity \"butterflyunit\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\"" {  } { { "FFT_Processor.sv" "BFU0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT_Processor.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complexadder FFT_Processor:main_professor\|butterflyunit:BFU0\|complexadder:topadder " "Elaborating entity \"complexadder\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexadder:topadder\"" {  } { { "butterflyunit.sv" "topadder" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complexsubtractor FFT_Processor:main_professor\|butterflyunit:BFU0\|complexsubtractor:bottomadder " "Elaborating entity \"complexsubtractor\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexsubtractor:bottomadder\"" {  } { { "butterflyunit.sv" "bottomadder" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complexmultiplier FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult " "Elaborating entity \"complexmultiplier\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\"" {  } { { "butterflyunit.sv" "twiddlemult" { Text "C:/Users/chank/OneDrive/Quartus/FFT/butterflyunit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplemultiplier FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br " "Elaborating entity \"simplemultiplier\" for hierarchy \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\"" {  } { { "complexmultiplier.sv" "mult_ar_br" { Text "C:/Users/chank/OneDrive/Quartus/FFT/complexmultiplier.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator video_sync_generator:vga " "Elaborating entity \"video_sync_generator\" for hierarchy \"video_sync_generator:vga\"" {  } { { "FFT.sv" "vga" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync video_sync_generator:vga\|hsync:horizontal " "Elaborating entity \"hsync\" for hierarchy \"video_sync_generator:vga\|hsync:horizontal\"" {  } { { "VGA_Components.sv" "horizontal" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync video_sync_generator:vga\|vsync:vertical " "Elaborating entity \"vsync\" for hierarchy \"video_sync_generator:vga\|vsync:vertical\"" {  } { { "VGA_Components.sv" "vertical" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data video_sync_generator:vga\|data:display " "Elaborating entity \"data\" for hierarchy \"video_sync_generator:vga\|data:display\"" {  } { { "VGA_Components.sv" "display" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100421879 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1585100422206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_16o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_16o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_16o " "Found entity 1: sld_ela_trigger_16o" {  } { { "db/sld_ela_trigger_16o.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/sld_ela_trigger_16o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100423465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100423465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_fft_mic_translator_1_d1da.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_fft_mic_translator_1_d1da.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_FFT_Mic_Translator_1_d1da " "Found entity 1: sld_reserved_FFT_Mic_Translator_1_d1da" {  } { { "db/sld_reserved_fft_mic_translator_1_d1da.v" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/sld_reserved_fft_mic_translator_1_d1da.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100423558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100423558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ap14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ap14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ap14 " "Found entity 1: altsyncram_ap14" {  } { { "db/altsyncram_ap14.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/altsyncram_ap14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100424470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100424470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100424568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100424568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100424636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100424636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n7c " "Found entity 1: mux_n7c" {  } { { "db/mux_n7c.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/mux_n7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100424896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100424896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100425034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100425034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rh " "Found entity 1: cntr_6rh" {  } { { "db/cntr_6rh.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/cntr_6rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100425234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100425234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/cmpr_irb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100425299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100425299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1mi " "Found entity 1: cntr_1mi" {  } { { "db/cntr_1mi.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/cntr_1mi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100425408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100425408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_arh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_arh " "Found entity 1: cntr_arh" {  } { { "db/cntr_arh.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/cntr_arh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100425558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100425558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100425627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100425627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100425734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100425734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100425799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100425799 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "Mic_20Translator " "Analysis and Synthesis generated Signal Tap or debug node instance \"Mic_20Translator\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100426316 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1585100426415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.24.18:40:29 Progress: Loading sld3cba3e19/alt_sld_fab_wrapper_hw.tcl " "2020.03.24.18:40:29 Progress: Loading sld3cba3e19/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100429481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100431716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100431808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100434479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100434608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100434738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100434883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100434887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100434887 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1585100435557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3cba3e19/alt_sld_fab.v" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/ip/sld3cba3e19/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100435762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100435762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100435839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100435839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100435855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100435855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100435917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100435917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100435997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100435997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100435997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100436063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100436063 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "46 " "Inferred 46 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult0\"" {  } { { "VGA_Components.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult1\"" {  } { { "VGA_Components.sv" "Mult1" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult2\"" {  } { { "VGA_Components.sv" "Mult2" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult3\"" {  } { { "VGA_Components.sv" "Mult3" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult4\"" {  } { { "VGA_Components.sv" "Mult4" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 139 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult5\"" {  } { { "VGA_Components.sv" "Mult5" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult6\"" {  } { { "VGA_Components.sv" "Mult6" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult7\"" {  } { { "VGA_Components.sv" "Mult7" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult8\"" {  } { { "VGA_Components.sv" "Mult8" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult9\"" {  } { { "VGA_Components.sv" "Mult9" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult10\"" {  } { { "VGA_Components.sv" "Mult10" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult11\"" {  } { { "VGA_Components.sv" "Mult11" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult12\"" {  } { { "VGA_Components.sv" "Mult12" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult13\"" {  } { { "VGA_Components.sv" "Mult13" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult14\"" {  } { { "VGA_Components.sv" "Mult14" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_sync_generator:vga\|data:display\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_sync_generator:vga\|data:display\|Mult15\"" {  } { { "VGA_Components.sv" "Mult15" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 150 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU5\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU5\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU5\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU5\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU7\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU7\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU7\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU7\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU5\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU5\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU5\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU5\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU7\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU7\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU7\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU7\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_bi\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|Mult0\"" {  } { { "simplemultiplier.sv" "Mult0" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100441234 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585100441234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_sync_generator:vga\|data:display\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_sync_generator:vga\|data:display\|lpm_mult:Mult0\"" {  } { { "VGA_Components.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100441325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_sync_generator:vga\|data:display\|lpm_mult:Mult0 " "Instantiated megafunction \"video_sync_generator:vga\|data:display\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441325 ""}  } { { "VGA_Components.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100441325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jrs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jrs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jrs " "Found entity 1: mult_jrs" {  } { { "db/mult_jrs.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/mult_jrs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100441377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100441377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100441746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU0\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441746 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100441746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100441800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100441800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100441873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU1\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441873 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100441873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/mult_pgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585100441925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100441925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100441983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100441983 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100441983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100442038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442038 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100442038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100442072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ar_br\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442072 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100442072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100442106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU3\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_bi\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442106 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100442106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100442398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU2\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442398 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100442398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100442453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU6\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442453 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100442453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0\"" {  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100442512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0 " "Instantiated megafunction \"FFT_Processor:main_professor\|butterflyunit:BFU4\|complexmultiplier:twiddlemult\|simplemultiplier:mult_ai_br\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585100442512 ""}  } { { "simplemultiplier.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/simplemultiplier.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585100442512 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "984 " "Ignored 984 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "984 " "Ignored 984 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1585100443126 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1585100443126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100444144 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100445925 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1585100446416 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100446416 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100446416 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100446416 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clk_virt " "  20.000     clk_virt" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100446416 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "64000.000      newline " "64000.000      newline" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100446416 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000   system_clk " "1000.000   system_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100446416 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      vga_clk " "  40.000      vga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100446416 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100446416 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100446584 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1585100447874 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100447876 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1585100447943 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100447948 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Mic_20Translator 94 " "Successfully connected in-system debug instance \"Mic_20Translator\" to all 94 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1585100449670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585100449743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585100449743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5694 " "Implemented 5694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585100450156 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585100450156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5410 " "Implemented 5410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585100450156 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1585100450156 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "140 " "Implemented 140 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1585100450156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585100450156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585100450211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 18:40:50 2020 " "Processing ended: Tue Mar 24 18:40:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585100450211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585100450211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585100450211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585100450211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1585100451331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585100451336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 18:40:51 2020 " "Processing started: Tue Mar 24 18:40:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585100451336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1585100451336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off FFT -c FFT --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off FFT -c FFT --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1585100451336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1585100451438 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100451523 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100451689 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:Mic_20Translator " "Using synthesis netlist for partition \"sld_signaltap:Mic_20Translator\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100451802 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Mic_20Translator 94 " "Successfully connected in-system debug instance \"Mic_20Translator\" to all 94 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1585100451955 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1585100451957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585100452025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1585100452025 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1585100452394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5694 " "Implemented 5694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585100452458 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585100452458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5410 " "Implemented 5410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585100452458 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1585100452458 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "140 " "Implemented 140 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1585100452458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1585100452458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 2 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585100452770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 18:40:52 2020 " "Processing ended: Tue Mar 24 18:40:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585100452770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585100452770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585100452770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1585100452770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585100453898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585100453903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 18:40:53 2020 " "Processing started: Tue Mar 24 18:40:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585100453903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1585100453903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FFT -c FFT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1585100453903 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1585100454031 ""}
{ "Info" "0" "" "Project  = FFT" {  } {  } 0 0 "Project  = FFT" 0 0 "Fitter" 0 0 1585100454032 ""}
{ "Info" "0" "" "Revision = FFT" {  } {  } 0 0 "Revision = FFT" 0 0 "Fitter" 0 0 1585100454032 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1585100454233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1585100454246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1585100454246 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FFT 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FFT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1585100454320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585100454364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585100454364 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1585100454648 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1585100454657 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1585100455042 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1585100455042 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 18749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585100455053 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 18751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585100455053 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 18753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585100455053 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 18755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1585100455053 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1585100455053 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1585100455054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1585100455054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1585100455054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1585100455054 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1585100455057 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1585100455380 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585100456447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585100456447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585100456447 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1585100456447 ""}
{ "Info" "ISTA_SDC_FOUND" "clk.sdc " "Reading SDC File: 'clk.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585100456462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 5 main_translator\|BCLK_gen\|clk_out_reg\|q pin " "Ignored filter at clk.sdc(5): main_translator\|BCLK_gen\|clk_out_reg\|q could not be matched with a pin" {  } { { "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585100456464 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock clk.sdc 5 Argument <targets> is an empty collection " "Ignored create_generated_clock at clk.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name BCLK -source \[get_pins \{main_clock\|clk_out_reg\|q\}\] -divide_by 2 \[get_pins \{main_translator\|BCLK_gen\|clk_out_reg\|q\}\] " "create_generated_clock -name BCLK -source \[get_pins \{main_clock\|clk_out_reg\|q\}\] -divide_by 2 \[get_pins \{main_translator\|BCLK_gen\|clk_out_reg\|q\}\]" {  } { { "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585100456464 ""}  } { { "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" 5 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585100456464 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585100456488 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1585100456488 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_virt " "Virtual clock clk_virt is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1585100456517 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) clk (Rise) setup and hold " "From system_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) clk (Rise) setup and hold " "From system_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Rise) clk (Rise) setup and hold " "From vga_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) clk (Rise) setup and hold " "From vga_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Rise) setup and hold " "From system_clk (Rise) to system_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Fall) setup and hold " "From system_clk (Rise) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) system_clk (Fall) setup and hold " "From system_clk (Fall) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) vga_clk (Fall) setup and hold " "From system_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) vga_clk (Fall) setup and hold " "From vga_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) vga_clk (Fall) setup and hold " "From newline (Rise) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) newline (Rise) setup and hold " "From newline (Rise) to newline (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100456517 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1585100456517 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1585100456518 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100456518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100456518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100456518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100456518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clk_virt " "  20.000     clk_virt" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100456518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "64000.000      newline " "64000.000      newline" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100456518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000   system_clk " "1000.000   system_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100456518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      vga_clk " "  40.000      vga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585100456518 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1585100456518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585100456899 ""}  } { { "FFT.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/FFT.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 18737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585100456899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:main_clock\|clk_out_reg  " "Automatically promoted node clkdiv:main_clock\|clk_out_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585100456899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mic_translator:main_translator\|BCLK " "Destination node mic_translator:main_translator\|BCLK" {  } { { "mic_translator.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/mic_translator.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 1918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585100456899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:main_clock\|clk_out_reg~0 " "Destination node clkdiv:main_clock\|clk_out_reg~0" {  } { { "clkdiv.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clkdiv.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 6652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585100456899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1585100456899 ""}  } { { "clkdiv.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clkdiv.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 1932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585100456899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:vga_clock\|clk_out_reg  " "Automatically promoted node clkdiv:vga_clock\|clk_out_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585100456899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:vga_clock\|clk_out_reg~0 " "Destination node clkdiv:vga_clock\|clk_out_reg~0" {  } { { "clkdiv.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clkdiv.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 12683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585100456899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1585100456899 ""}  } { { "clkdiv.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clkdiv.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 1933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585100456899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585100456899 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 12689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585100456899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_sync_generator:vga\|hsync:horizontal\|newline_out  " "Automatically promoted node video_sync_generator:vga\|hsync:horizontal\|newline_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585100456899 ""}  } { { "VGA_Components.sv" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/VGA_Components.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585100456899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:Mic_20Translator\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:Mic_20Translator\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1585100456899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:Mic_20Translator\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:Mic_20Translator\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 14870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585100456899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:Mic_20Translator\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_odi:auto_generated\|counter_reg_bit\[0\]~1 " "Destination node sld_signaltap:Mic_20Translator\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_odi:auto_generated\|counter_reg_bit\[0\]~1" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/db/cntr_odi.tdf" 40 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 14992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585100456899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:Mic_20Translator\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:Mic_20Translator\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 13348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1585100456899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1585100456899 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 0 { 0 ""} 0 14201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1585100456899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585100457600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1585100457606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1585100457606 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585100457614 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585100457623 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585100457633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585100457960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1254 Embedded multiplier block " "Packed 1254 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1585100457965 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1014 " "Created 1014 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1585100457965 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585100457965 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1585100458346 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1585100459732 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585100459797 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1585100459812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1585100461198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585100461911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1585100461963 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1585100476185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585100476185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1585100477206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/chank/OneDrive/Quartus/FFT/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1585100481535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1585100481535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585100487384 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.69 " "Total time spent on timing analysis during the Fitter is 4.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1585100487655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585100487719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585100489576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585100489579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585100492032 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585100493520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chank/OneDrive/Quartus/FFT/output_files/FFT.fit.smsg " "Generated suppressed messages file C:/Users/chank/OneDrive/Quartus/FFT/output_files/FFT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1585100494896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5930 " "Peak virtual memory: 5930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585100496581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 18:41:36 2020 " "Processing ended: Tue Mar 24 18:41:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585100496581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585100496581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585100496581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1585100496581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1585100497622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585100497627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 18:41:37 2020 " "Processing started: Tue Mar 24 18:41:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585100497627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1585100497627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FFT -c FFT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1585100497627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1585100498153 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1585100500724 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1585100500849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585100501773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 18:41:41 2020 " "Processing ended: Tue Mar 24 18:41:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585100501773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585100501773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585100501773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1585100501773 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1585100502437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1585100503015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585100503020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 18:41:42 2020 " "Processing started: Tue Mar 24 18:41:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585100503020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585100503020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FFT -c FFT " "Command: quartus_sta FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585100503021 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1585100503168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1585100503718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585100503718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100503750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100503750 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585100504325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585100504325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585100504325 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1585100504325 ""}
{ "Info" "ISTA_SDC_FOUND" "clk.sdc " "Reading SDC File: 'clk.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585100504345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 5 main_translator\|BCLK_gen\|clk_out_reg\|q pin " "Ignored filter at clk.sdc(5): main_translator\|BCLK_gen\|clk_out_reg\|q could not be matched with a pin" {  } { { "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585100504348 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock clk.sdc 5 Argument <targets> is an empty collection " "Ignored create_generated_clock at clk.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name BCLK -source \[get_pins \{main_clock\|clk_out_reg\|q\}\] -divide_by 2 \[get_pins \{main_translator\|BCLK_gen\|clk_out_reg\|q\}\] " "create_generated_clock -name BCLK -source \[get_pins \{main_clock\|clk_out_reg\|q\}\] -divide_by 2 \[get_pins \{main_translator\|BCLK_gen\|clk_out_reg\|q\}\]" {  } { { "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585100504350 ""}  } { { "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" "" { Text "C:/Users/chank/OneDrive/Quartus/FFT/clk.sdc" 5 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585100504350 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585100504385 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585100504385 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_virt " "Virtual clock clk_virt is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1585100504403 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) clk (Rise) setup and hold " "From system_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) clk (Rise) setup and hold " "From system_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Rise) clk (Rise) setup and hold " "From vga_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) clk (Rise) setup and hold " "From vga_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Rise) setup and hold " "From system_clk (Rise) to system_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Fall) setup and hold " "From system_clk (Rise) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) system_clk (Fall) setup and hold " "From system_clk (Fall) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) vga_clk (Fall) setup and hold " "From system_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) vga_clk (Fall) setup and hold " "From vga_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) vga_clk (Fall) setup and hold " "From newline (Rise) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) newline (Rise) setup and hold " "From newline (Rise) to newline (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100504403 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585100504403 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585100504404 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585100504424 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1585100504488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.139 " "Worst-case setup slack is 10.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.139               0.000 vga_clk  " "   10.139               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.751               0.000 clk  " "   13.751               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.128               0.000 altera_reserved_tck  " "   43.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  495.176               0.000 system_clk  " "  495.176               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "63995.622               0.000 newline  " "63995.622               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100504533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk  " "    0.297               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 system_clk  " "    0.342               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 vga_clk  " "    0.430               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 newline  " "    0.964               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100504566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.459 " "Worst-case recovery slack is 95.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.459               0.000 altera_reserved_tck  " "   95.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100504573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.904 " "Worst-case removal slack is 0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 altera_reserved_tck  " "    0.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100504580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.549 " "Worst-case minimum pulse width slack is 9.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.549               0.000 clk  " "    9.549               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.604               0.000 vga_clk  " "   19.604               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.531               0.000 altera_reserved_tck  " "   49.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.598               0.000 system_clk  " "  499.598               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "31999.760               0.000 newline  " "31999.760               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100504588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100504588 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100504650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100504650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100504650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100504650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 94.860 ns " "Worst Case Available Settling Time: 94.860 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100504650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100504650 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585100504650 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585100504659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585100504686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585100507222 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585100507541 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585100507541 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_virt " "Virtual clock clk_virt is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1585100507542 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) clk (Rise) setup and hold " "From system_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) clk (Rise) setup and hold " "From system_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Rise) clk (Rise) setup and hold " "From vga_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) clk (Rise) setup and hold " "From vga_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Rise) setup and hold " "From system_clk (Rise) to system_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Fall) setup and hold " "From system_clk (Rise) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) system_clk (Fall) setup and hold " "From system_clk (Fall) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) vga_clk (Fall) setup and hold " "From system_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) vga_clk (Fall) setup and hold " "From vga_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) vga_clk (Fall) setup and hold " "From newline (Rise) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) newline (Rise) setup and hold " "From newline (Rise) to newline (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100507542 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585100507542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.885 " "Worst-case setup slack is 10.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.885               0.000 vga_clk  " "   10.885               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.091               0.000 clk  " "   14.091               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.651               0.000 altera_reserved_tck  " "   43.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  495.533               0.000 system_clk  " "  495.533               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "63995.993               0.000 newline  " "63995.993               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100507635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clk  " "    0.287               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 system_clk  " "    0.306               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 vga_clk  " "    0.394               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 newline  " "    0.897               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100507674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.890 " "Worst-case recovery slack is 95.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.890               0.000 altera_reserved_tck  " "   95.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100507681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.828 " "Worst-case removal slack is 0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 altera_reserved_tck  " "    0.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100507688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.575 " "Worst-case minimum pulse width slack is 9.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.575               0.000 clk  " "    9.575               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.593               0.000 vga_clk  " "   19.593               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.547               0.000 altera_reserved_tck  " "   49.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.578               0.000 system_clk  " "  499.578               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "31999.736               0.000 newline  " "31999.736               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100507697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100507697 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100507768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100507768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100507768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100507768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 95.272 ns " "Worst Case Available Settling Time: 95.272 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100507768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100507768 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585100507768 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585100507778 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585100508055 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585100508055 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_virt " "Virtual clock clk_virt is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1585100508056 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) clk (Rise) setup and hold " "From system_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) clk (Rise) setup and hold " "From system_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Rise) clk (Rise) setup and hold " "From vga_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) clk (Rise) setup and hold " "From vga_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Rise) setup and hold " "From system_clk (Rise) to system_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Fall) setup and hold " "From system_clk (Rise) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) system_clk (Fall) setup and hold " "From system_clk (Fall) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) vga_clk (Fall) setup and hold " "From system_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) vga_clk (Fall) setup and hold " "From vga_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) vga_clk (Fall) setup and hold " "From newline (Rise) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) newline (Rise) setup and hold " "From newline (Rise) to newline (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585100508056 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585100508056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.556 " "Worst-case setup slack is 15.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556               0.000 vga_clk  " "   15.556               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.842               0.000 clk  " "   16.842               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.291               0.000 altera_reserved_tck  " "   47.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.820               0.000 system_clk  " "  497.820               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "63998.153               0.000 newline  " "63998.153               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100508087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 clk  " "    0.115               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 system_clk  " "    0.147               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 vga_clk  " "    0.170               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 newline  " "    0.397               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100508119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.726 " "Worst-case recovery slack is 97.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.726               0.000 altera_reserved_tck  " "   97.726               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100508126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.405 " "Worst-case removal slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 altera_reserved_tck  " "    0.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100508136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 clk  " "    9.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.715               0.000 vga_clk  " "   19.715               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.385               0.000 altera_reserved_tck  " "   49.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.705               0.000 system_clk  " "  499.705               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "31999.738               0.000 newline  " "31999.738               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585100508144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585100508144 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100508203 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100508203 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100508203 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100508203 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 97.737 ns " "Worst Case Available Settling Time: 97.737 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100508203 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585100508203 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585100508203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585100508868 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585100508871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 51 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585100508974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 18:41:48 2020 " "Processing ended: Tue Mar 24 18:41:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585100508974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585100508974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585100508974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585100508974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1585100509941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585100509946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 18:41:49 2020 " "Processing started: Tue Mar 24 18:41:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585100509946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1585100509946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FFT -c FFT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1585100509946 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "EDA Netlist Writer" 0 -1 1585100510509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1585100510662 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1585100511277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT.vo C:/Users/chank/OneDrive/Quartus/FFT/simulation/modelsim/ simulation " "Generated file FFT.vo in folder \"C:/Users/chank/OneDrive/Quartus/FFT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585100512126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585100513310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 18:41:53 2020 " "Processing ended: Tue Mar 24 18:41:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585100513310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585100513310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585100513310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1585100513310 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1585100513950 ""}
