\hypertarget{union__hw__sdhc__adsaddr}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+adsaddr Union Reference}
\label{union__hw__sdhc__adsaddr}\index{\+\_\+hw\+\_\+sdhc\+\_\+adsaddr@{\+\_\+hw\+\_\+sdhc\+\_\+adsaddr}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+A\+D\+S\+A\+D\+DR -\/ A\+D\+MA System Addressregister (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+adsaddr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__adsaddr_a4471846df0c2b515258486c669fc774b}{}\label{union__hw__sdhc__adsaddr_a4471846df0c2b515258486c669fc774b}

\item 
struct \hyperlink{struct__hw__sdhc__adsaddr_1_1__hw__sdhc__adsaddr__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+adsaddr\+::\+\_\+hw\+\_\+sdhc\+\_\+adsaddr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__adsaddr_ad5899958db626cedac03d50bbad0607e}{}\label{union__hw__sdhc__adsaddr_ad5899958db626cedac03d50bbad0607e}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+A\+D\+S\+A\+D\+DR -\/ A\+D\+MA System Addressregister (RW) 

Reset value\+: 0x00000000U

This register contains the physical system memory address used for A\+D\+MA transfers. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
