# RV32IM Pipelined Processor üöÄ

## 1. M√¥ T·∫£ D·ª± √Ån (Project Description)

D·ª± √°n n√†y l√† thi·∫øt k·∫ø hi·ªán th·ª±c h√≥a m·ªôt b·ªô vi x·ª≠ l√Ω **RISC-V 32-bit** h·ªó tr·ª£ t·∫≠p l·ªánh s·ªë h·ªçc **M-Extension** (Nh√¢n/Chia). Vi x·ª≠ l√Ω ƒë∆∞·ª£c x√¢y d·ª±ng d·ª±a tr√™n ki·∫øn tr√∫c **Pipeline 5 t·∫ßng (5-Stage Pipeline)** c·ªï ƒëi·ªÉn, t·∫≠p trung t·ªëi ∆∞u h√≥a hi·ªáu nƒÉng th√¥ng qua k·ªπ thu·∫≠t song song m·ª©c l·ªánh (ILP) v√† gi·∫£m thi·ªÉu chu k·ª≥ r·ªói (stall).

ƒêi·ªÉm ƒë·∫∑c bi·ªát c·ªßa thi·∫øt k·∫ø l√† vi·ªác t√≠ch h·ª£p c√°c k·ªπ thu·∫≠t x·ª≠ l√Ω xung ƒë·ªôt (Hazard Handling) ti√™n ti·∫øn v√† m·ªôt **b·ªô chia ph·∫ßn c·ª©ng ƒëa chu k·ª≥ (Multi-cycle Hardware Divider)** ho·∫°t ƒë·ªông song song v·ªõi pipeline ch√≠nh.

* **Ki·∫øn tr√∫c:** RISC-V 32-bit (RV32IM).
* **Pipeline:** 5 t·∫ßng (Fetch, Decode, Execute, Memory, Writeback).
* **Ng√¥n ng·ªØ thi·∫øt k·∫ø:** Verilog HDL.
* **M·ª•c ti√™u:** Nghi√™n c·ª©u ki·∫øn tr√∫c m√°y t√≠nh chuy√™n s√¢u, t·ªëi ∆∞u h√≥a th√¥ng l∆∞·ª£ng (Throughput) v√† di·ªán t√≠ch ph·∫ßn c·ª©ng.

## 2. C√¥ng Ngh·ªá S·ª≠ D·ª•ng (Technologies Used)

* **Ng√¥n ng·ªØ:** Verilog HDL (IEEE 1364-2005).
* **Ki·∫øn tr√∫c t·∫≠p l·ªánh (ISA):** RISC-V User-Level ISA (RV32IM).
* **C√¥ng c·ª• m√¥ ph·ªèng:** Icarus Verilog, ModelSim, ho·∫∑c Vivado.
* **C√¥ng c·ª• ph√¢n t√≠ch s√≥ng:** GTKWave.
* **Editor:** VS Code (Verilog extension).

## 3. T√≠nh NƒÉng K·ªπ Thu·∫≠t N·ªïi B·∫≠t (Key Features)

### 3.1. ƒê∆∞·ªùng ·ªêng 5 T·∫ßng (5-Stage Pipeline)
B·ªô x·ª≠ l√Ω chia nh·ªè qu√° tr√¨nh th·ª±c thi l·ªánh th√†nh 5 giai ƒëo·∫°n ƒë·ªôc l·∫≠p: **IF, ID, EX, MEM, WB**. [cite_start]ƒêi·ªÅu n√†y cho ph√©p x·ª≠ l√Ω ch·ªìng g·ªëi nhi·ªÅu l·ªánh c√πng l√∫c ƒë·ªÉ tƒÉng t·ªëi ƒëa th√¥ng l∆∞·ª£ng x·ª≠ l√Ω [cite: 26, 85-227].

### 3.2. B·ªô Chia Pipeline 8 T·∫ßng (8-Stage Pipelined Divider)
Thay v√¨ s·ª≠ d·ª•ng b·ªô chia ƒë∆°n chu k·ª≥ (g√¢y tr·ªÖ l·ªõn) ho·∫∑c ch·∫∑n pipeline (g√¢y stall l√¢u), d·ª± √°n t√≠ch h·ª£p m·ªôt Divider Unit ri√™ng bi·ªát:
* [cite_start]**C·∫•u tr√∫c:** 8 t·∫ßng pipeline ho·∫°t ƒë·ªông song song v·ªõi lu·ªìng x·ª≠ l√Ω ch√≠nh [cite: 242-248].
* [cite_start]**Thu·∫≠t to√°n:** S·ª≠ d·ª•ng ph∆∞∆°ng ph√°p d·ªãch-tr·ª´ (Shift-Subtract) v·ªõi 4 l·∫ßn l·∫∑p m·ªói t·∫ßng (4 iterations/stage) ƒë·ªÉ c√¢n b·∫±ng gi·ªØa di·ªán t√≠ch v√† t·ªëc ƒë·ªô [cite: 250-252].
* [cite_start]**Shadow Register:** Datapath s·ª≠ d·ª•ng m·ªôt chu·ªói thanh ghi b√≥ng ƒë·ªÉ theo d√µi l·ªánh chia v√† x·ª≠ l√Ω xung ƒë·ªôt ghi (Writeback Hazard) ch√≠nh x√°c t·∫°i chu k·ª≥ th·ª© 8 [cite: 177-190].

### 3.3. B·ªô C·ªông Nhanh (Carry Lookahead Adder - CLA)
S·ª≠ d·ª•ng ki·∫øn tr√∫c c·ªông nh√¨n tr∆∞·ªõc s·ªë nh·ªõ (CLA) 32-bit thay v√¨ Ripple Carry Adder truy·ªÅn th·ªëng. [cite_start]K·ªπ thu·∫≠t n√†y gi·∫£m ƒë√°ng k·ªÉ ƒë∆∞·ªùng tr·ªÖ (Critical Path) t·∫°i t·∫ßng Execute, cho ph√©p vi x·ª≠ l√Ω ho·∫°t ƒë·ªông ·ªü t·∫ßn s·ªë xung nh·ªãp cao h∆°n [cite: 1-25].

### 3.4. H·ªá Th·ªëng X·ª≠ L√Ω Xung ƒê·ªôt (Advanced Hazard Unit)
H·ªá th·ªëng t·ª± ƒë·ªông ƒë·∫£m b·∫£o t√≠nh to√†n v·∫πn d·ªØ li·ªáu:
* **Data Forwarding (Bypass):** Chuy·ªÉn d·ªØ li·ªáu t·ª´ t·∫ßng MEM/WB quay ng∆∞·ª£c l·∫°i EX ngay l·∫≠p t·ª©c, gi·∫£i quy·∫øt Data Hazard m√† kh√¥ng c·∫ßn d·ª´ng pipeline [cite: 142-152].
* **Load-Use Hazard Detection:** T·ª± ƒë·ªông ch√®n 1 chu k·ª≥ Stall khi ph√°t hi·ªán l·ªánh sau ph·ª• thu·ªôc v√†o d·ªØ li·ªáu t·ª´ l·ªánh Load tr∆∞·ªõc ƒë√≥.
* **Control Hazard Flushing:** T·ª± ƒë·ªông h·ªßy (Flush) c√°c l·ªánh sai trong ƒë∆∞·ªùng ·ªëng ngay l·∫≠p t·ª©c khi g·∫∑p l·ªánh r·∫Ω nh√°nh (Branch/Jump) [cite: 82, 89-90].
* **Structural Hazard Handling:** C∆° ch·∫ø tr·ªçng t√†i (arbiter) ngƒÉn xung ƒë·ªôt khi l·ªánh Chia v√† l·ªánh th∆∞·ªùng c√πng mu·ªën ghi v√†o Register File [cite: 76-81].

## 4. C·∫•u Tr√∫c M√£ Ngu·ªìn (Source Structure)

| T√™n File | Ch·ª©c nƒÉng |
| :--- | :--- |
| **`DatapathPipelined.v`** | **Core Module:** Ch·ª©a logic 5 t·∫ßng pipeline, Hazard Unit, Forwarding Unit v√† Register File. |
| **`DividerUnsignedPipelined.v`** | **Hardware Divider:** B·ªô chia pipeline 8 t·∫ßng, h·ªó tr·ª£ chia c√≥ d·∫•u v√† kh√¥ng d·∫•u. |
| **`cla.v`** | **ALU Adder:** B·ªô c·ªông CLA 32-bit t·ªëc ƒë·ªô cao. |
| **`mem_initial_contents.hex`** | **Instruction Memory:** M√£ m√°y (Hex) d√πng ƒë·ªÉ n·∫°p v√†o b·ªô nh·ªõ khi m√¥ ph·ªèng. |

## 5. S∆° ƒê·ªì Ho·∫°t ƒê·ªông (Architecture Flow)

D·ªØ li·ªáu di chuy·ªÉn qua c√°c t·∫ßng x·ª≠ l√Ω nh∆∞ sau:
1.  **IF (Fetch):** PC tr·ªè t·ªõi ƒë·ªãa ch·ªâ l·ªánh trong Instruction Memory.
2.  **ID (Decode):** Gi·∫£i m√£ l·ªánh, ƒë·ªçc Register File. N·∫øu l√† l·ªánh Chia, g·ª≠i t√≠n hi·ªáu sang Divider Unit.
3.  **EX (Execute):** ALU (d√πng CLA) t√≠nh to√°n ho·∫∑c Divider b·∫Øt ƒë·∫ßu x·ª≠ l√Ω. Forwarding Unit c·∫•p d·ªØ li·ªáu m·ªõi nh·∫•t n·∫øu c√≥ xung ƒë·ªôt.
4.  **MEM (Memory):** Truy c·∫≠p Data Memory (cho l·ªánh Load/Store).
5.  **WB (Writeback):** Mux l·ª±a ch·ªçn k·∫øt qu·∫£ t·ª´ ALU, Memory ho·∫∑c Divider Unit ƒë·ªÉ ghi l·∫°i v√†o Register File.

## 6. H∆∞·ªõng D·∫´n C√†i ƒê·∫∑t & M√¥ Ph·ªèng (Installation & Usage)

### B∆∞·ªõc 1: C√†i ƒë·∫∑t c√¥ng c·ª•
B·∫°n c·∫ßn c√†i ƒë·∫∑t **Icarus Verilog** (ƒë·ªÉ bi√™n d·ªãch) v√† **GTKWave** (ƒë·ªÉ xem s√≥ng).
* **Linux:** `sudo apt install iverilog gtkwave`
* **Windows:** T·∫£i b·ªô c√†i t·∫°i [bleyer.org/icarus](http://bleyer.org/icarus/).

### B∆∞·ªõc 2: Chu·∫©n b·ªã m√£ m√°y
ƒê·∫£m b·∫£o file `mem_initial_contents.hex` n·∫±m c√πng th∆∞ m·ª•c v·ªõi c√°c file m√£ ngu·ªìn.

### B∆∞·ªõc 3: Bi√™n d·ªãch v√† Ch·∫°y
M·ªü terminal t·∫°i th∆∞ m·ª•c d·ª± √°n v√† ch·∫°y l·ªánh:

```bash
# 1. Bi√™n d·ªãch to√†n b·ªô source code
iverilog -o cpu_core DatapathPipelined.v cla.v DividerUnsignedPipelined.v

# 2. Ch·∫°y m√¥ ph·ªèng
vvp cpu_core
