
*** Running vivado
    with args -log CKiller24.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CKiller24.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CKiller24.tcl -notrace
Command: synth_design -top CKiller24 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28818 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1833.590 ; gain = 203.684 ; free physical = 196305 ; free virtual = 487613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CKiller24' [/home/sa/tmc/CK24/CKiller24.srcs/sources_1/new/Top.vhd:38]
INFO: [Synth 8-3491] module 'progmem' declared at '/home/sa/tmc/CK24/CKiller24.runs/synth_1/.Xil/Vivado-28665-cumulus/realtime/progmem_stub.vhdl:5' bound to instance 'pm' of component 'progmem' [/home/sa/tmc/CK24/CKiller24.srcs/sources_1/new/Top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'progmem' [/home/sa/tmc/CK24/CKiller24.runs/synth_1/.Xil/Vivado-28665-cumulus/realtime/progmem_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'CKiller24' (1#1) [/home/sa/tmc/CK24/CKiller24.srcs/sources_1/new/Top.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1897.312 ; gain = 267.406 ; free physical = 196335 ; free virtual = 487643
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1897.312 ; gain = 267.406 ; free physical = 196335 ; free virtual = 487644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1897.312 ; gain = 267.406 ; free physical = 196335 ; free virtual = 487644
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1897.312 ; gain = 0.000 ; free physical = 196328 ; free virtual = 487636
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sa/tmc/CK24/CKiller24.srcs/sources_1/ip/progmem/progmem/progmem_in_context.xdc] for cell 'pm'
Finished Parsing XDC File [/home/sa/tmc/CK24/CKiller24.srcs/sources_1/ip/progmem/progmem/progmem_in_context.xdc] for cell 'pm'
Parsing XDC File [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'd[0]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'd[1]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'd[2]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'd[3]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'd[4]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'd[5]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'd[6]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'd[7]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'latch[0]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'PS2_C'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'PS2_D'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'PS2_C'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'PS2_D'. [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc:229]
Finished Parsing XDC File [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CKiller24_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sa/tmc/CK24/CKiller24.srcs/constrs_1/imports/tmc/Keyboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CKiller24_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CKiller24_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.125 ; gain = 0.000 ; free physical = 196191 ; free virtual = 487499
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2052.125 ; gain = 0.000 ; free physical = 196191 ; free virtual = 487499
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:02:02 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196310 ; free virtual = 487619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:02:02 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196310 ; free virtual = 487619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:02:02 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196310 ; free virtual = 487619
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CKiller24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0001 |                               00
                      s1 |                             0010 |                               01
                      s2 |                             0100 |                               10
                      s3 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CKiller24'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:02:04 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196301 ; free virtual = 487610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CKiller24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'memA_reg[4]' (FDCE) to 'memA_reg[5]'
INFO: [Synth 8-3886] merging instance 'memA_reg[5]' (FDCE) to 'memA_reg[6]'
INFO: [Synth 8-3886] merging instance 'memA_reg[6]' (FDCE) to 'memA_reg[7]'
INFO: [Synth 8-3886] merging instance 'memA_reg[7]' (FDCE) to 'memA_reg[8]'
INFO: [Synth 8-3886] merging instance 'memA_reg[8]' (FDCE) to 'memA_reg[9]'
INFO: [Synth 8-3886] merging instance 'memA_reg[9]' (FDCE) to 'memA_reg[10]'
INFO: [Synth 8-3886] merging instance 'memA_reg[10]' (FDCE) to 'memA_reg[11]'
INFO: [Synth 8-3886] merging instance 'memA_reg[11]' (FDCE) to 'memA_reg[12]'
INFO: [Synth 8-3886] merging instance 'memA_reg[12]' (FDCE) to 'memA_reg[13]'
INFO: [Synth 8-3886] merging instance 'memA_reg[13]' (FDCE) to 'memA_reg[14]'
INFO: [Synth 8-3886] merging instance 'memA_reg[14]' (FDCE) to 'memA_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memA_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:10 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196288 ; free virtual = 487600
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:03:17 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:03:17 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487474
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:03:17 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196161 ; free virtual = 487473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:03:46 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:03:46 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:03:46 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:03:46 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:46 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:46 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |progmem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |progmem_bbox_0 |     1|
|2     |BUFG           |     1|
|3     |LUT2           |     1|
|4     |LUT3           |     2|
|5     |LUT4           |     4|
|6     |LUT5           |     6|
|7     |LUT6           |     3|
|8     |FDCE           |     7|
|9     |FDPE           |     1|
|10    |FDRE           |     9|
|11    |FDSE           |     8|
|12    |IBUF           |     6|
|13    |OBUF           |     8|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    81|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:46 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196163 ; free virtual = 487475
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:34 ; elapsed = 00:03:30 . Memory (MB): peak = 2052.125 ; gain = 267.406 ; free physical = 196215 ; free virtual = 487527
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:03:47 . Memory (MB): peak = 2052.125 ; gain = 422.219 ; free physical = 196215 ; free virtual = 487527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.125 ; gain = 0.000 ; free physical = 196286 ; free virtual = 487597
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.125 ; gain = 0.000 ; free physical = 196233 ; free virtual = 487545
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:32 ; elapsed = 00:04:46 . Memory (MB): peak = 2052.125 ; gain = 592.574 ; free physical = 196364 ; free virtual = 487676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.125 ; gain = 0.000 ; free physical = 196364 ; free virtual = 487676
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sa/tmc/CK24/CKiller24.runs/synth_1/CKiller24.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CKiller24_utilization_synth.rpt -pb CKiller24_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 09:56:24 2020...
