<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="WuPu::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="TB_MOM_ENCODER_ZBCtrl::work"/><component name="TB_WUPU_Complete::work"/><component name="CLK::work"/><component name="RingOscillator::work"/><component name="ringO_cnt::work"/><device die="IQ2X1M0LP" family="IGLOO" package="vq100"/><component name="fffffff::work"/><component name="CTRLRINGoSC::work"/><component name="couter2::work"/><SmartGen version="8.0"/></workspace>