Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Tue Nov 03 13:21:28 2015
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SCOPE_TOP_timing_summary_routed.rpt -rpx SCOPE_TOP_timing_summary_routed.rpx
| Design       : SCOPE_TOP
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM1/state_reg[1]/C (HIGH)

 There are 20473 register/latch pins with no clock driven by root clock pin: GEN_CLK_SUBSAMPLE/CLK_DIVIDED_reg/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: secondDigit_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: thirdDigit_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30727 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.123      -12.669                      4                  755        0.121        0.000                      0                  755        3.000        0.000                       0                   442  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 0.295        0.000                      0                  567        0.154        0.000                      0                  567        3.000        0.000                       0                   347  
  clk_out1_clk_wiz_0       -3.008       -9.836                      4                  188        0.121        0.000                      0                  188        4.130        0.000                       0                    92  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -5.123      -10.558                      3                    3        0.305        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentyPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 1.989ns (20.905%)  route 7.526ns (79.095%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.841 - 10.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.221     4.100    CLK_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.393     4.493 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=123, routed)         0.847     5.341    BTNU_DEBOUNCER/DI[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.438 r  BTNU_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.438    BTNU_DEBOUNCER/target1xPos[3]_i_7_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.741 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.225     7.966    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X25Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.191 r  BTNU_DEBOUNCER/currentyPos[2]_i_490/O
                         net (fo=1, routed)           0.000     8.191    BTNU_DEBOUNCER/currentyPos[2]_i_490_n_0
    SLICE_X25Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.358 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_222/O
                         net (fo=1, routed)           0.000     8.358    BTNU_DEBOUNCER/currentyPos_reg[2]_i_222_n_0
    SLICE_X25Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.430 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_88/O
                         net (fo=1, routed)           0.752     9.181    BTNU_DEBOUNCER/currentyPos_reg[2]_i_88_n_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I1_O)        0.239     9.420 r  BTNU_DEBOUNCER/currentyPos[2]_i_28/O
                         net (fo=1, routed)           0.000     9.420    BTNU_DEBOUNCER/currentyPos[2]_i_28_n_0
    SLICE_X25Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.587 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_11/O
                         net (fo=1, routed)           1.034    10.622    BTNU_DEBOUNCER/currentyPos_reg[2]_i_11_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I0_O)        0.229    10.851 r  BTNU_DEBOUNCER/currentyPos[2]_i_4/O
                         net (fo=1, routed)           1.466    12.317    BTNU_DEBOUNCER/currentyPos[2]_i_4_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.097    12.414 r  BTNU_DEBOUNCER/currentyPos[2]_i_1/O
                         net (fo=5, routed)           1.201    13.615    DISPLAY_MEM[2]
    SLICE_X31Y66         FDRE                                         r  currentyPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.114    13.841    CLK_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  currentyPos_reg[2]/C
                         clock pessimism              0.159    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)       -0.055    13.910    currentyPos_reg[2]
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target3yPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 1.989ns (21.001%)  route 7.482ns (78.999%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 13.843 - 10.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.221     4.100    CLK_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.393     4.493 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=123, routed)         0.847     5.341    BTNU_DEBOUNCER/DI[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.438 r  BTNU_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.438    BTNU_DEBOUNCER/target1xPos[3]_i_7_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.741 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.225     7.966    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X25Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.191 r  BTNU_DEBOUNCER/currentyPos[2]_i_490/O
                         net (fo=1, routed)           0.000     8.191    BTNU_DEBOUNCER/currentyPos[2]_i_490_n_0
    SLICE_X25Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.358 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_222/O
                         net (fo=1, routed)           0.000     8.358    BTNU_DEBOUNCER/currentyPos_reg[2]_i_222_n_0
    SLICE_X25Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.430 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_88/O
                         net (fo=1, routed)           0.752     9.181    BTNU_DEBOUNCER/currentyPos_reg[2]_i_88_n_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I1_O)        0.239     9.420 r  BTNU_DEBOUNCER/currentyPos[2]_i_28/O
                         net (fo=1, routed)           0.000     9.420    BTNU_DEBOUNCER/currentyPos[2]_i_28_n_0
    SLICE_X25Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.587 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_11/O
                         net (fo=1, routed)           1.034    10.622    BTNU_DEBOUNCER/currentyPos_reg[2]_i_11_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I0_O)        0.229    10.851 r  BTNU_DEBOUNCER/currentyPos[2]_i_4/O
                         net (fo=1, routed)           1.466    12.317    BTNU_DEBOUNCER/currentyPos[2]_i_4_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.097    12.414 r  BTNU_DEBOUNCER/currentyPos[2]_i_1/O
                         net (fo=5, routed)           1.158    13.571    DISPLAY_MEM[2]
    SLICE_X32Y63         FDRE                                         r  target3yPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.116    13.843    CLK_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  target3yPos_reg[2]/C
                         clock pessimism              0.159    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)       -0.021    13.946    target3yPos_reg[2]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 1.989ns (21.201%)  route 7.393ns (78.799%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.221     4.100    CLK_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.393     4.493 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=123, routed)         0.847     5.341    BTNU_DEBOUNCER/DI[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.438 r  BTNU_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.438    BTNU_DEBOUNCER/target1xPos[3]_i_7_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.741 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.225     7.966    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X25Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.191 r  BTNU_DEBOUNCER/currentyPos[2]_i_490/O
                         net (fo=1, routed)           0.000     8.191    BTNU_DEBOUNCER/currentyPos[2]_i_490_n_0
    SLICE_X25Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.358 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_222/O
                         net (fo=1, routed)           0.000     8.358    BTNU_DEBOUNCER/currentyPos_reg[2]_i_222_n_0
    SLICE_X25Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.430 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_88/O
                         net (fo=1, routed)           0.752     9.181    BTNU_DEBOUNCER/currentyPos_reg[2]_i_88_n_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I1_O)        0.239     9.420 r  BTNU_DEBOUNCER/currentyPos[2]_i_28/O
                         net (fo=1, routed)           0.000     9.420    BTNU_DEBOUNCER/currentyPos[2]_i_28_n_0
    SLICE_X25Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.587 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_11/O
                         net (fo=1, routed)           1.034    10.622    BTNU_DEBOUNCER/currentyPos_reg[2]_i_11_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I0_O)        0.229    10.851 r  BTNU_DEBOUNCER/currentyPos[2]_i_4/O
                         net (fo=1, routed)           1.466    12.317    BTNU_DEBOUNCER/currentyPos[2]_i_4_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.097    12.414 r  BTNU_DEBOUNCER/currentyPos[2]_i_1/O
                         net (fo=5, routed)           1.069    13.482    DISPLAY_MEM[2]
    SLICE_X32Y64         FDRE                                         r  target1yPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.115    13.842    CLK_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  target1yPos_reg[2]/C
                         clock pessimism              0.159    14.001    
                         clock uncertainty           -0.035    13.966    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)       -0.034    13.932    target1yPos_reg[2]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target2yPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 1.989ns (21.159%)  route 7.411ns (78.841%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.839 - 10.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.221     4.100    CLK_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.393     4.493 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=123, routed)         0.847     5.341    BTNU_DEBOUNCER/DI[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.438 r  BTNU_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.438    BTNU_DEBOUNCER/target1xPos[3]_i_7_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.741 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.225     7.966    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X25Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.191 r  BTNU_DEBOUNCER/currentyPos[2]_i_490/O
                         net (fo=1, routed)           0.000     8.191    BTNU_DEBOUNCER/currentyPos[2]_i_490_n_0
    SLICE_X25Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.358 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_222/O
                         net (fo=1, routed)           0.000     8.358    BTNU_DEBOUNCER/currentyPos_reg[2]_i_222_n_0
    SLICE_X25Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.430 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_88/O
                         net (fo=1, routed)           0.752     9.181    BTNU_DEBOUNCER/currentyPos_reg[2]_i_88_n_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I1_O)        0.239     9.420 r  BTNU_DEBOUNCER/currentyPos[2]_i_28/O
                         net (fo=1, routed)           0.000     9.420    BTNU_DEBOUNCER/currentyPos[2]_i_28_n_0
    SLICE_X25Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.587 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_11/O
                         net (fo=1, routed)           1.034    10.622    BTNU_DEBOUNCER/currentyPos_reg[2]_i_11_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I0_O)        0.229    10.851 r  BTNU_DEBOUNCER/currentyPos[2]_i_4/O
                         net (fo=1, routed)           1.466    12.317    BTNU_DEBOUNCER/currentyPos[2]_i_4_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.097    12.414 r  BTNU_DEBOUNCER/currentyPos[2]_i_1/O
                         net (fo=5, routed)           1.087    13.501    DISPLAY_MEM[2]
    SLICE_X34Y64         FDRE                                         r  target2yPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.112    13.839    CLK_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  target2yPos_reg[2]/C
                         clock pessimism              0.159    13.998    
                         clock uncertainty           -0.035    13.963    
    SLICE_X34Y64         FDRE (Setup_fdre_C_D)       -0.012    13.951    target2yPos_reg[2]
  -------------------------------------------------------------------
                         required time                         13.951    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 currentxPos_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target4yPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 1.989ns (21.249%)  route 7.371ns (78.751%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 13.840 - 10.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.221     4.100    CLK_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  currentxPos_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.393     4.493 r  currentxPos_reg[0]_rep__15/Q
                         net (fo=123, routed)         0.847     5.341    BTNU_DEBOUNCER/DI[0]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.438 r  BTNU_DEBOUNCER/target1xPos[3]_i_7/O
                         net (fo=1, routed)           0.000     5.438    BTNU_DEBOUNCER/target1xPos[3]_i_7_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.741 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[1]
                         net (fo=2564, routed)        2.225     7.966    BTNU_DEBOUNCER/target4xPos_reg[11][1]
    SLICE_X25Y144        LUT6 (Prop_lut6_I2_O)        0.225     8.191 r  BTNU_DEBOUNCER/currentyPos[2]_i_490/O
                         net (fo=1, routed)           0.000     8.191    BTNU_DEBOUNCER/currentyPos[2]_i_490_n_0
    SLICE_X25Y144        MUXF7 (Prop_muxf7_I1_O)      0.167     8.358 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_222/O
                         net (fo=1, routed)           0.000     8.358    BTNU_DEBOUNCER/currentyPos_reg[2]_i_222_n_0
    SLICE_X25Y144        MUXF8 (Prop_muxf8_I1_O)      0.072     8.430 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_88/O
                         net (fo=1, routed)           0.752     9.181    BTNU_DEBOUNCER/currentyPos_reg[2]_i_88_n_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I1_O)        0.239     9.420 r  BTNU_DEBOUNCER/currentyPos[2]_i_28/O
                         net (fo=1, routed)           0.000     9.420    BTNU_DEBOUNCER/currentyPos[2]_i_28_n_0
    SLICE_X25Y139        MUXF7 (Prop_muxf7_I1_O)      0.167     9.587 r  BTNU_DEBOUNCER/currentyPos_reg[2]_i_11/O
                         net (fo=1, routed)           1.034    10.622    BTNU_DEBOUNCER/currentyPos_reg[2]_i_11_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I0_O)        0.229    10.851 r  BTNU_DEBOUNCER/currentyPos[2]_i_4/O
                         net (fo=1, routed)           1.466    12.317    BTNU_DEBOUNCER/currentyPos[2]_i_4_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.097    12.414 r  BTNU_DEBOUNCER/currentyPos[2]_i_1/O
                         net (fo=5, routed)           1.047    13.461    DISPLAY_MEM[2]
    SLICE_X31Y67         FDRE                                         r  target4yPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.113    13.840    CLK_IBUF_BUFG
    SLICE_X31Y67         FDRE                                         r  target4yPos_reg[2]/C
                         clock pessimism              0.159    13.999    
                         clock uncertainty           -0.035    13.964    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)       -0.049    13.915    target4yPos_reg[2]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                         -13.461    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target3yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 1.981ns (21.473%)  route 7.245ns (78.527%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 13.843 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.224     4.103    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.341     4.444 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.878     5.323    BTNU_DEBOUNCER/btnU_DB
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.420 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.420    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.897 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[3]
                         net (fo=644, routed)         2.356     8.253    BTNU_DEBOUNCER/target4xPos_reg[11][3]
    SLICE_X54Y9          MUXF8 (Prop_muxf8_S_O)       0.343     8.596 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_71/O
                         net (fo=1, routed)           0.882     9.478    BTNU_DEBOUNCER/currentyPos_reg[6]_i_71_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.230     9.708 r  BTNU_DEBOUNCER/currentyPos[6]_i_24/O
                         net (fo=1, routed)           0.000     9.708    BTNU_DEBOUNCER/currentyPos[6]_i_24_n_0
    SLICE_X58Y8          MUXF7 (Prop_muxf7_I1_O)      0.167     9.875 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.711    10.586    BTNU_DEBOUNCER/currentyPos_reg[6]_i_9_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.229    10.815 r  BTNU_DEBOUNCER/currentyPos[6]_i_3/O
                         net (fo=1, routed)           1.556    12.371    BTNU_DEBOUNCER/currentyPos[6]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.097    12.468 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           0.862    13.329    DISPLAY_MEM[6]
    SLICE_X32Y63         FDRE                                         r  target3yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.116    13.843    CLK_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  target3yPos_reg[6]/C
                         clock pessimism              0.159    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)       -0.065    13.902    target3yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target4yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 1.981ns (21.369%)  route 7.289ns (78.631%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 13.840 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.224     4.103    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.341     4.444 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.878     5.323    BTNU_DEBOUNCER/btnU_DB
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.420 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.420    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.897 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[3]
                         net (fo=644, routed)         2.356     8.253    BTNU_DEBOUNCER/target4xPos_reg[11][3]
    SLICE_X54Y9          MUXF8 (Prop_muxf8_S_O)       0.343     8.596 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_71/O
                         net (fo=1, routed)           0.882     9.478    BTNU_DEBOUNCER/currentyPos_reg[6]_i_71_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.230     9.708 r  BTNU_DEBOUNCER/currentyPos[6]_i_24/O
                         net (fo=1, routed)           0.000     9.708    BTNU_DEBOUNCER/currentyPos[6]_i_24_n_0
    SLICE_X58Y8          MUXF7 (Prop_muxf7_I1_O)      0.167     9.875 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.711    10.586    BTNU_DEBOUNCER/currentyPos_reg[6]_i_9_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.229    10.815 r  BTNU_DEBOUNCER/currentyPos[6]_i_3/O
                         net (fo=1, routed)           1.556    12.371    BTNU_DEBOUNCER/currentyPos[6]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.097    12.468 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           0.906    13.374    DISPLAY_MEM[6]
    SLICE_X30Y67         FDRE                                         r  target4yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.113    13.840    CLK_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  target4yPos_reg[6]/C
                         clock pessimism              0.159    13.999    
                         clock uncertainty           -0.035    13.964    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.002    13.966    target4yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target2yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 1.981ns (21.482%)  route 7.241ns (78.518%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 13.838 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.224     4.103    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.341     4.444 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.878     5.323    BTNU_DEBOUNCER/btnU_DB
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.420 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.420    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.897 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[3]
                         net (fo=644, routed)         2.356     8.253    BTNU_DEBOUNCER/target4xPos_reg[11][3]
    SLICE_X54Y9          MUXF8 (Prop_muxf8_S_O)       0.343     8.596 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_71/O
                         net (fo=1, routed)           0.882     9.478    BTNU_DEBOUNCER/currentyPos_reg[6]_i_71_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.230     9.708 r  BTNU_DEBOUNCER/currentyPos[6]_i_24/O
                         net (fo=1, routed)           0.000     9.708    BTNU_DEBOUNCER/currentyPos[6]_i_24_n_0
    SLICE_X58Y8          MUXF7 (Prop_muxf7_I1_O)      0.167     9.875 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.711    10.586    BTNU_DEBOUNCER/currentyPos_reg[6]_i_9_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.229    10.815 r  BTNU_DEBOUNCER/currentyPos[6]_i_3/O
                         net (fo=1, routed)           1.556    12.371    BTNU_DEBOUNCER/currentyPos[6]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.097    12.468 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           0.857    13.325    DISPLAY_MEM[6]
    SLICE_X34Y65         FDRE                                         r  target2yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.111    13.838    CLK_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  target2yPos_reg[6]/C
                         clock pessimism              0.159    13.997    
                         clock uncertainty           -0.035    13.962    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)        0.002    13.964    target2yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -13.325    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            target1yPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 1.981ns (21.636%)  route 7.175ns (78.364%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.224     4.103    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.341     4.444 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.878     5.323    BTNU_DEBOUNCER/btnU_DB
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.420 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.420    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.897 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[3]
                         net (fo=644, routed)         2.356     8.253    BTNU_DEBOUNCER/target4xPos_reg[11][3]
    SLICE_X54Y9          MUXF8 (Prop_muxf8_S_O)       0.343     8.596 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_71/O
                         net (fo=1, routed)           0.882     9.478    BTNU_DEBOUNCER/currentyPos_reg[6]_i_71_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.230     9.708 r  BTNU_DEBOUNCER/currentyPos[6]_i_24/O
                         net (fo=1, routed)           0.000     9.708    BTNU_DEBOUNCER/currentyPos[6]_i_24_n_0
    SLICE_X58Y8          MUXF7 (Prop_muxf7_I1_O)      0.167     9.875 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.711    10.586    BTNU_DEBOUNCER/currentyPos_reg[6]_i_9_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.229    10.815 r  BTNU_DEBOUNCER/currentyPos[6]_i_3/O
                         net (fo=1, routed)           1.556    12.371    BTNU_DEBOUNCER/currentyPos[6]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.097    12.468 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           0.792    13.260    DISPLAY_MEM[6]
    SLICE_X32Y64         FDRE                                         r  target1yPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.115    13.842    CLK_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  target1yPos_reg[6]/C
                         clock pessimism              0.159    14.001    
                         clock uncertainty           -0.035    13.966    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)       -0.026    13.940    target1yPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 BTNU_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentyPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 1.981ns (21.617%)  route 7.183ns (78.383%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.841 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.224     4.103    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  BTNU_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.341     4.444 r  BTNU_DEBOUNCER/currentState_reg/Q
                         net (fo=32, routed)          0.878     5.323    BTNU_DEBOUNCER/btnU_DB
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.097     5.420 r  BTNU_DEBOUNCER/target1xPos[3]_i_6/O
                         net (fo=1, routed)           0.000     5.420    BTNU_DEBOUNCER/target1xPos[3]_i_6_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.897 r  BTNU_DEBOUNCER/target1xPos_reg[3]_i_1/O[3]
                         net (fo=644, routed)         2.356     8.253    BTNU_DEBOUNCER/target4xPos_reg[11][3]
    SLICE_X54Y9          MUXF8 (Prop_muxf8_S_O)       0.343     8.596 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_71/O
                         net (fo=1, routed)           0.882     9.478    BTNU_DEBOUNCER/currentyPos_reg[6]_i_71_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.230     9.708 r  BTNU_DEBOUNCER/currentyPos[6]_i_24/O
                         net (fo=1, routed)           0.000     9.708    BTNU_DEBOUNCER/currentyPos[6]_i_24_n_0
    SLICE_X58Y8          MUXF7 (Prop_muxf7_I1_O)      0.167     9.875 r  BTNU_DEBOUNCER/currentyPos_reg[6]_i_9/O
                         net (fo=1, routed)           0.711    10.586    BTNU_DEBOUNCER/currentyPos_reg[6]_i_9_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.229    10.815 r  BTNU_DEBOUNCER/currentyPos[6]_i_3/O
                         net (fo=1, routed)           1.556    12.371    BTNU_DEBOUNCER/currentyPos[6]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.097    12.468 r  BTNU_DEBOUNCER/currentyPos[6]_i_1/O
                         net (fo=5, routed)           0.800    13.268    DISPLAY_MEM[6]
    SLICE_X30Y65         FDRE                                         r  currentyPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.114    13.841    CLK_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  currentyPos_reg[6]/C
                         clock pessimism              0.159    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)       -0.007    13.958    currentyPos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  0.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.250ns (83.055%)  route 0.051ns (16.945%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  LOAD_VALUE_SUBSAMPLE_reg[11]/Q
                         net (fo=1, routed)           0.051     1.661    GEN_CLK_SUBSAMPLE/Q[10]
    SLICE_X64Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.706 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[8]_i_2/O
                         net (fo=1, routed)           0.000     1.706    GEN_CLK_SUBSAMPLE/counter_for_clk_div[8]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.770 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.770    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_4
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.855     1.982    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[11]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.616    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 BTNC_DEBOUNCER/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_DEBOUNCER/currentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.873%)  route 0.125ns (40.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.560     1.443    BTNC_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  BTNC_DEBOUNCER/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  BTNC_DEBOUNCER/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.125     1.709    BTNC_DEBOUNCER/p_0_in
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.754 r  BTNC_DEBOUNCER/currentState_i_1/O
                         net (fo=1, routed)           0.000     1.754    BTNC_DEBOUNCER/currentState_i_1_n_0
    SLICE_X32Y58         FDRE                                         r  BTNC_DEBOUNCER/currentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.828     1.956    BTNC_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  BTNC_DEBOUNCER/currentState_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.091     1.550    BTNC_DEBOUNCER/currentState_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCER/currentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentxPos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.274ns (47.617%)  route 0.301ns (52.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.442    BTND_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  BTND_DEBOUNCER/currentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  BTND_DEBOUNCER/currentState_reg/Q
                         net (fo=31, routed)          0.301     1.908    BTNU_DEBOUNCER/btnD_DB
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.953 r  BTNU_DEBOUNCER/currentxPos[0]_i_8/O
                         net (fo=1, routed)           0.000     1.953    BTNU_DEBOUNCER/currentxPos[0]_i_8_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.018 r  BTNU_DEBOUNCER/currentxPos_reg[0]_i_1/O[1]
                         net (fo=22, routed)          0.000     2.018    BTNU_DEBOUNCER_n_23
    SLICE_X36Y61         FDRE                                         r  currentxPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.827     1.955    CLK_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  currentxPos_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.102     1.808    currentxPos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.538%)  route 0.131ns (34.462%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  LOAD_VALUE_SUBSAMPLE_reg[3]/Q
                         net (fo=1, routed)           0.131     1.741    GEN_CLK_SUBSAMPLE/Q[3]
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     1.786    GEN_CLK_SUBSAMPLE/counter_for_clk_div[0]_i_2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.850 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[0]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.853     1.980    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.615    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CLK_SUBSAMPLE_ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SUBSAMPLE_ID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.176%)  route 0.159ns (42.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CLK_SUBSAMPLE_ID_reg[1]/Q
                         net (fo=19, routed)          0.159     1.789    FSM1/led_OBUF[1]
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.048     1.837 r  FSM1/CLK_SUBSAMPLE_ID[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    FSM1_n_0
    SLICE_X64Y26         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131     1.597    CLK_SUBSAMPLE_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CLK_SUBSAMPLE_ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_SUBSAMPLE_ID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.827%)  route 0.159ns (43.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CLK_SUBSAMPLE_ID_reg[1]/Q
                         net (fo=19, routed)          0.159     1.789    FSM1/led_OBUF[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  FSM1/CLK_SUBSAMPLE_ID[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    FSM1_n_2
    SLICE_X64Y26         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  CLK_SUBSAMPLE_ID_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121     1.587    CLK_SUBSAMPLE_ID_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.348ns (87.217%)  route 0.051ns (12.783%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  LOAD_VALUE_SUBSAMPLE_reg[11]/Q
                         net (fo=1, routed)           0.051     1.661    GEN_CLK_SUBSAMPLE/Q[10]
    SLICE_X64Y29         LUT3 (Prop_lut3_I1_O)        0.045     1.706 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[8]_i_2/O
                         net (fo=1, routed)           0.000     1.706    GEN_CLK_SUBSAMPLE/counter_for_clk_div[8]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.815 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[8]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.868 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]_i_1_n_7
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.856     1.983    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.134     1.618    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 LOAD_VALUE_SUBSAMPLE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.292ns (72.376%)  route 0.111ns (27.624%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  LOAD_VALUE_SUBSAMPLE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  LOAD_VALUE_SUBSAMPLE_reg[6]/Q
                         net (fo=1, routed)           0.111     1.708    GEN_CLK_SUBSAMPLE/Q[6]
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.099     1.807 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div[4]_i_3/O
                         net (fo=1, routed)           0.000     1.807    GEN_CLK_SUBSAMPLE/counter_for_clk_div[4]_i_3_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.872 r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[4]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.854     1.981    GEN_CLK_SUBSAMPLE/CLK_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[6]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.615    GEN_CLK_SUBSAMPLE/counter_for_clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 BTNL_DEBOUNCER/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNL_DEBOUNCER/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.588     1.471    BTNL_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  BTNL_DEBOUNCER/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BTNL_DEBOUNCER/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.113     1.725    BTNL_DEBOUNCER/COUNT_reg_n_0_[15]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  BTNL_DEBOUNCER/COUNT_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.833    BTNL_DEBOUNCER/COUNT_reg[12]_i_1__3_n_4
    SLICE_X61Y17         FDRE                                         r  BTNL_DEBOUNCER/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.856     1.983    BTNL_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  BTNL_DEBOUNCER/COUNT_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    BTNL_DEBOUNCER/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 BTNU_DEBOUNCER/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNU_DEBOUNCER/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.561     1.444    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  BTNU_DEBOUNCER/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.113     1.698    BTNU_DEBOUNCER/COUNT_reg_n_0_[3]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  BTNU_DEBOUNCER/COUNT_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.806    BTNU_DEBOUNCER/COUNT_reg[0]_i_2__1_n_4
    SLICE_X41Y54         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.831     1.958    BTNU_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  BTNU_DEBOUNCER/COUNT_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.105     1.549    BTNU_DEBOUNCER/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0        SAMPLER/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y53     BTNC_DEBOUNCER/COUNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y55     BTNC_DEBOUNCER/COUNT_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y55     BTNC_DEBOUNCER/COUNT_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y56     BTNC_DEBOUNCER/COUNT_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y56     BTNC_DEBOUNCER/COUNT_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y56     BTNC_DEBOUNCER/COUNT_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y56     BTNC_DEBOUNCER/COUNT_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y61     BTND_DEBOUNCER/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y61     BTND_DEBOUNCER/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y61     BTND_DEBOUNCER/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y61     BTND_DEBOUNCER/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y62     BTND_DEBOUNCER/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y62     BTND_DEBOUNCER/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y62     BTND_DEBOUNCER/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y61     BTND_DEBOUNCER/currentState_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y56     BTNC_DEBOUNCER/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y56     BTNC_DEBOUNCER/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y56     BTNC_DEBOUNCER/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y56     BTNC_DEBOUNCER/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y57     BTNC_DEBOUNCER/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y57     BTNC_DEBOUNCER/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y57     BTNC_DEBOUNCER/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y57     BTNC_DEBOUNCER/COUNT_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -3.008ns,  Total Violation       -9.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.008ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.132ns  (logic 2.671ns (22.017%)  route 9.461ns (77.983%))
  Logic Levels:           14  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 13.104 - 9.259 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.220     4.099    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y56         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=980, routed)         1.928     6.421    VGA_CONTROLLER/p_0_in[0]
    SLICE_X33Y96         LUT4 (Prop_lut4_I1_O)        0.097     6.518 r  VGA_CONTROLLER/VGA_GREEN[3]_i_3523/O
                         net (fo=80, routed)          1.910     8.427    VGA_CONTROLLER/VGA_GREEN[3]_i_3523_n_0
    SLICE_X7Y124         MUXF7 (Prop_muxf7_S_O)       0.223     8.650 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3477/O
                         net (fo=1, routed)           0.000     8.650    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3477_n_0
    SLICE_X7Y124         MUXF8 (Prop_muxf8_I0_O)      0.076     8.726 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1426/O
                         net (fo=1, routed)           0.993     9.720    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1426_n_0
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.239     9.959 r  VGA_CONTROLLER/VGA_GREEN[3]_i_614/O
                         net (fo=1, routed)           0.000     9.959    VGA_CONTROLLER/VGA_GREEN[3]_i_614_n_0
    SLICE_X13Y131        MUXF7 (Prop_muxf7_I0_O)      0.163    10.122 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_270/O
                         net (fo=1, routed)           0.000    10.122    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_270_n_0
    SLICE_X13Y131        MUXF8 (Prop_muxf8_I1_O)      0.072    10.194 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_137/O
                         net (fo=1, routed)           2.155    12.349    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_137_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I0_O)        0.239    12.588 r  VGA_CONTROLLER/VGA_GREEN[3]_i_69/O
                         net (fo=4, routed)           0.741    13.329    VGA_CONTROLLER/VGA_GREEN[3]_i_69_n_0
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.097    13.426 r  VGA_CONTROLLER/VGA_GREEN[3]_i_62/O
                         net (fo=1, routed)           0.000    13.426    VGA_CONTROLLER/VGA_GREEN[3]_i_62_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.838 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.838    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_19_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.958 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.616    14.574    VGA_CONTROLLER/VGA_GREEN_WAVEFORM818_in
    SLICE_X32Y70         LUT6 (Prop_lut6_I0_O)        0.249    14.823 r  VGA_CONTROLLER/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.456    15.279    VGA_CONTROLLER/VGA_GREEN[3]_i_4_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.097    15.376 f  VGA_CONTROLLER/VGA_GREEN[2]_i_25/O
                         net (fo=1, routed)           0.215    15.590    VGA_CONTROLLER/VGA_GREEN[2]_i_25_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.097    15.687 r  VGA_CONTROLLER/VGA_GREEN[2]_i_5/O
                         net (fo=1, routed)           0.447    16.134    VGA_CONTROLLER/VGA_GREEN[2]_i_5_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.097    16.231 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    16.231    VGA_CONTROLLER_n_26
    SLICE_X39Y60         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.118    13.104    CLK_VGA
    SLICE_X39Y60         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.159    13.263    
                         clock uncertainty           -0.072    13.191    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.032    13.223    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -16.231    
  -------------------------------------------------------------------
                         slack                                 -3.008    

Slack (VIOLATED) :        -2.491ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 2.643ns (23.063%)  route 8.817ns (76.937%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 13.102 - 9.259 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.372     4.252    VGA_CONTROLLER/CLK_VGA
    SLICE_X48Y112        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.341     4.593 r  VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/Q
                         net (fo=978, routed)         3.011     7.604    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.097     7.701 f  VGA_CONTROLLER/VGA_GREEN[3]_i_9855/O
                         net (fo=1, routed)           0.000     7.701    VGA_CONTROLLER/VGA_GREEN[3]_i_9855_n_0
    SLICE_X53Y50         MUXF7 (Prop_muxf7_I1_O)      0.188     7.889 f  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_5138/O
                         net (fo=1, routed)           0.000     7.889    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_5138_n_0
    SLICE_X53Y50         MUXF8 (Prop_muxf8_I0_O)      0.076     7.965 f  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2576/O
                         net (fo=1, routed)           0.945     8.910    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_2576_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.239     9.149 f  VGA_CONTROLLER/VGA_GREEN[3]_i_1026/O
                         net (fo=1, routed)           0.000     9.149    VGA_CONTROLLER/VGA_GREEN[3]_i_1026_n_0
    SLICE_X58Y55         MUXF7 (Prop_muxf7_I0_O)      0.181     9.330 f  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_456/O
                         net (fo=1, routed)           0.000     9.330    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_456_n_0
    SLICE_X58Y55         MUXF8 (Prop_muxf8_I0_O)      0.076     9.406 f  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_211/O
                         net (fo=1, routed)           0.994    10.401    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_211_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I5_O)        0.239    10.640 f  VGA_CONTROLLER/VGA_GREEN[3]_i_110/O
                         net (fo=1, routed)           0.758    11.397    VGA_CONTROLLER/VGA_GREEN[3]_i_110_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.097    11.494 f  VGA_CONTROLLER/VGA_GREEN[3]_i_52/O
                         net (fo=35, routed)          1.607    13.102    VGA_CONTROLLER/VGA_GREEN[3]_i_52_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I0_O)        0.105    13.207 r  VGA_CONTROLLER/VGA_RED[2]_i_66/O
                         net (fo=2, routed)           0.490    13.697    VGA_CONTROLLER/VGA_RED[2]_i_66_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.239    13.936 r  VGA_CONTROLLER/VGA_RED[2]_i_53/O
                         net (fo=1, routed)           0.000    13.936    VGA_CONTROLLER/VGA_RED[2]_i_53_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    14.235 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.235    VGA_CONTROLLER/VGA_RED_reg[2]_i_31_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.355 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_9/CO[1]
                         net (fo=1, routed)           0.630    14.985    VGA_CONTROLLER/CONDITION_FOR_RED_RAINBOW3
    SLICE_X32Y66         LUT6 (Prop_lut6_I4_O)        0.249    15.234 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.380    15.615    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I0_O)        0.097    15.712 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    15.712    VGA_CONTROLLER_n_24
    SLICE_X29Y65         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.116    13.102    CLK_VGA
    SLICE_X29Y65         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.159    13.261    
                         clock uncertainty           -0.072    13.189    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.032    13.221    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                         -15.712    
  -------------------------------------------------------------------
                         slack                                 -2.491    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.397ns  (logic 2.006ns (17.600%)  route 9.391ns (82.400%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.100 - 9.259 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.220     4.099    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y57         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  VGA_CONTROLLER/h_cntr_reg_reg[5]/Q
                         net (fo=105, routed)         4.815     9.308    VGA_CONTROLLER/p_0_in[5]
    SLICE_X51Y120        LUT6 (Prop_lut6_I2_O)        0.097     9.405 r  VGA_CONTROLLER/VGA_GREEN[3]_i_924/O
                         net (fo=1, routed)           0.000     9.405    VGA_CONTROLLER/VGA_GREEN[3]_i_924_n_0
    SLICE_X51Y120        MUXF7 (Prop_muxf7_I0_O)      0.163     9.568 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_405/O
                         net (fo=1, routed)           0.000     9.568    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_405_n_0
    SLICE_X51Y120        MUXF8 (Prop_muxf8_I1_O)      0.072     9.640 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_193/O
                         net (fo=1, routed)           1.229    10.868    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_193_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.239    11.107 r  VGA_CONTROLLER/VGA_GREEN[3]_i_104/O
                         net (fo=1, routed)           0.596    11.703    VGA_CONTROLLER/VGA_GREEN[3]_i_104_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.097    11.800 r  VGA_CONTROLLER/VGA_GREEN[3]_i_50/O
                         net (fo=33, routed)          1.357    13.157    VGA_CONTROLLER/VGA_GREEN[3]_i_50_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I2_O)        0.097    13.254 r  VGA_CONTROLLER/VGA_BLUE[2]_i_51/O
                         net (fo=2, routed)           0.423    13.676    VGA_CONTROLLER/VGA_BLUE[2]_i_51_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I3_O)        0.097    13.773 r  VGA_CONTROLLER/VGA_BLUE[2]_i_38/O
                         net (fo=1, routed)           0.000    13.773    VGA_CONTROLLER/VGA_BLUE[2]_i_38_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.057 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.057    VGA_CONTROLLER/VGA_BLUE_reg[2]_i_17_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    14.176 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_5/CO[1]
                         net (fo=1, routed)           0.452    14.628    VGA_CONTROLLER/CONDITION_FOR_BLUE_RAINBOW2
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.251    14.879 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.521    15.400    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.097    15.497 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    15.497    VGA_CONTROLLER_n_25
    SLICE_X32Y66         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.114    13.100    CLK_VGA
    SLICE_X32Y66         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.213    13.313    
                         clock uncertainty           -0.072    13.241    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.030    13.271    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                         -15.497    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.111ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.285ns  (logic 2.477ns (21.949%)  route 8.808ns (78.051%))
  Logic Levels:           12  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 13.103 - 9.259 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.220     4.099    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y56         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=980, routed)         1.928     6.421    VGA_CONTROLLER/p_0_in[0]
    SLICE_X33Y96         LUT4 (Prop_lut4_I1_O)        0.097     6.518 r  VGA_CONTROLLER/VGA_GREEN[3]_i_3523/O
                         net (fo=80, routed)          1.910     8.427    VGA_CONTROLLER/VGA_GREEN[3]_i_3523_n_0
    SLICE_X7Y124         MUXF7 (Prop_muxf7_S_O)       0.223     8.650 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3477/O
                         net (fo=1, routed)           0.000     8.650    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_3477_n_0
    SLICE_X7Y124         MUXF8 (Prop_muxf8_I0_O)      0.076     8.726 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1426/O
                         net (fo=1, routed)           0.993     9.720    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_1426_n_0
    SLICE_X13Y131        LUT6 (Prop_lut6_I1_O)        0.239     9.959 r  VGA_CONTROLLER/VGA_GREEN[3]_i_614/O
                         net (fo=1, routed)           0.000     9.959    VGA_CONTROLLER/VGA_GREEN[3]_i_614_n_0
    SLICE_X13Y131        MUXF7 (Prop_muxf7_I0_O)      0.163    10.122 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_270/O
                         net (fo=1, routed)           0.000    10.122    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_270_n_0
    SLICE_X13Y131        MUXF8 (Prop_muxf8_I1_O)      0.072    10.194 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_137/O
                         net (fo=1, routed)           2.155    12.349    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_137_n_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I0_O)        0.239    12.588 r  VGA_CONTROLLER/VGA_GREEN[3]_i_69/O
                         net (fo=4, routed)           0.741    13.329    VGA_CONTROLLER/VGA_GREEN[3]_i_69_n_0
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.097    13.426 r  VGA_CONTROLLER/VGA_GREEN[3]_i_62/O
                         net (fo=1, routed)           0.000    13.426    VGA_CONTROLLER/VGA_GREEN[3]_i_62_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.838 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.838    VGA_CONTROLLER/VGA_GREEN_reg[3]_i_19_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.958 r  VGA_CONTROLLER/VGA_GREEN_reg[3]_i_10/CO[1]
                         net (fo=1, routed)           0.616    14.574    VGA_CONTROLLER/VGA_GREEN_WAVEFORM818_in
    SLICE_X32Y70         LUT6 (Prop_lut6_I0_O)        0.249    14.823 r  VGA_CONTROLLER/VGA_GREEN[3]_i_4/O
                         net (fo=2, routed)           0.465    15.288    VGA_CONTROLLER/VGA_GREEN[3]_i_4_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.097    15.385 r  VGA_CONTROLLER/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.000    15.385    VGA_CONTROLLER_n_23
    SLICE_X32Y62         FDRE                                         r  VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.117    13.103    CLK_VGA
    SLICE_X32Y62         FDRE                                         r  VGA_GREEN_reg[3]/C
                         clock pessimism              0.213    13.316    
                         clock uncertainty           -0.072    13.244    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.030    13.274    VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -15.385    
  -------------------------------------------------------------------
                         slack                                 -2.111    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.225ns  (logic 0.830ns (10.091%)  route 7.395ns (89.909%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.239 - 9.259 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.220     4.099    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y56         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=980, routed)         1.627     6.119    VGA_CONTROLLER/p_0_in[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I1_O)        0.101     6.220 r  VGA_CONTROLLER/h_cntr_reg[0]_i_8/O
                         net (fo=1, routed)           0.798     7.018    VGA_CONTROLLER/h_cntr_reg[0]_i_8_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.239     7.257 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.174     7.431    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.097     7.528 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=83, routed)          4.797    12.325    VGA_CONTROLLER/eqOp2_in
    SLICE_X55Y123        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.253    13.239    VGA_CONTROLLER/CLK_VGA
    SLICE_X55Y123        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__12/C
                         clock pessimism              0.159    13.398    
                         clock uncertainty           -0.072    13.326    
    SLICE_X55Y123        FDRE (Setup_fdre_C_R)       -0.314    13.012    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 0.830ns (10.186%)  route 7.319ns (89.814%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.239 - 9.259 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.220     4.099    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y56         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=980, routed)         1.627     6.119    VGA_CONTROLLER/p_0_in[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I1_O)        0.101     6.220 r  VGA_CONTROLLER/h_cntr_reg[0]_i_8/O
                         net (fo=1, routed)           0.798     7.018    VGA_CONTROLLER/h_cntr_reg[0]_i_8_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.239     7.257 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.174     7.431    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.097     7.528 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=83, routed)          4.720    12.248    VGA_CONTROLLER/eqOp2_in
    SLICE_X37Y117        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.253    13.239    VGA_CONTROLLER/CLK_VGA
    SLICE_X37Y117        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__10/C
                         clock pessimism              0.159    13.398    
                         clock uncertainty           -0.072    13.326    
    SLICE_X37Y117        FDRE (Setup_fdre_C_R)       -0.314    13.012    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 0.830ns (10.295%)  route 7.232ns (89.705%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.240 - 9.259 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.220     4.099    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y56         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=980, routed)         1.627     6.119    VGA_CONTROLLER/p_0_in[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I1_O)        0.101     6.220 r  VGA_CONTROLLER/h_cntr_reg[0]_i_8/O
                         net (fo=1, routed)           0.798     7.018    VGA_CONTROLLER/h_cntr_reg[0]_i_8_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.239     7.257 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.174     7.431    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.097     7.528 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=83, routed)          4.633    12.161    VGA_CONTROLLER/eqOp2_in
    SLICE_X42Y131        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.254    13.240    VGA_CONTROLLER/CLK_VGA
    SLICE_X42Y131        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__9/C
                         clock pessimism              0.159    13.399    
                         clock uncertainty           -0.072    13.327    
    SLICE_X42Y131        FDRE (Setup_fdre_C_R)       -0.373    12.954    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.830ns (10.339%)  route 7.198ns (89.661%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.252 - 9.259 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.220     4.099    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y56         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=980, routed)         1.627     6.119    VGA_CONTROLLER/p_0_in[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I1_O)        0.101     6.220 r  VGA_CONTROLLER/h_cntr_reg[0]_i_8/O
                         net (fo=1, routed)           0.798     7.018    VGA_CONTROLLER/h_cntr_reg[0]_i_8_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.239     7.257 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.174     7.431    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.097     7.528 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=83, routed)          4.599    12.127    VGA_CONTROLLER/eqOp2_in
    SLICE_X26Y144        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.266    13.252    VGA_CONTROLLER/CLK_VGA
    SLICE_X26Y144        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__7/C
                         clock pessimism              0.159    13.411    
                         clock uncertainty           -0.072    13.339    
    SLICE_X26Y144        FDRE (Setup_fdre_C_R)       -0.314    13.025    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__34/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 0.609ns (7.674%)  route 7.327ns (92.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 13.098 - 9.259 ) 
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.218     4.097    VGA_CONTROLLER/CLK_VGA
    SLICE_X32Y61         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.341     4.438 r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__34/Q
                         net (fo=108, routed)         0.648     5.086    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__34_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.268     5.354 r  VGA_CONTROLLER/h_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=38, routed)          6.679    12.033    VGA_CONTROLLER/h_cntr_reg_reg[0]_i_2_n_6
    SLICE_X12Y77         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.112    13.098    VGA_CONTROLLER/CLK_VGA
    SLICE_X12Y77         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0/C
                         clock pessimism              0.213    13.311    
                         clock uncertainty           -0.072    13.239    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)       -0.129    13.110    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 0.830ns (10.646%)  route 6.966ns (89.354%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.236 - 9.259 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.276     4.156    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622     1.534 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269     2.804    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     2.880 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.220     4.099    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y56         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.393     4.492 r  VGA_CONTROLLER/h_cntr_reg_reg[0]/Q
                         net (fo=980, routed)         1.627     6.119    VGA_CONTROLLER/p_0_in[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I1_O)        0.101     6.220 r  VGA_CONTROLLER/h_cntr_reg[0]_i_8/O
                         net (fo=1, routed)           0.798     7.018    VGA_CONTROLLER/h_cntr_reg[0]_i_8_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.239     7.257 f  VGA_CONTROLLER/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.174     7.431    VGA_CONTROLLER/h_cntr_reg[0]_i_3_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.097     7.528 r  VGA_CONTROLLER/h_cntr_reg[0]_i_1/O
                         net (fo=83, routed)          4.367    11.896    VGA_CONTROLLER/eqOp2_in
    SLICE_X41Y122        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    10.499 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    11.914    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    11.986 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180    13.166    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    10.707 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    11.914    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.986 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.250    13.236    VGA_CONTROLLER/CLK_VGA
    SLICE_X41Y122        FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__4/C
                         clock pessimism              0.159    13.395    
                         clock uncertainty           -0.072    13.323    
    SLICE_X41Y122        FDRE (Setup_fdre_C_R)       -0.314    13.009    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  1.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X29Y61         FDRE                                         r  VGA_CONTROLLER/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  VGA_CONTROLLER/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.055     1.638    VGA_horzSync
    SLICE_X29Y61         FDRE                                         r  VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.829     1.956    CLK_VGA
    SLICE_X29Y61         FDRE                                         r  VGA_HS_reg/C
                         clock pessimism             -0.514     1.442    
    SLICE_X29Y61         FDRE (Hold_fdre_C_D)         0.075     1.517    VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.284%)  route 0.358ns (71.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.558     1.441    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y65         FDRE                                         r  VGA_CONTROLLER/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  VGA_CONTROLLER/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.358     1.940    VGA_vertSync
    SLICE_X32Y60         FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.827     1.955    CLK_VGA
    SLICE_X32Y60         FDRE                                         r  VGA_VS_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.059     1.765    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.231ns (39.159%)  route 0.359ns (60.841%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X32Y61         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__9/Q
                         net (fo=125, routed)         0.237     1.821    VGA_CONTROLLER/h_cntr_reg_reg[2]_rep__9_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.866 f  VGA_CONTROLLER/VGA_GREEN[2]_i_6/O
                         net (fo=1, routed)           0.122     1.987    VGA_CONTROLLER/VGA_GREEN[2]_i_6_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.032 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.032    VGA_CONTROLLER_n_26
    SLICE_X39Y60         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.827     1.955    CLK_VGA
    SLICE_X39Y60         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.092     1.798    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.554     1.437    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y69         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  VGA_CONTROLLER/v_cntr_reg_reg[10]/Q
                         net (fo=28, routed)          0.126     1.704    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[10]
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X44Y69         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.822     1.949    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y69         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.105     1.542    VGA_CONTROLLER/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.274ns (65.488%)  route 0.144ns (34.512%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y58         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  VGA_CONTROLLER/h_cntr_reg_reg[10]/Q
                         net (fo=50, routed)          0.144     1.751    VGA_CONTROLLER/p_0_in[10]
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X34Y58         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.827     1.955    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y58         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.134     1.576    VGA_CONTROLLER/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.285ns (69.318%)  route 0.126ns (30.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.554     1.437    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y69         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  VGA_CONTROLLER/v_cntr_reg_reg[10]/Q
                         net (fo=28, routed)          0.126     1.704    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[10]
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.848 r  VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    VGA_CONTROLLER/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X44Y69         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.822     1.949    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y69         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.105     1.542    VGA_CONTROLLER/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.310ns (68.223%)  route 0.144ns (31.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y58         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  VGA_CONTROLLER/h_cntr_reg_reg[10]/Q
                         net (fo=50, routed)          0.144     1.751    VGA_CONTROLLER/p_0_in[10]
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.897 r  VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    VGA_CONTROLLER/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X34Y58         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.827     1.955    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y58         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.134     1.576    VGA_CONTROLLER/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (56.925%)  route 0.188ns (43.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.556     1.439    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  VGA_CONTROLLER/v_cntr_reg_reg[3]/Q
                         net (fo=42, routed)          0.188     1.769    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[3]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.877    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X44Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.823     1.951    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y67         FDRE (Hold_fdre_C_D)         0.105     1.544    VGA_CONTROLLER/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.256ns (58.384%)  route 0.182ns (41.616%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.556     1.439    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  VGA_CONTROLLER/v_cntr_reg_reg[0]/Q
                         net (fo=48, routed)          0.182     1.763    VGA_CONTROLLER/v_cntr_reg_reg_n_0_[0]
    SLICE_X44Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.808 r  VGA_CONTROLLER/v_cntr_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     1.808    VGA_CONTROLLER/v_cntr_reg[0]_i_7_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.878 r  VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.878    VGA_CONTROLLER/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X44Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.823     1.951    VGA_CONTROLLER/CLK_VGA
    SLICE_X44Y67         FDRE                                         r  VGA_CONTROLLER/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X44Y67         FDRE (Hold_fdre_C_D)         0.105     1.544    VGA_CONTROLLER/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_CONTROLLER/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.273ns (58.159%)  route 0.196ns (41.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.549     1.432    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.559     1.442    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y57         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  VGA_CONTROLLER/h_cntr_reg_reg[7]/Q
                         net (fo=91, routed)          0.196     1.803    VGA_CONTROLLER/p_0_in[7]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.912 r  VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    VGA_CONTROLLER/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X34Y57         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.827     1.955    VGA_CONTROLLER/CLK_VGA
    SLICE_X34Y57         FDRE                                         r  VGA_CONTROLLER/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.134     1.576    VGA_CONTROLLER/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         9.259       7.667      BUFGCTRL_X0Y2    PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y66     VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X34Y56     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X53Y22     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X26Y113    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X18Y113    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y96      VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y85     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y112    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y66     VGA_BLUE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y113    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y44     VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X24Y124    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X52Y69     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__17/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y14     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__22/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y14     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__24/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y44     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__31/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y61     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__34/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y61     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__35/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y56     VGA_CONTROLLER/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X18Y113    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y112    VGA_CONTROLLER/h_cntr_reg_reg[0]_rep__4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y58     VGA_CONTROLLER/h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y58     VGA_CONTROLLER/h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y56     VGA_CONTROLLER/h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y111    VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y78     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__16/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y53     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__18/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y45     VGA_CONTROLLER/h_cntr_reg_reg[1]_rep__19/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    PIXEL_CLOCK_GENERATOR/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -5.123ns,  Total Violation      -10.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.123ns  (required time - arrival time)
  Source:                 currentxPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        5.255ns  (logic 2.349ns (44.704%)  route 2.906ns (55.296%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 124.215 - 120.370 ) 
    Source Clock Delay      (SCD):    4.098ns = ( 124.098 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.219   124.098    CLK_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  currentxPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.341   124.439 r  currentxPos_reg[2]/Q
                         net (fo=1309, routed)        0.763   125.202    currentxPos_reg[2]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499   125.701 r  VGA_GREEN_reg[2]_i_405/CO[3]
                         net (fo=1, routed)           0.000   125.701    VGA_GREEN_reg[2]_i_405_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   125.793 r  VGA_GREEN_reg[2]_i_337/CO[3]
                         net (fo=1, routed)           0.000   125.793    VGA_GREEN_reg[2]_i_337_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223   126.016 r  VGA_GREEN_reg[2]_i_274/O[1]
                         net (fo=2, routed)           0.485   126.501    VGA_CONTROLLER/currentxPos_reg[11]_19[9]
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.216   126.717 r  VGA_CONTROLLER/VGA_GREEN[2]_i_335/O
                         net (fo=1, routed)           0.000   126.717    VGA_CONTROLLER/VGA_GREEN[2]_i_335_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   127.129 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_269/CO[3]
                         net (fo=1, routed)           0.000   127.129    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_269_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   127.218 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000   127.218    VGA_CONTROLLER/VGA_GREEN_reg[2]_i_180_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   127.307 r  VGA_CONTROLLER/VGA_GREEN_reg[2]_i_113/CO[3]
                         net (fo=1, routed)           0.771   128.079    VGA_CONTROLLER/CONDITION_FOR_DIGIT4911_in
    SLICE_X41Y63         LUT4 (Prop_lut4_I2_O)        0.097   128.176 f  VGA_CONTROLLER/VGA_GREEN[2]_i_54/O
                         net (fo=1, routed)           0.094   128.269    VGA_CONTROLLER/VGA_GREEN[2]_i_54_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.097   128.366 r  VGA_CONTROLLER/VGA_GREEN[2]_i_21/O
                         net (fo=1, routed)           0.384   128.750    VGA_CONTROLLER/VGA_GREEN[2]_i_21_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.097   128.847 r  VGA_CONTROLLER/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.409   129.256    VGA_CONTROLLER/VGA_GREEN[2]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I2_O)        0.097   129.353 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   129.353    VGA_CONTROLLER_n_26
    SLICE_X39Y60         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.118   124.215    CLK_VGA
    SLICE_X39Y60         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism              0.153   124.368    
                         clock uncertainty           -0.170   124.198    
    SLICE_X39Y60         FDRE (Setup_fdre_C_D)        0.032   124.230    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        124.230    
                         arrival time                        -129.353    
  -------------------------------------------------------------------
                         slack                                 -5.123    

Slack (VIOLATED) :        -2.747ns  (required time - arrival time)
  Source:                 target4xPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.877ns  (logic 1.044ns (36.287%)  route 1.833ns (63.713%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 124.211 - 120.370 ) 
    Source Clock Delay      (SCD):    4.094ns = ( 124.094 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.215   124.094    CLK_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  target4xPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.341   124.435 r  target4xPos_reg[5]/Q
                         net (fo=1, routed)           0.489   124.924    VGA_CONTROLLER/target4xPos_reg[11][5]
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.097   125.021 r  VGA_CONTROLLER/VGA_BLUE[2]_i_32/O
                         net (fo=1, routed)           0.000   125.021    VGA_CONTROLLER/VGA_BLUE[2]_i_32_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   125.433 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.823   126.257    VGA_CONTROLLER/VGA_BLUE_reg[2]_i_8_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I4_O)        0.097   126.354 r  VGA_CONTROLLER/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.521   126.874    VGA_CONTROLLER/VGA_BLUE[2]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.097   126.971 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   126.971    VGA_CONTROLLER_n_25
    SLICE_X32Y66         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.114   124.211    CLK_VGA
    SLICE_X32Y66         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism              0.153   124.364    
                         clock uncertainty           -0.170   124.194    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.030   124.224    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        124.224    
                         arrival time                        -126.971    
  -------------------------------------------------------------------
                         slack                                 -2.747    

Slack (VIOLATED) :        -2.688ns  (required time - arrival time)
  Source:                 target3yPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        2.822ns  (logic 1.079ns (38.236%)  route 1.743ns (61.764%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 124.213 - 120.370 ) 
    Source Clock Delay      (SCD):    4.094ns = ( 124.094 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306   121.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497   122.804    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076   122.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.215   124.094    CLK_IBUF_BUFG
    SLICE_X30Y64         FDRE                                         r  target3yPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.393   124.487 r  target3yPos_reg[1]/Q
                         net (fo=1, routed)           0.586   125.074    VGA_CONTROLLER/target3yPos_reg[7][1]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.097   125.171 r  VGA_CONTROLLER/VGA_RED[2]_i_26/O
                         net (fo=1, routed)           0.000   125.171    VGA_CONTROLLER/VGA_RED[2]_i_26_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   125.566 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_7/CO[3]
                         net (fo=2, routed)           0.776   126.342    VGA_CONTROLLER/CONDITION_FOR_TARGET_33
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.097   126.439 r  VGA_CONTROLLER/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.380   126.819    VGA_CONTROLLER/VGA_RED[2]_i_2_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I0_O)        0.097   126.916 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   126.916    VGA_CONTROLLER_n_24
    SLICE_X29Y65         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240   121.610 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415   123.025    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   123.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.180   124.277    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458   121.818 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206   123.025    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072   123.097 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          1.116   124.213    CLK_VGA
    SLICE_X29Y65         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism              0.153   124.366    
                         clock uncertainty           -0.170   124.196    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.032   124.228    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        124.228    
                         arrival time                        -126.916    
  -------------------------------------------------------------------
                         slack                                 -2.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 target2xPos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.340ns (40.757%)  route 0.494ns (59.243%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  target2xPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  target2xPos_reg[9]/Q
                         net (fo=1, routed)           0.161     1.739    VGA_CONTROLLER/target2xPos_reg[11][9]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.784 r  VGA_CONTROLLER/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.000     1.784    VGA_CONTROLLER/VGA_BLUE[2]_i_9_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.893 r  VGA_CONTROLLER/VGA_BLUE_reg[2]_i_3/CO[3]
                         net (fo=2, routed)           0.333     2.226    VGA_CONTROLLER/VGA_BLUE_reg[2]_i_3_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.271 r  VGA_CONTROLLER/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.271    VGA_CONTROLLER_n_25
    SLICE_X32Y66         FDRE                                         r  VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.822     1.950    CLK_VGA
    SLICE_X32Y66         FDRE                                         r  VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.091     1.967    VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 currentxPos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.346ns (41.045%)  route 0.497ns (58.955%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  currentxPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  currentxPos_reg[9]/Q
                         net (fo=33, routed)          0.284     1.866    VGA_CONTROLLER/currentxPos_reg[8]
    SLICE_X29Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  VGA_CONTROLLER/VGA_RED[2]_i_15/O
                         net (fo=1, routed)           0.000     1.911    VGA_CONTROLLER/VGA_RED[2]_i_15_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.026 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.213     2.238    VGA_CONTROLLER/VGA_RED_reg[2]_i_4_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.045     2.283 r  VGA_CONTROLLER/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.283    VGA_CONTROLLER_n_24
    SLICE_X29Y65         FDRE                                         r  VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.825     1.952    CLK_VGA
    SLICE_X29Y65         FDRE                                         r  VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.170     1.878    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.092     1.970    VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 target3yPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.436ns (34.948%)  route 0.812ns (65.052%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  target3yPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  target3yPos_reg[6]/Q
                         net (fo=1, routed)           0.093     1.674    VGA_CONTROLLER/target3yPos_reg[7][6]
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.719 r  VGA_CONTROLLER/VGA_RED[2]_i_24/O
                         net (fo=1, routed)           0.000     1.719    VGA_CONTROLLER/VGA_RED[2]_i_24_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.834 r  VGA_CONTROLLER/VGA_RED_reg[2]_i_7/CO[3]
                         net (fo=2, routed)           0.313     2.147    VGA_CONTROLLER/CONDITION_FOR_TARGET_33
    SLICE_X32Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.192 r  VGA_CONTROLLER/VGA_GREEN[2]_i_26/O
                         net (fo=1, routed)           0.187     2.379    VGA_CONTROLLER/VGA_GREEN[2]_i_26_n_0
    SLICE_X33Y63         LUT5 (Prop_lut5_I1_O)        0.045     2.424 r  VGA_CONTROLLER/VGA_GREEN[2]_i_5/O
                         net (fo=1, routed)           0.219     2.643    VGA_CONTROLLER/VGA_GREEN[2]_i_5_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.045     2.688 r  VGA_CONTROLLER/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.688    VGA_CONTROLLER_n_26
    SLICE_X39Y60         FDRE                                         r  VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    PIXEL_CLOCK_GENERATOR/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  PIXEL_CLOCK_GENERATOR/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    PIXEL_CLOCK_GENERATOR/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PIXEL_CLOCK_GENERATOR/U0/clkout1_buf/O
                         net (fo=90, routed)          0.827     1.955    CLK_VGA
    SLICE_X39Y60         FDRE                                         r  VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.711    
                         clock uncertainty            0.170     1.881    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.092     1.973    VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.715    





