$date
	Sun Oct 23 06:29:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#779048
b11110 !
1"
#779050
b11110 &
b11110 %
1$
#779051
0"
#779054
b1111 &
b1111 %
#779058
b101110 &
b101110 %
#779062
b10111 &
b10111 %
#779066
b1000110 &
b1000110 %
#779070
b100011 &
b100011 %
#779074
b1101010 &
b1101010 %
#779078
b110101 &
b110101 %
#779082
b10100000 &
b10100000 %
#779086
b1010000 &
b1010000 %
#779090
b101000 &
b101000 %
#779094
b10100 &
b10100 %
#779098
b1010 &
b1010 %
#779102
b101 &
b101 %
#779106
b10000 &
b10000 %
#779110
b1000 &
b1000 %
#779114
b100 &
b100 %
#779118
b10 &
b10 %
#779122
b1 &
b1 %
1#
#779126
b0 &
0#
b0 %
0$
#1795819
b1011 !
1"
#1795822
b1011 &
b1011 %
1$
#1795823
0"
#1795826
b100010 &
b100010 %
#1795830
b10001 &
b10001 %
#1795834
b110100 &
b110100 %
#1795838
b11010 &
b11010 %
#1795842
b1101 &
b1101 %
#1795846
b101000 &
b101000 %
#1795850
b10100 &
b10100 %
#1795854
b1010 &
b1010 %
#1795858
b101 &
b101 %
#1795862
b10000 &
b10000 %
#1795866
b1000 &
b1000 %
#1795870
b100 &
b100 %
#1795874
b10 &
b10 %
#1795878
b1 &
1#
b1 %
#1795882
b0 &
b0 %
0#
0$
#2747184
b11001 !
1"
#2747186
b11001 &
b11001 %
1$
#2747187
0"
#2747190
b1001100 &
b1001100 %
#2747194
b100110 &
b100110 %
#2747198
b10011 &
b10011 %
#2747202
b111010 &
b111010 %
#2747206
b11101 &
b11101 %
#2747210
b1011000 &
b1011000 %
#2747214
b101100 &
b101100 %
#2747218
b10110 &
b10110 %
#2747222
b1011 &
b1011 %
#2747226
b100010 &
b100010 %
#2747230
b10001 &
b10001 %
#2747234
b110100 &
b110100 %
#2747238
b11010 &
b11010 %
#2747242
b1101 &
b1101 %
#2747246
b101000 &
b101000 %
#2747250
b10100 &
b10100 %
#2747254
b1010 &
b1010 %
#2747258
b101 &
b101 %
#2747262
b10000 &
b10000 %
#2747266
b1000 &
b1000 %
#2747270
b100 &
b100 %
#2747274
b10 &
b10 %
#2747278
b1 &
1#
b1 %
#2747282
b0 &
b0 %
0#
0$
#4500012
