I'm Đàm Vĩnh Khang, currently studying at the University of Information Technology (UIT-VNUHCM), majoring in Computer Engineering (CE). These are my first Verilog HDL code projects.
