$date
	Tue Nov 04 12:34:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module TFF_ins $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1"
1#
#4
1!
1$
0#
#6
1#
#8
0!
0#
#9
0"
#10
1#
#12
0#
#14
1#
#16
0#
#18
1#
#19
1"
#20
1!
0#
#22
1#
#24
0!
0#
