verilog xil_defaultlib  \
"../../../../data_path.gen/sources_1/ip/fft_control_unit_0_1/src/div_10bit/sources_1/new/divu_int.v" \
"../../../../data_path.gen/sources_1/ip/fft_control_unit_0_1/src/div_10bit/sim/div_10bit.v" \
"../../../../data_path.gen/sources_1/ip/fft_control_unit_0_1/fft_control_unit.srcs/sources_1/ip/adder_subtracter32bit/src/full_adder.v" \
"../../../../data_path.gen/sources_1/ip/fft_control_unit_0_1/fft_control_unit.srcs/sources_1/ip/adder_subtracter32bit/src/adder_subtracter32.v" \
"../../../../data_path.gen/sources_1/ip/fft_control_unit_0_1/fft_control_unit.srcs/sources_1/ip/adder_subtracter32bit/sim/adder_subtracter32bit.v" \
"../../../../data_path.gen/sources_1/ip/fft_control_unit_0_1/src/control_unit.v" \
"../../../../data_path.gen/sources_1/ip/fft_control_unit_0_1/sim/fft_control_unit_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
