vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/reg_file_ABC.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2_4bit.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/IF.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/definitionsABC.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Control.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/ALU_ABC.sv
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/targets.txt
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/contents.txt
source_file = 1, C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/db/TopLevel.cbx.xml
design_name = TopLevel
instance = comp, \halt~output , halt~output, TopLevel, 1
instance = comp, \start~input , start~input, TopLevel, 1
instance = comp, \CLK~input , CLK~input, TopLevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
