QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_xdma_sc_v1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_xdma_sc_v1 
Modifying modelsim.ini
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -std=c++11 -I /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_rpc_v1/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/common_cpp_v1_0/include -I /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_xdma_cpp_v1/include -Wall -fPIC -Wall -fPIC -O3 -DNDEBUG -work sim_xdma_sc_v1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_xdma_sc_v1/.cxl.systemc.sim_xdma_sc_v1.sim_xdma_sc_v1.lin64.cmf 
Start time: 11:26:22 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021

In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma_core.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma_core.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:47:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp: In member function 'std::size_t sim_xdma_core::methodProcessWrCommand(xdma::xdma_intf, uint64_t, const void*, std::size_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:457:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < transactionSize; i++) {
                   ~~^~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:462:21: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
   for (int i = 0; i < transactionSize; i++) {
                   ~~^~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:428:9: warning: variable 'ret' set but not used [-Wunused-but-set-variable]
  size_t ret = size;
         ^~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp: In member function 'std::size_t sim_xdma_core::send_dbg_transport_rd_call(xdma::xdma_intf, uint64_t, const void*, std::size_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:585:17: warning: variable 'phase' set but not used [-Wunused-but-set-variable]
  tlm::tlm_phase phase = xtlm::BEGIN_RADDR;
                 ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp: In member function 'std::size_t sim_xdma_core::send_dbg_transport_wr_call(xdma::xdma_intf, uint64_t, const void*, std::size_t)':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:636:17: warning: variable 'phase' set but not used [-Wunused-but-set-variable]
  tlm::tlm_phase phase = xtlm::BEGIN_WDATA_LAST;
                 ^~~~~
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:638:21: warning: unused variable 'status' [-Wunused-variable]
  tlm::tlm_sync_enum status;
                     ^~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma_core.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma_core.cpp:660:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/sc_signal_ports.h:2301:0,
                 from /tools/questasim/include/systemc/sc_clock_ports.h:31,
                 from /tools/questasim/include/systemc/systemc:84,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:47:
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
     else
     ^~~~
/tools/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
  mti_is_creating_dummy_signal = false;
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_wr_t.h:59:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xaximm_pin2xtlm_t.h:51,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:126,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:47:
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h: In constructor 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::xtlm_adaptor_log_utils(std::__cxx11::string, std::__cxx11::string, std::__cxx11::string)':
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:65:34: warning: 'xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_report_handler' will be initialized after [-Wreorder]
  xsc::common_cpp::report_handler m_report_handler;
                                  ^~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:61:7: warning:   'bool xtlm::xtlm_adaptor::xtlm_adaptor_log_utils::m_enable_aximm_logs' [-Wreorder]
  bool m_enable_aximm_logs;
       ^~~~~~~~~~~~~~~~~~~
/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm_adaptors/xtlm_adaptors_utils.h:67:5: warning:   when initialized here [-Wreorder]
     xtlm_adaptor_log_utils(const std::string module_name,
     ^~~~~~~~~~~~~~~~~~~~~~
In file included from /tools/questasim/include/systemc/systemc:87:0,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/utils/xtlm_cmnhdr.h:77,
                 from /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/xtlm/include/xtlm.h:56,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/include/sim_xdma.h:51,
                 from /tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:47:
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_bit]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_logic]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_signed]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::read(T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:354:10: warning: unused variable 'read_success' [-Wunused-variable]
     bool read_success = sc_fifo<T>::nb_read(val_);
          ^~~~~~~~~~~~
/tools/questasim/include/systemc/sc_fifo.h: In instantiation of 'void sc_core::sc_fifo<IF>::write(const T&) [with T = sc_dt::sc_unsigned]':
/tools/Xilinx/Vivado/2022.2/data/systemc/simlibs/sim_xdma_sc/sim_xdma_sc_v1/src/sim_xdma.cpp:200:1:   required from here
/tools/questasim/include/systemc/sc_fifo.h:399:10: warning: unused variable 'write_success' [-Wunused-variable]
     bool write_success = sc_fifo<T>::nb_write(val_);
          ^~~~~~~~~~~~~
End time: 11:26:26 on Jul 13,2023, Elapsed time: 0:00:04
Errors: 0, Warnings: 0
sccom -64 -cpppath /tools/questasim/gcc-7.4.0-linux_x86_64/bin/g++ -nodebug -linkshared -lib sim_xdma_sc_v1 -work sim_xdma_sc_v1 
Start time: 11:26:26 on Jul 13,2023

QuestaSim-64 sccom 2021.2_1 compiler 2021.05 May 15 2021
End time: 11:26:26 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
