Classic Timing Analyzer report for lab1
Tue Sep 11 15:40:42 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.086 ns   ; A2   ; Y1 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.086 ns       ; A2   ; Y1 ;
; N/A   ; None              ; 10.895 ns       ; A0   ; Y1 ;
; N/A   ; None              ; 10.764 ns       ; Data ; Y1 ;
; N/A   ; None              ; 10.350 ns       ; A1   ; Y1 ;
; N/A   ; None              ; 10.183 ns       ; A2   ; Y2 ;
; N/A   ; None              ; 10.130 ns       ; A2   ; Y7 ;
; N/A   ; None              ; 9.996 ns        ; A0   ; Y2 ;
; N/A   ; None              ; 9.956 ns        ; A0   ; Y7 ;
; N/A   ; None              ; 9.955 ns        ; A2   ; Y0 ;
; N/A   ; None              ; 9.937 ns        ; A2   ; Y6 ;
; N/A   ; None              ; 9.924 ns        ; A2   ; Y4 ;
; N/A   ; None              ; 9.827 ns        ; Data ; Y2 ;
; N/A   ; None              ; 9.770 ns        ; Data ; Y7 ;
; N/A   ; None              ; 9.764 ns        ; A0   ; Y0 ;
; N/A   ; None              ; 9.750 ns        ; A2   ; Y5 ;
; N/A   ; None              ; 9.740 ns        ; A0   ; Y4 ;
; N/A   ; None              ; 9.604 ns        ; A0   ; Y6 ;
; N/A   ; None              ; 9.599 ns        ; Data ; Y0 ;
; N/A   ; None              ; 9.576 ns        ; Data ; Y6 ;
; N/A   ; None              ; 9.567 ns        ; Data ; Y4 ;
; N/A   ; None              ; 9.566 ns        ; A0   ; Y5 ;
; N/A   ; None              ; 9.447 ns        ; A1   ; Y2 ;
; N/A   ; None              ; 9.402 ns        ; A1   ; Y7 ;
; N/A   ; None              ; 9.392 ns        ; Data ; Y5 ;
; N/A   ; None              ; 9.219 ns        ; A1   ; Y0 ;
; N/A   ; None              ; 9.209 ns        ; A1   ; Y6 ;
; N/A   ; None              ; 9.188 ns        ; A1   ; Y4 ;
; N/A   ; None              ; 9.014 ns        ; A1   ; Y5 ;
; N/A   ; None              ; 8.037 ns        ; A2   ; Y3 ;
; N/A   ; None              ; 7.850 ns        ; A0   ; Y3 ;
; N/A   ; None              ; 7.715 ns        ; Data ; Y3 ;
; N/A   ; None              ; 7.301 ns        ; A1   ; Y3 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Sep 11 15:40:42 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only
Info: Longest tpd from source pin "A2" to destination pin "Y1" is 11.086 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G21; Fanout = 8; PIN Node = 'A2'
    Info: 2: + IC(4.225 ns) + CELL(0.346 ns) = 5.401 ns; Loc. = LCCOMB_X9_Y26_N16; Fanout = 1; COMB Node = 'inst18'
    Info: 3: + IC(3.531 ns) + CELL(2.154 ns) = 11.086 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'Y1'
    Info: Total cell delay = 3.330 ns ( 30.04 % )
    Info: Total interconnect delay = 7.756 ns ( 69.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Tue Sep 11 15:40:42 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


