#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf28b00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf29e20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xf27f90 .functor NOT 1, L_0xf5e550, C4<0>, C4<0>, C4<0>;
L_0xf5e300 .functor XOR 1, L_0xf5e110, L_0xf5e260, C4<0>, C4<0>;
L_0xf5e440 .functor XOR 1, L_0xf5e300, L_0xf5e370, C4<0>, C4<0>;
v0xf5c8a0_0 .net *"_ivl_10", 0 0, L_0xf5e370;  1 drivers
v0xf5c9a0_0 .net *"_ivl_12", 0 0, L_0xf5e440;  1 drivers
v0xf5ca80_0 .net *"_ivl_2", 0 0, L_0xf5e070;  1 drivers
v0xf5cb40_0 .net *"_ivl_4", 0 0, L_0xf5e110;  1 drivers
v0xf5cc20_0 .net *"_ivl_6", 0 0, L_0xf5e260;  1 drivers
v0xf5cd50_0 .net *"_ivl_8", 0 0, L_0xf5e300;  1 drivers
v0xf5ce30_0 .net "a", 0 0, v0xf5b110_0;  1 drivers
v0xf5ced0_0 .net "b", 0 0, v0xf5b1b0_0;  1 drivers
v0xf5cf70_0 .net "c", 0 0, v0xf5b250_0;  1 drivers
v0xf5d0a0_0 .var "clk", 0 0;
v0xf5d140_0 .net "d", 0 0, v0xf5b390_0;  1 drivers
v0xf5d1e0_0 .net "q_dut", 0 0, L_0xf5deb0;  1 drivers
v0xf5d280_0 .net "q_ref", 0 0, L_0xf20ea0;  1 drivers
v0xf5d320_0 .var/2u "stats1", 159 0;
v0xf5d3c0_0 .var/2u "strobe", 0 0;
v0xf5d460_0 .net "tb_match", 0 0, L_0xf5e550;  1 drivers
v0xf5d520_0 .net "tb_mismatch", 0 0, L_0xf27f90;  1 drivers
v0xf5d5e0_0 .net "wavedrom_enable", 0 0, v0xf5b480_0;  1 drivers
v0xf5d680_0 .net "wavedrom_title", 511 0, v0xf5b520_0;  1 drivers
L_0xf5e070 .concat [ 1 0 0 0], L_0xf20ea0;
L_0xf5e110 .concat [ 1 0 0 0], L_0xf20ea0;
L_0xf5e260 .concat [ 1 0 0 0], L_0xf5deb0;
L_0xf5e370 .concat [ 1 0 0 0], L_0xf20ea0;
L_0xf5e550 .cmp/eeq 1, L_0xf5e070, L_0xf5e440;
S_0xf29fb0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xf29e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xf20ea0 .functor OR 1, v0xf5b250_0, v0xf5b1b0_0, C4<0>, C4<0>;
v0xf28200_0 .net "a", 0 0, v0xf5b110_0;  alias, 1 drivers
v0xf282a0_0 .net "b", 0 0, v0xf5b1b0_0;  alias, 1 drivers
v0xf20ff0_0 .net "c", 0 0, v0xf5b250_0;  alias, 1 drivers
v0xf21090_0 .net "d", 0 0, v0xf5b390_0;  alias, 1 drivers
v0xf5a710_0 .net "q", 0 0, L_0xf20ea0;  alias, 1 drivers
S_0xf5a8c0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xf29e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xf5b110_0 .var "a", 0 0;
v0xf5b1b0_0 .var "b", 0 0;
v0xf5b250_0 .var "c", 0 0;
v0xf5b2f0_0 .net "clk", 0 0, v0xf5d0a0_0;  1 drivers
v0xf5b390_0 .var "d", 0 0;
v0xf5b480_0 .var "wavedrom_enable", 0 0;
v0xf5b520_0 .var "wavedrom_title", 511 0;
E_0xf2e8b0/0 .event negedge, v0xf5b2f0_0;
E_0xf2e8b0/1 .event posedge, v0xf5b2f0_0;
E_0xf2e8b0 .event/or E_0xf2e8b0/0, E_0xf2e8b0/1;
E_0xf2eb00 .event posedge, v0xf5b2f0_0;
E_0xf199f0 .event negedge, v0xf5b2f0_0;
S_0xf5ac10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xf5a8c0;
 .timescale -12 -12;
v0xf5ae10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf5af10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xf5a8c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf5b680 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xf29e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xf341d0 .functor NOT 1, v0xf5b110_0, C4<0>, C4<0>, C4<0>;
L_0xf28000 .functor AND 1, v0xf5b250_0, L_0xf341d0, C4<1>, C4<1>;
L_0xf5d930 .functor AND 1, v0xf5b1b0_0, v0xf5b250_0, C4<1>, C4<1>;
L_0xf5d9a0 .functor AND 1, L_0xf5d930, v0xf5b390_0, C4<1>, C4<1>;
L_0xf5db00 .functor OR 1, L_0xf28000, L_0xf5d9a0, C4<0>, C4<0>;
L_0xf5db70 .functor NOT 1, v0xf5b250_0, C4<0>, C4<0>, C4<0>;
L_0xf5dc20 .functor AND 1, v0xf5b1b0_0, L_0xf5db70, C4<1>, C4<1>;
L_0xf5dce0 .functor NOT 1, v0xf5b390_0, C4<0>, C4<0>, C4<0>;
L_0xf5dda0 .functor AND 1, L_0xf5dc20, L_0xf5dce0, C4<1>, C4<1>;
L_0xf5deb0 .functor OR 1, L_0xf5db00, L_0xf5dda0, C4<0>, C4<0>;
v0xf5b970_0 .net *"_ivl_0", 0 0, L_0xf341d0;  1 drivers
v0xf5ba50_0 .net *"_ivl_10", 0 0, L_0xf5db70;  1 drivers
v0xf5bb30_0 .net *"_ivl_12", 0 0, L_0xf5dc20;  1 drivers
v0xf5bc20_0 .net *"_ivl_14", 0 0, L_0xf5dce0;  1 drivers
v0xf5bd00_0 .net *"_ivl_16", 0 0, L_0xf5dda0;  1 drivers
v0xf5be30_0 .net *"_ivl_2", 0 0, L_0xf28000;  1 drivers
v0xf5bf10_0 .net *"_ivl_4", 0 0, L_0xf5d930;  1 drivers
v0xf5bff0_0 .net *"_ivl_6", 0 0, L_0xf5d9a0;  1 drivers
v0xf5c0d0_0 .net *"_ivl_8", 0 0, L_0xf5db00;  1 drivers
v0xf5c1b0_0 .net "a", 0 0, v0xf5b110_0;  alias, 1 drivers
v0xf5c250_0 .net "b", 0 0, v0xf5b1b0_0;  alias, 1 drivers
v0xf5c340_0 .net "c", 0 0, v0xf5b250_0;  alias, 1 drivers
v0xf5c430_0 .net "d", 0 0, v0xf5b390_0;  alias, 1 drivers
v0xf5c520_0 .net "q", 0 0, L_0xf5deb0;  alias, 1 drivers
S_0xf5c680 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xf29e20;
 .timescale -12 -12;
E_0xf2e650 .event anyedge, v0xf5d3c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf5d3c0_0;
    %nor/r;
    %assign/vec4 v0xf5d3c0_0, 0;
    %wait E_0xf2e650;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf5a8c0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf5b390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf5b250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf5b1b0_0, 0;
    %assign/vec4 v0xf5b110_0, 0;
    %wait E_0xf199f0;
    %wait E_0xf2eb00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf5b390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf5b250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf5b1b0_0, 0;
    %assign/vec4 v0xf5b110_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf2e8b0;
    %load/vec4 v0xf5b110_0;
    %load/vec4 v0xf5b1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf5b250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xf5b390_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf5b390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf5b250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf5b1b0_0, 0;
    %assign/vec4 v0xf5b110_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf5af10;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf2e8b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xf5b390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf5b250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf5b1b0_0, 0;
    %assign/vec4 v0xf5b110_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xf29e20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf5d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf5d3c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xf29e20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xf5d0a0_0;
    %inv;
    %store/vec4 v0xf5d0a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xf29e20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf5b2f0_0, v0xf5d520_0, v0xf5ce30_0, v0xf5ced0_0, v0xf5cf70_0, v0xf5d140_0, v0xf5d280_0, v0xf5d1e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xf29e20;
T_7 ;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xf29e20;
T_8 ;
    %wait E_0xf2e8b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf5d320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf5d320_0, 4, 32;
    %load/vec4 v0xf5d460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf5d320_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf5d320_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf5d320_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xf5d280_0;
    %load/vec4 v0xf5d280_0;
    %load/vec4 v0xf5d1e0_0;
    %xor;
    %load/vec4 v0xf5d280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf5d320_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xf5d320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf5d320_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit4/iter0/response14/top_module.sv";
