[
  {
    "Unit": "IRP",
    "EventCode": "0x16",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_I_FAF_TRANSACTIONS",
    "BriefDescription": "FAF allocation -- sent to ADQ",
    "PublicDescription": "FAF allocation -- sent to ADQ",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IRP",
    "EventCode": "0x18",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_I_FAF_INSERTS",
    "BriefDescription": "FAF - request insert from TC.",
    "PublicDescription": "FAF - request insert from TC.",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IRP",
    "EventCode": "0x19",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_I_FAF_OCCUPANCY",
    "BriefDescription": "FAF occupancy",
    "PublicDescription": "FAF occupancy",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IRP",
    "EventCode": "0x20",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_I_IRP_ALL.INBOUND_INSERTS",
    "BriefDescription": ": All Inserts Inbound (p2p + faf + cset)",
    "PublicDescription": ": All Inserts Inbound (p2p + faf + cset)",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2PCIe",
    "EventCode": "0xc0",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2P_CMS_CLOCKTICKS",
    "BriefDescription": "CMS Clockticks",
    "PublicDescription": "CMS Clockticks",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x42",
    "UMask": "0xff",
    "PortMask": "0x0000",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_PWT_OCCUPANCY",
    "BriefDescription": "PWT occupancy.  Does not include 9th bit of occupancy (will undercount if PWT is greater than 255 per cycle).",
    "PublicDescription": "PWT occupancy : Indicates how many page walks are outstanding at any point in time.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x04",
    "PortMask": "0x0001",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0",
    "BriefDescription": "Read request for 4 bytes made by IIO Part0 to Memory",
    "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x04",
    "PortMask": "0x0002",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1",
    "BriefDescription": "Read request for 4 bytes made by IIO Part1 to Memory",
    "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x04",
    "PortMask": "0x0004",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2",
    "BriefDescription": "Read request for 4 bytes made by IIO Part2 to Memory",
    "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x04",
    "PortMask": "0x0008",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3",
    "BriefDescription": "Read request for 4 bytes made by IIO Part3 to Memory",
    "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x04",
    "PortMask": "0x0010",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4",
    "BriefDescription": "Data requested of the CPU : Card reading from DRAM",
    "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x04",
    "PortMask": "0x0020",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5",
    "BriefDescription": "Data requested of the CPU : Card reading from DRAM",
    "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x04",
    "PortMask": "0x0040",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6",
    "BriefDescription": "Data requested of the CPU : Card reading from DRAM",
    "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x04",
    "PortMask": "0x0080",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7",
    "BriefDescription": "Data requested of the CPU : Card reading from DRAM",
    "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x01",
    "PortMask": "0x0001",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0",
    "BriefDescription": "Write request of up to a 64 byte transaction is made by IIO Part0 to Memory",
    "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x01",
    "PortMask": "0x0002",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1",
    "BriefDescription": "Write request of up to a 64 byte transaction is made by IIO Part1 to Memory",
    "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x01",
    "PortMask": "0x0004",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2",
    "BriefDescription": "Write request of up to a 64 byte transaction is made by IIO Part2 to Memory",
    "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x01",
    "PortMask": "0x0008",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3",
    "BriefDescription": "Write request of up to a 64 byte transaction is made by IIO Part3 to Memory",
    "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x04",
    "PortMask": "0x0001",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0",
    "BriefDescription": "Read request for up to a 64 byte transaction is made by IIO Part0 to Memory",
    "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x04",
    "PortMask": "0x0002",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1",
    "BriefDescription": "Read request for up to a 64 byte transaction is  made by IIO Part1 to Memory",
    "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x04",
    "PortMask": "0x0004",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2",
    "BriefDescription": "Read request for up to a 64 byte transaction is made by IIO Part2 to Memory",
    "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x04",
    "PortMask": "0x0008",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3",
    "BriefDescription": "Read request for up to a 64 byte transaction is made by IIO Part3 to Memory",
    "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x01",
    "PortMask": "0x0010",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4",
    "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
    "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x01",
    "PortMask": "0x0020",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5",
    "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
    "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x01",
    "PortMask": "0x0040",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6",
    "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
    "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x01",
    "PortMask": "0x0080",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7",
    "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
    "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x04",
    "PortMask": "0x0010",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4",
    "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
    "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x04",
    "PortMask": "0x0020",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5",
    "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
    "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x04",
    "PortMask": "0x0040",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6",
    "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
    "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x84",
    "UMask": "0x04",
    "PortMask": "0x0080",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7",
    "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
    "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0001",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0",
    "BriefDescription": "Write request of 4 bytes made to IIO Part0 by the CPU",
    "PublicDescription": "Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0002",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1",
    "BriefDescription": "Write request of 4 bytes made to IIO Part1 by the CPU",
    "PublicDescription": "Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0004",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2",
    "BriefDescription": "Write request of 4 bytes made to IIO Part2 by the CPU",
    "PublicDescription": "Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0008",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3",
    "BriefDescription": "Write request of 4 bytes made to IIO Part3 by the CPU",
    "PublicDescription": "Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0010",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4",
    "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0020",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5",
    "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0040",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6",
    "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0080",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7",
    "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x01",
    "PortMask": "0x0001",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0",
    "BriefDescription": "Write request of up to a 64 byte transaction is made to IIO Part0 by the CPU",
    "PublicDescription": "Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x01",
    "PortMask": "0x0002",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1",
    "BriefDescription": "Write request of up to a 64 byte transaction is made to IIO Part1 by the CPU",
    "PublicDescription": "Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x01",
    "PortMask": "0x0004",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2",
    "BriefDescription": "Write request of up to a 64 byte transaction is made to IIO Part2 by the CPU",
    "PublicDescription": "Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x01",
    "PortMask": "0x0008",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3",
    "BriefDescription": "Write request of up to a 64 byte transaction is made to IIO Part3 by the CPU",
    "PublicDescription": "Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x04",
    "PortMask": "0x0001",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0",
    "BriefDescription": "Read request for up to a 64 byte transaction is made by the CPU to IIO Part0",
    "PublicDescription": "Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x04",
    "PortMask": "0x0002",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1",
    "BriefDescription": "Read request for up to a 64 byte transaction is made by the CPU to IIO Part1",
    "PublicDescription": "Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x04",
    "PortMask": "0x0004",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2",
    "BriefDescription": "Read request for up to a 64 byte transaction is made by the CPU to IIO Part2",
    "PublicDescription": "Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x04",
    "PortMask": "0x0008",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3",
    "BriefDescription": "Read request for up to a 64 byte transaction is made by the CPU to IIO Part3",
    "PublicDescription": "Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x01",
    "PortMask": "0x0010",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4",
    "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x01",
    "PortMask": "0x0020",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5",
    "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x01",
    "PortMask": "0x0040",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6",
    "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x01",
    "PortMask": "0x0080",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7",
    "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x04",
    "PortMask": "0x0010",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4",
    "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
    "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x04",
    "PortMask": "0x0020",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5",
    "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
    "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x04",
    "PortMask": "0x0040",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6",
    "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
    "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc1",
    "UMask": "0x04",
    "PortMask": "0x0080",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7",
    "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
    "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x02",
    "UMask": "0xff",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_ACT_COUNT.ALL",
    "BriefDescription": "Activate due to read, write, underfill, or bypass",
    "PublicDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x11",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.RD",
    "BriefDescription": "Precharge due to read on page miss",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x22",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.WR",
    "BriefDescription": "Precharge due to write on page miss",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x88",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.PGT",
    "BriefDescription": "DRAM Precharge commands. : Precharge due to (?)",
    "PublicDescription": "DRAM Precharge commands. : Precharge due to (?) : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0xff",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.ALL",
    "BriefDescription": "Precharge due to read, write, underfill, or PGT.",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x05",
    "UMask": "0xff",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_CAS_COUNT.ALL",
    "BriefDescription": "All DRAM CAS commands issued",
    "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : All DRAM Read and Write actions : DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM CAS commands issued on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x05",
    "UMask": "0xc2",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_CAS_COUNT.RD_PRE_REG",
    "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.",
    "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS and WR_CAS Commands",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x05",
    "UMask": "0xc8",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_CAS_COUNT.RD_PRE_UNDERFILL",
    "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.",
    "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS and WR_CAS Commands",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x05",
    "UMask": "0xe0",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_CAS_COUNT.WR_PRE",
    "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.",
    "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS and WR_CAS Commands",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x02",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_RxC_AD_INSERTS",
    "BriefDescription": "AD Ingress (from CMS) : AD Ingress (from CMS) Allocations",
    "PublicDescription": "AD Ingress (from CMS) : AD Ingress (from CMS) Allocations",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x03",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_RxC_AD_OCCUPANCY",
    "BriefDescription": "AD Ingress (from CMS) Occupancy",
    "PublicDescription": "AD Ingress (from CMS) Occupancy",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x16",
    "UMask": "0x07",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECT2CORE_TAKEN",
    "BriefDescription": "Messages sent direct to core (bypassing the CHA)",
    "PublicDescription": "Messages sent direct to core (bypassing the CHA)",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x17",
    "UMask": "0x07",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECT2CORE_NOT_TAKEN_DIRSTATE",
    "BriefDescription": "Cycles when direct to core mode (which bypasses the CHA) was disabled",
    "PublicDescription": "Cycles when direct to core mode (which bypasses the CHA) was disabled",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x18",
    "UMask": "0x03",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECT2CORE_TXN_OVERRIDE",
    "BriefDescription": "Number of reads in which direct to core transaction were overridden",
    "PublicDescription": "Number of reads in which direct to core transaction were overridden",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x19",
    "UMask": "0x07",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECT2UPI_TAKEN",
    "BriefDescription": "Messages sent direct to the Intel UPI",
    "PublicDescription": "Messages sent direct to the Intel UPI",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x1a",
    "UMask": "0x07",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECT2UPI_NOT_TAKEN_DIRSTATE",
    "BriefDescription": "Cycles when direct to Intel UPI was disabled",
    "PublicDescription": "Cycles when direct to Intel UPI was disabled",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x1b",
    "UMask": "0x07",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECT2UPI_NOT_TAKEN_CREDITS",
    "BriefDescription": "Number of reads in which direct to Intel UPI transactions were overridden",
    "PublicDescription": "Number of reads in which direct to Intel UPI transactions were overridden",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x1c",
    "UMask": "0x03",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECT2UPI_TXN_OVERRIDE",
    "BriefDescription": "Number of reads that a message sent direct2 Intel UPI was overridden",
    "PublicDescription": "Number of reads that a message sent direct2 Intel UPI was overridden",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x20",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECTORY_LOOKUP.ANY",
    "BriefDescription": "Multi-socket cacheline Directory lookups (any state found)",
    "PublicDescription": "Multi-socket cacheline Directory lookups (any state found)",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x20",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_A",
    "BriefDescription": "Multi-socket cacheline Directory lookups (cacheline found in A state)",
    "PublicDescription": "Multi-socket cacheline Directory lookups (cacheline found in A state)",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x20",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_I",
    "BriefDescription": "Multi-socket cacheline Directory lookup (cacheline found in I state)",
    "PublicDescription": "Multi-socket cacheline Directory lookup (cacheline found in I state)",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x20",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_S",
    "BriefDescription": "Multi-socket cacheline Directory lookup (cacheline found in S state)",
    "PublicDescription": "Multi-socket cacheline Directory lookup (cacheline found in S state)",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x21",
    "UMask": "0x20",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x03",
    "EventName": "UNC_M2M_DIRECTORY_UPDATE.A2I",
    "BriefDescription": "Multi-socket cacheline Directory update from A to I",
    "PublicDescription": "Multi-socket cacheline Directory update from A to I",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x21",
    "UMask": "0x40",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x03",
    "EventName": "UNC_M2M_DIRECTORY_UPDATE.A2S",
    "BriefDescription": "Multi-socket cacheline Directory update from A to S",
    "PublicDescription": "Multi-socket cacheline Directory update from A to S",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x21",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x03",
    "EventName": "UNC_M2M_DIRECTORY_UPDATE.ANY",
    "BriefDescription": "Multi-socket cacheline Directory update from/to Any state",
    "PublicDescription": "Multi-socket cacheline Directory update from/to Any state",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x21",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x03",
    "EventName": "UNC_M2M_DIRECTORY_UPDATE.I2A",
    "BriefDescription": "Multi-socket cacheline Directory update from I to A",
    "PublicDescription": "Multi-socket cacheline Directory update from I to A",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x21",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x03",
    "EventName": "UNC_M2M_DIRECTORY_UPDATE.I2S",
    "BriefDescription": "Multi-socket cacheline Directory update from I to S",
    "PublicDescription": "Multi-socket cacheline Directory update from I to S",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x21",
    "UMask": "0x10",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x03",
    "EventName": "UNC_M2M_DIRECTORY_UPDATE.S2A",
    "BriefDescription": "Multi-socket cacheline Directory update from S to A",
    "PublicDescription": "Multi-socket cacheline Directory update from S to A",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x21",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x03",
    "EventName": "UNC_M2M_DIRECTORY_UPDATE.S2I",
    "BriefDescription": "Multi-socket cacheline Directory update from S to I",
    "PublicDescription": "Multi-socket cacheline Directory update from S to I",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x32",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000001",
    "EventName": "UNC_M2M_TRACKER_INSERTS.CH0",
    "BriefDescription": "Tracker Inserts : Channel 0",
    "PublicDescription": "Tracker Inserts : Channel 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x32",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000002",
    "EventName": "UNC_M2M_TRACKER_INSERTS.CH1",
    "BriefDescription": "Tracker Inserts : Channel 1",
    "PublicDescription": "Tracker Inserts : Channel 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x33",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_TRACKER_OCCUPANCY.CH0",
    "BriefDescription": "Tracker Occupancy : Channel 0",
    "PublicDescription": "Tracker Occupancy : Channel 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x33",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_TRACKER_OCCUPANCY.CH1",
    "BriefDescription": "Tracker Occupancy : Channel 1",
    "PublicDescription": "Tracker Occupancy : Channel 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x58",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH0_XPT",
    "BriefDescription": "Data Prefetches Dropped",
    "PublicDescription": "Data Prefetches Dropped",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x58",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH0_UPI",
    "BriefDescription": "Data Prefetches Dropped",
    "PublicDescription": "Data Prefetches Dropped",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x58",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH1_XPT",
    "BriefDescription": "Data Prefetches Dropped",
    "PublicDescription": "Data Prefetches Dropped",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x58",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.CH1_UPI",
    "BriefDescription": "Data Prefetches Dropped",
    "PublicDescription": "Data Prefetches Dropped",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M3UPI",
    "EventCode": "0x29",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M3UPI_UPI_PREFETCH_SPAWN",
    "BriefDescription": "FlowQ Generated Prefetch",
    "PublicDescription": "FlowQ Generated Prefetch : Count cases where FlowQ causes spawn of Prefetch to iMC/SMI3 target",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M3UPI",
    "EventCode": "0x2a",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M3UPI_D2U_SENT",
    "BriefDescription": "D2U Sent",
    "PublicDescription": "D2U Sent : Cases where SMI3 sends D2U command",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M3UPI",
    "EventCode": "0x2b",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M3UPI_D2C_SENT",
    "BriefDescription": "D2C Sent",
    "PublicDescription": "D2C Sent : Count cases BL sends direct to core",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M3UPI",
    "EventCode": "0xc0",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00",
    "EventName": "UNC_M3UPI_CMS_CLOCKTICKS",
    "BriefDescription": "M3UPI CMS Clockticks",
    "PublicDescription": "CMS Clockticks",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.SLOT0",
    "BriefDescription": "Valid Flits Sent : Slot 0",
    "PublicDescription": "Valid Flits Sent : Slot 0 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 0 - Other mask bits determine types of headers to count.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.SLOT1",
    "BriefDescription": "Valid Flits Sent : Slot 1",
    "PublicDescription": "Valid Flits Sent : Slot 1 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 1 - Other mask bits determine types of headers to count.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.SLOT2",
    "BriefDescription": "Valid Flits Sent : Slot 2",
    "PublicDescription": "Valid Flits Sent : Slot 2 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 2 - Other mask bits determine types of headers to count.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.DATA",
    "BriefDescription": "Valid Flits Sent : Data",
    "PublicDescription": "Valid Flits Sent : Data : Shows legal flit time (hides impact of L0p and L0c). : Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x10",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.LLCRD",
    "BriefDescription": "Valid Flits Sent : LLCRD Not Empty",
    "PublicDescription": "Valid Flits Sent : LLCRD Not Empty : Shows legal flit time (hides impact of L0p and L0c). : Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x20",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.NULL",
    "BriefDescription": "Valid Flits Sent : Slot NULL or LLCRD Empty",
    "PublicDescription": "Valid Flits Sent : Slot NULL or LLCRD Empty : Shows legal flit time (hides impact of L0p and L0c). : LLCRD with all zeros is treated as NULL. Slot 1 is not treated as NULL if slot 0 is a dual slot. This can apply to slot 0,1, or 2.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x40",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.LLCTRL",
    "BriefDescription": "Valid Flits Sent : LLCTRL",
    "PublicDescription": "Valid Flits Sent : LLCTRL : Shows legal flit time (hides impact of L0p and L0c). : Equivalent to an idle packet.  Enables counting of slot 0 LLCTRL messages.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x80",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.PROTHDR",
    "BriefDescription": "Valid Flits Sent : Protocol Header",
    "PublicDescription": "Valid Flits Sent : Protocol Header : Shows legal flit time (hides impact of L0p and L0c). : Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x97",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.NON_DATA",
    "BriefDescription": "Valid Flits Sent : All Non Data",
    "PublicDescription": "Valid Flits Sent : All Non Data : Shows legal flit time (hides impact of L0p and L0c).",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x47",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.IDLE",
    "BriefDescription": "Valid Flits Sent : Idle",
    "PublicDescription": "Valid Flits Sent : Idle : Shows legal flit time (hides impact of L0p and L0c).",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x02",
    "UMask": "0x27",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_FLITS.ALL_NULL",
    "BriefDescription": "All Null Flits",
    "PublicDescription": "All Null Flits",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.SLOT0",
    "BriefDescription": "Valid Flits Received : Slot 0",
    "PublicDescription": "Valid Flits Received : Slot 0 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 0 - Other mask bits determine types of headers to count.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.SLOT1",
    "BriefDescription": "Valid Flits Received : Slot 1",
    "PublicDescription": "Valid Flits Received : Slot 1 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 1 - Other mask bits determine types of headers to count.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.SLOT2",
    "BriefDescription": "Valid Flits Received : Slot 2",
    "PublicDescription": "Valid Flits Received : Slot 2 : Shows legal flit time (hides impact of L0p and L0c). : Count Slot 2 - Other mask bits determine types of headers to count.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.DATA",
    "BriefDescription": "Valid Flits Received : Data",
    "PublicDescription": "Valid Flits Received : Data : Shows legal flit time (hides impact of L0p and L0c). : Count Data Flits (which consume all slots), but how much to count is based on Slot0-2 mask, so count can be 0-3 depending on which slots are enabled for counting..",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x10",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.LLCRD",
    "BriefDescription": "Valid Flits Received : LLCRD Not Empty",
    "PublicDescription": "Valid Flits Received : LLCRD Not Empty : Shows legal flit time (hides impact of L0p and L0c). : Enables counting of LLCRD (with non-zero payload). This only applies to slot 2 since LLCRD is only allowed in slot 2",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x20",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.NULL",
    "BriefDescription": "Valid Flits Received : Slot NULL or LLCRD Empty",
    "PublicDescription": "Valid Flits Received : Slot NULL or LLCRD Empty : Shows legal flit time (hides impact of L0p and L0c). : LLCRD with all zeros is treated as NULL. Slot 1 is not treated as NULL if slot 0 is a dual slot. This can apply to slot 0,1, or 2.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x40",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.LLCTRL",
    "BriefDescription": "Valid Flits Received : LLCTRL",
    "PublicDescription": "Valid Flits Received : LLCTRL : Shows legal flit time (hides impact of L0p and L0c). : Equivalent to an idle packet.  Enables counting of slot 0 LLCTRL messages.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x80",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.PROTHDR",
    "BriefDescription": "Valid Flits Received : Protocol Header",
    "PublicDescription": "Valid Flits Received : Protocol Header : Shows legal flit time (hides impact of L0p and L0c). : Enables count of protocol headers in slot 0,1,2 (depending on slot uMask bits)",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x0f",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.ALL_DATA",
    "BriefDescription": "Valid Flits Received : All Data",
    "PublicDescription": "Valid Flits Received : All Data : Shows legal flit time (hides impact of L0p and L0c).",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x97",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.NON_DATA",
    "BriefDescription": "Valid Flits Received : All Non Data",
    "PublicDescription": "Valid Flits Received : All Non Data : Shows legal flit time (hides impact of L0p and L0c).",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x47",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.IDLE",
    "BriefDescription": "Valid Flits Received : Idle",
    "PublicDescription": "Valid Flits Received : Idle : Shows legal flit time (hides impact of L0p and L0c).",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x03",
    "UMask": "0x27",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_FLITS.ALL_NULL",
    "BriefDescription": "Null FLITs received from any slot",
    "PublicDescription": "Null FLITs received from any slot",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x04",
    "UMask": "0x0e",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCB",
    "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass",
    "PublicDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass : Matches on Transmit path of a UPI port.\r\nMatch based on UMask specific bits:\r\nZ: Message Class (3-bit)\r\nY: Message Class Enable\r\nW: Opcode (4-bit)\r\nV: Opcode Enable\r\nU: Local Enable\r\nT: Remote Enable\r\nS: Data Hdr Enable\r\nR: Non-Data Hdr Enable\r\nQ: Dual Slot Hdr Enable\r\nP: Single Slot Hdr Enable\r\nLink Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases.\r\nNote: If Message Class is disabled, we expect opcode to also be disabled.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "CtrCtrl[55:32]",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x04",
    "UMask": "0x0e",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000001",
    "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCB_OPC",
    "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass, Match Opcode",
    "PublicDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Bypass, Match Opcode : Matches on Transmit path of a UPI port.\r\nMatch based on UMask specific bits:\r\nZ: Message Class (3-bit)\r\nY: Message Class Enable\r\nW: Opcode (4-bit)\r\nV: Opcode Enable\r\nU: Local Enable\r\nT: Remote Enable\r\nS: Data Hdr Enable\r\nR: Non-Data Hdr Enable\r\nQ: Dual Slot Hdr Enable\r\nP: Single Slot Hdr Enable\r\nLink Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases.\r\nNote: If Message Class is disabled, we expect opcode to also be disabled.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "CtrCtrl[55:32]",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x04",
    "UMask": "0x0f",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCS",
    "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard",
    "PublicDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard : Matches on Transmit path of a UPI port.\r\nMatch based on UMask specific bits:\r\nZ: Message Class (3-bit)\r\nY: Message Class Enable\r\nW: Opcode (4-bit)\r\nV: Opcode Enable\r\nU: Local Enable\r\nT: Remote Enable\r\nS: Data Hdr Enable\r\nR: Non-Data Hdr Enable\r\nQ: Dual Slot Hdr Enable\r\nP: Single Slot Hdr Enable\r\nLink Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases.\r\nNote: If Message Class is disabled, we expect opcode to also be disabled.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "CtrCtrl[55:32]",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x04",
    "UMask": "0x0f",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000001",
    "EventName": "UNC_UPI_TxL_BASIC_HDR_MATCH.NCS_OPC",
    "BriefDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard, Match Opcode",
    "PublicDescription": "Matches on Transmit path of a UPI Port : Non-Coherent Standard, Match Opcode : Matches on Transmit path of a UPI port.\r\nMatch based on UMask specific bits:\r\nZ: Message Class (3-bit)\r\nY: Message Class Enable\r\nW: Opcode (4-bit)\r\nV: Opcode Enable\r\nU: Local Enable\r\nT: Remote Enable\r\nS: Data Hdr Enable\r\nR: Non-Data Hdr Enable\r\nQ: Dual Slot Hdr Enable\r\nP: Single Slot Hdr Enable\r\nLink Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases.\r\nNote: If Message Class is disabled, we expect opcode to also be disabled.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "CtrCtrl[55:32]",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x05",
    "UMask": "0x0e",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCB",
    "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass",
    "PublicDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass : Matches on Receive path of a UPI port.\r\nMatch based on UMask specific bits:\r\nZ: Message Class (3-bit)\r\nY: Message Class Enable\r\nW: Opcode (4-bit)\r\nV: Opcode Enable\r\nU: Local Enable\r\nT: Remote Enable\r\nS: Data Hdr Enable\r\nR: Non-Data Hdr Enable\r\nQ: Dual Slot Hdr Enable\r\nP: Single Slot Hdr Enable\r\nLink Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases.\r\nNote: If Message Class is disabled, we expect opcode to also be disabled.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "CtrCtrl[55:32]",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x05",
    "UMask": "0x0e",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000001",
    "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCB_OPC",
    "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass, Match Opcode",
    "PublicDescription": "Matches on Receive path of a UPI Port : Non-Coherent Bypass, Match Opcode : Matches on Receive path of a UPI port.\r\nMatch based on UMask specific bits:\r\nZ: Message Class (3-bit)\r\nY: Message Class Enable\r\nW: Opcode (4-bit)\r\nV: Opcode Enable\r\nU: Local Enable\r\nT: Remote Enable\r\nS: Data Hdr Enable\r\nR: Non-Data Hdr Enable\r\nQ: Dual Slot Hdr Enable\r\nP: Single Slot Hdr Enable\r\nLink Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases.\r\nNote: If Message Class is disabled, we expect opcode to also be disabled.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "CtrCtrl[55:32]",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x05",
    "UMask": "0x0f",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCS",
    "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard",
    "PublicDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard : Matches on Receive path of a UPI port.\r\nMatch based on UMask specific bits:\r\nZ: Message Class (3-bit)\r\nY: Message Class Enable\r\nW: Opcode (4-bit)\r\nV: Opcode Enable\r\nU: Local Enable\r\nT: Remote Enable\r\nS: Data Hdr Enable\r\nR: Non-Data Hdr Enable\r\nQ: Dual Slot Hdr Enable\r\nP: Single Slot Hdr Enable\r\nLink Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases.\r\nNote: If Message Class is disabled, we expect opcode to also be disabled.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "CtrCtrl[55:32]",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x05",
    "UMask": "0x0f",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000001",
    "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.NCS_OPC",
    "BriefDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard, Match Opcode",
    "PublicDescription": "Matches on Receive path of a UPI Port : Non-Coherent Standard, Match Opcode : Matches on Receive path of a UPI port.\r\nMatch based on UMask specific bits:\r\nZ: Message Class (3-bit)\r\nY: Message Class Enable\r\nW: Opcode (4-bit)\r\nV: Opcode Enable\r\nU: Local Enable\r\nT: Remote Enable\r\nS: Data Hdr Enable\r\nR: Non-Data Hdr Enable\r\nQ: Dual Slot Hdr Enable\r\nP: Single Slot Hdr Enable\r\nLink Layer control types are excluded (LL CTRL, slot NULL, LLCRD) even under specific opcode match_en cases.\r\nNote: If Message Class is disabled, we expect opcode to also be disabled.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "CtrCtrl[55:32]",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x12",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_DIRECT_ATTEMPTS.D2C",
    "BriefDescription": "Direct packet attempts : D2C",
    "PublicDescription": "Direct packet attempts : D2C : Counts the number of DRS packets that we attempted to do direct2core/direct2UPI on.  There are 4 mutually exclusive filters.  Filter [0] can be used to get successful spawns, while [1:3] provide the different failure cases.  Note that this does not count packets that are not candidates for Direct2Core.  The only candidates for Direct2Core are DRS packets destined for Cbos.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x21",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_L1_POWER_CYCLES",
    "BriefDescription": "Cycles in L1",
    "PublicDescription": "Cycles in L1 : Number of UPI qfclk cycles spent in L1 power mode.  L1 is a mode that totally shuts down a UPI link.  Use edge detect to count the number of instances when the UPI link entered L1.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x30",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_INSERTS.SLOT0",
    "BriefDescription": "RxQ Flit Buffer Allocations : Slot 0",
    "PublicDescription": "RxQ Flit Buffer Allocations : Slot 0 : Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x30",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_INSERTS.SLOT1",
    "BriefDescription": "RxQ Flit Buffer Allocations : Slot 1",
    "PublicDescription": "RxQ Flit Buffer Allocations : Slot 1 : Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x30",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_INSERTS.SLOT2",
    "BriefDescription": "RxQ Flit Buffer Allocations : Slot 2",
    "PublicDescription": "RxQ Flit Buffer Allocations : Slot 2 : Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x31",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_BYPASSED.SLOT0",
    "BriefDescription": "RxQ Flit Buffer Bypassed : Slot 0",
    "PublicDescription": "RxQ Flit Buffer Bypassed : Slot 0 : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly across the BGF and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x31",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_BYPASSED.SLOT1",
    "BriefDescription": "RxQ Flit Buffer Bypassed : Slot 1",
    "PublicDescription": "RxQ Flit Buffer Bypassed : Slot 1 : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly across the BGF and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x31",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_BYPASSED.SLOT2",
    "BriefDescription": "RxQ Flit Buffer Bypassed : Slot 2",
    "PublicDescription": "RxQ Flit Buffer Bypassed : Slot 2 : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly across the BGF and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x32",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT0",
    "BriefDescription": "RxQ Occupancy - All Packets : Slot 0",
    "PublicDescription": "RxQ Occupancy - All Packets : Slot 0 : Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x32",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT1",
    "BriefDescription": "RxQ Occupancy - All Packets : Slot 1",
    "PublicDescription": "RxQ Occupancy - All Packets : Slot 1 : Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x32",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_RxL_OCCUPANCY.SLOT2",
    "BriefDescription": "RxQ Occupancy - All Packets : Slot 2",
    "PublicDescription": "RxQ Occupancy - All Packets : Slot 2 : Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x40",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_INSERTS",
    "BriefDescription": "Tx Flit Buffer Allocations",
    "PublicDescription": "Tx Flit Buffer Allocations : Number of allocations into the UPI Tx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x41",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_BYPASSED",
    "BriefDescription": "Tx Flit Buffer Bypassed",
    "PublicDescription": "Tx Flit Buffer Bypassed : Counts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the UPI Link. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "UPI LL",
    "EventCode": "0x42",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_UPI_TxL_OCCUPANCY",
    "BriefDescription": "Tx Flit Buffer Occupancy",
    "PublicDescription": "Tx Flit Buffer Occupancy : Accumulates the number of flits in the TxQ.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x50",
    "UMask": "0x10",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_REQUESTS.INVITOE_LOCAL",
    "BriefDescription": "Local requests for exclusive ownership of a cache line  without receiving data",
    "PublicDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x50",
    "UMask": "0x03",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_REQUESTS.READS",
    "BriefDescription": "Read requests made into the CHA",
    "PublicDescription": "Counts read requests made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write) .",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x50",
    "UMask": "0x0c",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_REQUESTS.WRITES",
    "BriefDescription": "Write requests made into the CHA",
    "PublicDescription": "Counts write requests made into the CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x53",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_DIR_LOOKUP.NO_SNP",
    "BriefDescription": "Multi-socket cacheline Directory state lookups; Snoop Not Needed",
    "PublicDescription": "Counts transactions that looked into the multi-socket cacheline Directory state, and therefore did not send a snoop because the Directory indicated it was not needed.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x53",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_DIR_LOOKUP.SNP",
    "BriefDescription": "Multi-socket cacheline Directory state lookups; Snoop Needed",
    "PublicDescription": "Counts  transactions that looked into the multi-socket cacheline Directory state, and sent one or more snoops, because the Directory indicated it was needed.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x55",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_OSB.LOCAL_INVITOE",
    "BriefDescription": "OSB Snoop Broadcast : Local InvItoE",
    "PublicDescription": "OSB Snoop Broadcast : Local InvItoE : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x55",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_OSB.LOCAL_READ",
    "BriefDescription": "OSB Snoop Broadcast : Local Rd",
    "PublicDescription": "OSB Snoop Broadcast : Local Rd : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0xc0",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_CMS_CLOCKTICKS",
    "BriefDescription": "CMS Clockticks",
    "PublicDescription": "CMS Clockticks",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x34",
    "UMask": "0xff",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00001bc1",
    "EventName": "UNC_CHA_LLC_LOOKUP.DATA_RD",
    "BriefDescription": "Cache and Snoop Filter Lookups; Data Read Request",
    "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x34",
    "UMask": "0xff",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00001c19",
    "EventName": "UNC_CHA_LLC_LOOKUP.REMOTE_SNP",
    "BriefDescription": "Cache and Snoop Filter Lookups; Snoop Requests from a Remote Socket",
    "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state.; Filters for any transaction originating from the IPQ or IRQ.  This does not include lookups originating from the ISMQ.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001ff",
    "EventName": "UNC_CHA_TOR_INSERTS.SNPS_FROM_REM",
    "BriefDescription": "TOR Inserts; All Snoops from Remote",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. All snoops to this LLC that came from remote sockets.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0xff",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C001FF",
    "EventName": "UNC_CHA_TOR_INSERTS.ALL",
    "BriefDescription": "TOR Inserts : All",
    "PublicDescription": "TOR Inserts : All : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA",
    "BriefDescription": "TOR Inserts; All from Local IA",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.; All locally initiated requests from IA Cores",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT",
    "BriefDescription": "TOR Inserts; Hits from Local IA",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c80ffd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CRD",
    "BriefDescription": "TOR Inserts; CRd hits from local IA",
    "PublicDescription": "TOR Inserts; Code read from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c817fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD",
    "BriefDescription": "TOR Inserts; DRd hits from local IA",
    "PublicDescription": "TOR Inserts; Data read from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccc7fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFRFO",
    "BriefDescription": "TOR Inserts; LLCPrefRFO hits from local IA",
    "PublicDescription": "TOR Inserts; Last level cache prefetch read for ownership from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c807fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_RFO",
    "BriefDescription": "TOR Inserts; RFO hits from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS",
    "BriefDescription": "TOR Inserts; misses from Local IA",
    "PublicDescription": "TOR Inserts : All requests from iA Cores that Missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccc7fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFRFO",
    "BriefDescription": "TOR Inserts; LLCPrefRFO misses from local IA",
    "PublicDescription": "TOR Inserts; Last level cache prefetch read for ownership from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c807fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO",
    "BriefDescription": "TOR Inserts; RFO misses from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IO",
    "BriefDescription": "TOR Inserts; All from local IO",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT",
    "BriefDescription": "TOR Inserts; Hits from local IO",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS",
    "BriefDescription": "TOR Inserts; Misses from local IO",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc43fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_ITOM",
    "BriefDescription": "TOR Inserts; ItoM misses from local IO",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c803fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_RFO",
    "BriefDescription": "TOR Inserts; RFO misses from local IO",
    "PublicDescription": "TOR Inserts : RFOs issued by IO Devices that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_INSERTS.IRQ_IA",
    "BriefDescription": "TOR Inserts : IRQ - iA",
    "PublicDescription": "TOR Inserts : IRQ - iA : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. : From an iA Core",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_INSERTS.EVICT",
    "BriefDescription": "TOR Inserts : SF/LLC Evictions",
    "PublicDescription": "TOR Inserts : SF/LLC Evictions : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. : TOR allocation occurred as a result of SF/LLC evictions (came from the ISMQ)",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_INSERTS.PRQ_IOSF",
    "BriefDescription": "TOR Inserts : PRQ - IOSF",
    "PublicDescription": "TOR Inserts : PRQ - IOSF : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. : From a PCIe Device",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_INSERTS.IPQ",
    "BriefDescription": "TOR Inserts : IPQ",
    "PublicDescription": "TOR Inserts : IPQ : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x10",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_INSERTS.IRQ_NON_IA",
    "BriefDescription": "TOR Inserts : IRQ - Non iA",
    "PublicDescription": "TOR Inserts : IRQ - Non iA : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x20",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_INSERTS.PRQ_NON_IOSF",
    "BriefDescription": "TOR Inserts : PRQ - Non IOSF",
    "PublicDescription": "TOR Inserts : PRQ - Non IOSF : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x40",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_INSERTS.RRQ",
    "BriefDescription": "TOR Inserts : RRQ",
    "PublicDescription": "TOR Inserts : RRQ : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x80",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_INSERTS.WBQ",
    "BriefDescription": "TOR Inserts : WBQ",
    "PublicDescription": "TOR Inserts : WBQ : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C000FF",
    "EventName": "UNC_CHA_TOR_INSERTS.LOC_IO",
    "BriefDescription": "TOR Inserts : All from Local IO",
    "PublicDescription": "TOR Inserts : All from Local IO : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. : All locally generated IO traffic",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c000ff",
    "EventName": "UNC_CHA_TOR_INSERTS.LOC_IA",
    "BriefDescription": "TOR Inserts : All from Local iA",
    "PublicDescription": "TOR Inserts : All from Local iA : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. : All locally initiated requests from iA Cores",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x05",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C000FF",
    "EventName": "UNC_CHA_TOR_INSERTS.LOC_ALL",
    "BriefDescription": "TOR Inserts : All from Local iA and IO",
    "PublicDescription": "TOR Inserts : All from Local iA and IO : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. : All locally initiated requests",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C001FF",
    "EventName": "UNC_CHA_TOR_INSERTS.REM_SNPS",
    "BriefDescription": "TOR Inserts : All Snoops from Remote",
    "PublicDescription": "TOR Inserts : All Snoops from Remote : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. : All snoops to this LLC that came from remote sockets",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0xC8",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C001FF",
    "EventName": "UNC_CHA_TOR_INSERTS.REM_ALL",
    "BriefDescription": "TOR Inserts : All from Remote",
    "PublicDescription": "TOR Inserts : All from Remote : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent. : All remote requests (e.g. snoops, writebacks) that came from remote sockets",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000001",
    "EventName": "UNC_CHA_TOR_INSERTS.HIT",
    "BriefDescription": "TOR Inserts : Just Hits",
    "PublicDescription": "TOR Inserts : Just Hits : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000002",
    "EventName": "UNC_CHA_TOR_INSERTS.MISS",
    "BriefDescription": "TOR Inserts : Just Misses",
    "PublicDescription": "TOR Inserts : Just Misses : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000020",
    "EventName": "UNC_CHA_TOR_INSERTS.MMCFG",
    "BriefDescription": "TOR Inserts : MMCFG Access",
    "PublicDescription": "TOR Inserts : MMCFG Access : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000040",
    "EventName": "UNC_CHA_TOR_INSERTS.MMIO",
    "BriefDescription": "TOR Inserts : MMIO Access",
    "PublicDescription": "TOR Inserts : MMIO Access : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000080",
    "EventName": "UNC_CHA_TOR_INSERTS.LOCAL_TGT",
    "BriefDescription": "TOR Inserts : Just Local Targets",
    "PublicDescription": "TOR Inserts : Just Local Targets : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000100",
    "EventName": "UNC_CHA_TOR_INSERTS.REMOTE_TGT",
    "BriefDescription": "TOR Inserts : Just Remote Targets",
    "PublicDescription": "TOR Inserts : Just Remote Targets : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000200",
    "EventName": "UNC_CHA_TOR_INSERTS.MATCH_OPC",
    "BriefDescription": "TOR Inserts : Match the Opcode in b[29:19] of the extended umask field",
    "PublicDescription": "TOR Inserts : Match the Opcode in b[29:19] of the extended umask field : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000400",
    "EventName": "UNC_CHA_TOR_INSERTS.PREMORPH_OPC",
    "BriefDescription": "TOR Inserts : Match the PreMorphed Opcode in b[29:19] of the extended umask field",
    "PublicDescription": "TOR Inserts : Match the PreMorphed Opcode in b[29:19] of the extended umask field : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x01000000",
    "EventName": "UNC_CHA_TOR_INSERTS.NONCOH",
    "BriefDescription": "TOR Inserts : Just NonCoherent",
    "PublicDescription": "TOR Inserts : Just NonCoherent : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x02000000",
    "EventName": "UNC_CHA_TOR_INSERTS.ISOC",
    "BriefDescription": "TOR Inserts : Just ISOC",
    "PublicDescription": "TOR Inserts : Just ISOC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c88ffd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CRD_PREF",
    "BriefDescription": "TOR Inserts; CRd Pref hits from local IA",
    "PublicDescription": "TOR Inserts; Code read prefetch from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c897fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD_PREF",
    "BriefDescription": "TOR Inserts; DRd Pref hits from local IA",
    "PublicDescription": "TOR Inserts; Data read prefetch from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c827fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD_OPT",
    "BriefDescription": "TOR Inserts; DRd Opt hits from local IA",
    "PublicDescription": "TOR Inserts; Data read opt from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8a7fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD_OPT_PREF",
    "BriefDescription": "TOR Inserts; DRd Opt Pref hits from local IA",
    "PublicDescription": "TOR Inserts; Data read opt prefetch from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c887fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_RFO_PREF",
    "BriefDescription": "TOR Inserts; RFO Pref hits from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c88ffe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF",
    "BriefDescription": "TOR Inserts; CRd Pref misses from local IA",
    "PublicDescription": "TOR Inserts; Code read prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c827fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT",
    "BriefDescription": "TOR Inserts; DRd Opt misses from local IA",
    "PublicDescription": "TOR Inserts; Data read opt from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8a7fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_OPT_PREF",
    "BriefDescription": "TOR Inserts; DRd Opt Pref misses from local IA",
    "PublicDescription": "TOR Inserts; Data read opt prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c887fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF",
    "BriefDescription": "TOR Inserts; RFO pref misses from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc43fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_ITOM",
    "BriefDescription": "TOR Inserts; ItoM hits from local IO",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c803fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_RFO",
    "BriefDescription": "TOR Inserts; RFO hits from local IO",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c803ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_RFO",
    "BriefDescription": "TOR Inserts; RFO from local IO",
    "PublicDescription": "TOR Inserts : RFOs issued by IO Devices : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c887ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_RFO_PREF",
    "BriefDescription": "TOR Inserts; RFO pref from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c807ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_RFO",
    "BriefDescription": "TOR Inserts; RFO from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccc7ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFRFO",
    "BriefDescription": "TOR Inserts; LLCPrefRFO from local IA",
    "PublicDescription": "TOR Inserts; Last level cache prefetch read for ownership from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c817ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD",
    "BriefDescription": "TOR Inserts; DRd from local IA",
    "PublicDescription": "TOR Inserts; Data read from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c897ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD_PREF",
    "BriefDescription": "TOR Inserts; DRd Pref from local IA",
    "PublicDescription": "TOR Inserts; Data read prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c827ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD_OPT",
    "BriefDescription": "TOR Inserts; DRd Opt from local IA",
    "PublicDescription": "TOR Inserts; Data read opt from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8a7ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD_OPT_PREF",
    "BriefDescription": "TOR Inserts; DRd Opt Pref from local IA",
    "PublicDescription": "TOR Inserts; Data read opt prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C88FFF",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_CRD_PREF",
    "BriefDescription": "TOR Inserts; CRd Pref from local IA",
    "PublicDescription": "TOR Inserts; Code read prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c80fff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_CRD",
    "BriefDescription": "TOR Inserts; CRd from local IA",
    "PublicDescription": "TOR Inserts; Code read from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c806fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_LOCAL",
    "BriefDescription": "TOR Inserts RFO misses from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8077e",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_REMOTE",
    "BriefDescription": "TOR Inserts; RFO misses from local IA",
    "PublicDescription": "TOR Inserts Read for ownership from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c886fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF_LOCAL",
    "BriefDescription": "TOR Inserts; RFO prefetch misses from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8877e",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF_REMOTE",
    "BriefDescription": "TOR Inserts; RFO prefetch misses from local IA",
    "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8c7ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_CLFLUSH",
    "BriefDescription": "TOR Inserts;CLFlush from Local IA",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.; CLFlush events that are initiated from the Core",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8d7ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_CLFLUSHOPT",
    "BriefDescription": "TOR Inserts;CLFlushOpt from Local IA",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.; CLFlushOpt events that are initiated from the Core",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc47ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_ITOM",
    "BriefDescription": "TOR Inserts;ItoM from Local IA",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.; ItoM events that are initiated from the Core",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc57ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_SPECITOM",
    "BriefDescription": "TOR Inserts;SpecItoM from Local IA",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.; SpecItoM events that are initiated from the Core",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.SNPS_FROM_REM",
    "BriefDescription": "TOR Occupancy; All Snoops from Remote",
    "PublicDescription": "For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   All snoops to this LLC that came from remote sockets.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0xff",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C001FF",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.ALL",
    "BriefDescription": "TOR Occupancy : All",
    "PublicDescription": "TOR Occupancy : All : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA",
    "BriefDescription": "TOR Occupancy; All from local IA",
    "PublicDescription": "TOR Occupancy : All requests from iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT",
    "BriefDescription": "TOR Occupancy; Hits from local IA",
    "PublicDescription": "TOR Occupancy : All requests from iA Cores that Hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c80ffd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CRD",
    "BriefDescription": "TOR Occupancy; CRd hits from local IA",
    "PublicDescription": "TOR Occupancy; Code read from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c817fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD",
    "BriefDescription": "TOR Occupancy; DRd hits from local IA",
    "PublicDescription": "TOR Occupancy; Data read from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccc7fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFRFO",
    "BriefDescription": "TOR Occupancy; LLCPrefRFO hits from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch read for ownership from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c807fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_RFO",
    "BriefDescription": "TOR Occupancy; RFO hits from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS",
    "BriefDescription": "TOR Occupancy; Misses from Local IA",
    "PublicDescription": "TOR Occupancy : All requests from iA Cores that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c80ffe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD",
    "BriefDescription": "TOR Occupancy; CRd misses from local IA",
    "PublicDescription": "TOR Occupancy; Code read from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccc7fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFRFO",
    "BriefDescription": "TOR Occupancy; LLCPrefRFO misses from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch read for ownership from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c807fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO",
    "BriefDescription": "TOR Occupancy; RFO misses from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO",
    "BriefDescription": "TOR Occupancy; All from local IO",
    "PublicDescription": "TOR Occupancy : All requests from IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT",
    "BriefDescription": "TOR Occupancy; Hits from local IO",
    "PublicDescription": "TOR Occupancy : All requests from IO Devices that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c001fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS",
    "BriefDescription": "TOR Occupancy; Misses from local IO",
    "PublicDescription": "TOR Occupancy : All requests from IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c803fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_RFO",
    "BriefDescription": "TOR Occupancy; RFO misses from local IO",
    "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc43fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_ITOM",
    "BriefDescription": "TOR Occupancy; ITOM misses from local IO",
    "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IRQ_IA",
    "BriefDescription": "TOR Occupancy : IRQ - iA",
    "PublicDescription": "TOR Occupancy : IRQ - iA : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T : From an iA Core",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.EVICT",
    "BriefDescription": "TOR Occupancy : SF/LLC Evictions",
    "PublicDescription": "TOR Occupancy : SF/LLC Evictions : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T : TOR allocation occurred as a result of SF/LLC evictions (came from the ISMQ)",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.PRQ",
    "BriefDescription": "TOR Occupancy : PRQ - IOSF",
    "PublicDescription": "TOR Occupancy : PRQ - IOSF : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T : From a PCIe Device",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IPQ",
    "BriefDescription": "TOR Occupancy : IPQ",
    "PublicDescription": "TOR Occupancy : IPQ : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x10",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IRQ_NON_IA",
    "BriefDescription": "TOR Occupancy : IRQ - Non iA",
    "PublicDescription": "TOR Occupancy : IRQ - Non iA : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x20",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.PRQ_NON_IOSF",
    "BriefDescription": "TOR Occupancy : PRQ - Non IOSF",
    "PublicDescription": "TOR Occupancy : PRQ - Non IOSF : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x40",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.RRQ",
    "BriefDescription": "TOR Occupancy : RRQ",
    "PublicDescription": "TOR Occupancy : RRQ : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x80",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.WBQ",
    "BriefDescription": "TOR Occupancy : WBQ",
    "PublicDescription": "TOR Occupancy : WBQ : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C000FF",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_IO",
    "BriefDescription": "TOR Occupancy : All from Local IO",
    "PublicDescription": "TOR Occupancy : All from Local IO : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T : All locally generated IO traffic",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C000FF",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_IA",
    "BriefDescription": "TOR Occupancy : All from Local iA",
    "PublicDescription": "TOR Occupancy : All from Local iA : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T : All locally initiated requests from iA Cores",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x05",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C000FF",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_ALL",
    "BriefDescription": "TOR Occupancy : All from Local iA and IO",
    "PublicDescription": "TOR Occupancy : All from Local iA and IO : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T : All locally initiated requests",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C001FF",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.REM_SNPS",
    "BriefDescription": "TOR Occupancy : All Snoops from Remote",
    "PublicDescription": "TOR Occupancy : All Snoops from Remote : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T : All snoops to this LLC that came from remote sockets",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0xC8",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C001FF",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.REM_ALL",
    "BriefDescription": "TOR Occupancy : All from Remote",
    "PublicDescription": "TOR Occupancy : All from Remote : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T : All remote requests (e.g. snoops, writebacks) that came from remote sockets",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000001",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.HIT",
    "BriefDescription": "TOR Occupancy : Just Hits",
    "PublicDescription": "TOR Occupancy : Just Hits : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000002",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.MISS",
    "BriefDescription": "TOR Occupancy : Just Misses",
    "PublicDescription": "TOR Occupancy : Just Misses : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000020",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.MMCFG",
    "BriefDescription": "TOR Occupancy : MMCFG Access",
    "PublicDescription": "TOR Occupancy : MMCFG Access : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000040",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.MMIO",
    "BriefDescription": "TOR Occupancy : MMIO Access",
    "PublicDescription": "TOR Occupancy : MMIO Access : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000080",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.LOCAL_TGT",
    "BriefDescription": "TOR Occupancy : Just Local Targets",
    "PublicDescription": "TOR Occupancy : Just Local Targets : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000100",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.REMOTE_TGT",
    "BriefDescription": "TOR Occupancy : Just Remote Targets",
    "PublicDescription": "TOR Occupancy : Just Remote Targets : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000200",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.MATCH_OPC",
    "BriefDescription": "TOR Occupancy : Match the Opcode in b[29:19] of the extended umask field",
    "PublicDescription": "TOR Occupancy : Match the Opcode in b[29:19] of the extended umask field : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000400",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.PREMORPH_OPC",
    "BriefDescription": "TOR Occupancy : Match the PreMorphed Opcode in b[29:19] of the extended umask field",
    "PublicDescription": "TOR Occupancy : Match the PreMorphed Opcode in b[29:19] of the extended umask field : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x01000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.NONCOH",
    "BriefDescription": "TOR Occupancy : Just NonCoherent",
    "PublicDescription": "TOR Occupancy : Just NonCoherent : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x02000000",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.ISOC",
    "BriefDescription": "TOR Occupancy : Just ISOC",
    "PublicDescription": "TOR Occupancy : Just ISOC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.   T",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c88ffd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CRD_PREF",
    "BriefDescription": "TOR Occupancy; CRd Pref hits from local IA",
    "PublicDescription": "TOR Occupancy; Code read prefetch from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c897fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_PREF",
    "BriefDescription": "TOR Occupancy; DRd Pref hits from local IA",
    "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c827fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_OPT",
    "BriefDescription": "TOR Occupancy; DRd Opt hits from local IA",
    "PublicDescription": "TOR Occupancy; Data read opt from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8a7fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_OPT_PREF",
    "BriefDescription": "TOR Occupancy; DRd Opt Pref hits from local IA",
    "PublicDescription": "TOR Occupancy; Data read opt prefetch from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c887fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_RFO_PREF",
    "BriefDescription": "TOR Occupancy; RFO Pref hits from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c88ffe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_PREF",
    "BriefDescription": "TOR Occupancy; CRd Pref misses from local IA",
    "PublicDescription": "TOR Occupancy; Code read prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c897fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF",
    "BriefDescription": "TOR Occupancy; DRd Pref misses from local IA",
    "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c827fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT",
    "BriefDescription": "TOR Occupancy; DRd Opt misses from local IA",
    "PublicDescription": "TOR Occupancy; Data read opt from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8a7fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT_PREF",
    "BriefDescription": "TOR Occupancy; DRd Opt Pref misses from local IA",
    "PublicDescription": "TOR Occupancy; Data read opt prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c887fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF",
    "BriefDescription": "TOR Occupancy; RFO prefetch misses from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc43fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_ITOM",
    "BriefDescription": "TOR Occupancy; ITOM hits from local IO",
    "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices that Hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c803fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_RFO",
    "BriefDescription": "TOR Occupancy; RFO hits from local IO",
    "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c803ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_RFO",
    "BriefDescription": "TOR Occupancy; ItoM from local IO",
    "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc43ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_ITOM",
    "BriefDescription": "TOR Occupancy; ITOM from local IO",
    "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c807ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_RFO",
    "BriefDescription": "TOR Occupancy; RFO from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c887ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_RFO_PREF",
    "BriefDescription": "TOR Occupancy; RFO prefetch from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccc7ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFRFO",
    "BriefDescription": "TOR Occupancy; LLCPrefRFO from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch read for ownership from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c817ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD",
    "BriefDescription": "TOR Occupancy; DRd from local IA",
    "PublicDescription": "TOR Occupancy; Data read from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c827ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD_OPT",
    "BriefDescription": "TOR Occupancy; DRd Opt from local IA",
    "PublicDescription": "TOR Occupancy; Data read opt from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8a7ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD_OPT_PREF",
    "BriefDescription": "TOR Occupancy; DRd Opt Pref from local IA",
    "PublicDescription": "TOR Occupancy; Data read opt prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c80fff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CRD",
    "BriefDescription": "TOR Occupancy; CRd from local IA",
    "PublicDescription": "TOR Occupancy; Code read from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c88fff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CRD_PREF",
    "BriefDescription": "TOR Occupancy; CRd Pref from local IA",
    "PublicDescription": "TOR Occupancy; Code read prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c897ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD_PREF",
    "BriefDescription": "TOR Occupancy; DRd Pref from local IA",
    "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C896FE",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_LOCAL",
    "BriefDescription": "TOR Occupancy; DRd Pref misses from local IA",
    "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C8977E",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_REMOTE",
    "BriefDescription": "TOR Occupancy; DRd Pref misses from local IA",
    "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c806fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_LOCAL",
    "BriefDescription": "TOR Occupancy; RFO misses from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8077e",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_REMOTE",
    "BriefDescription": "TOR Occupancy; RFO misses from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c886fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF_LOCAL",
    "BriefDescription": "TOR Occupancy; RFO prefetch misses from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8877e",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF_REMOTE",
    "BriefDescription": "TOR Occupancy; RFO prefetch misses from local IA",
    "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x37",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_E",
    "BriefDescription": "All LLC lines in E state that are victimized on a fill",
    "PublicDescription": "Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x37",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_M",
    "BriefDescription": "All LLC lines in M state that are victimized on a fill",
    "PublicDescription": "Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x37",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_S",
    "BriefDescription": "All LLC lines in S state that are victimized on a fill",
    "PublicDescription": "Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cd43fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_ITOMCACHENEAR",
    "BriefDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC",
    "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cd43fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_ITOMCACHENEAR",
    "BriefDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC",
    "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x56",
    "UMask": "0x0a",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_INSERTS.UPI_ALLCH",
    "BriefDescription": "Prefetch CAM Inserts : UPI - All Channels",
    "PublicDescription": "Prefetch CAM Inserts : UPI - All Channels",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x56",
    "UMask": "0x05",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_INSERTS.XPT_ALLCH",
    "BriefDescription": "Prefetch CAM Inserts : XPT - All Channels",
    "PublicDescription": "Prefetch CAM Inserts : XPT -All Channels",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x58",
    "UMask": "0x05",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_DEMAND_DROPS.XPT_ALLCH",
    "BriefDescription": "Data Prefetches Dropped",
    "PublicDescription": "Data Prefetches Dropped",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x5d",
    "UMask": "0x0a",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_DEMAND_MERGE.UPI_ALLCH",
    "BriefDescription": ": UPI - All Channels",
    "PublicDescription": ": UPI - All Channels",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "M2M",
    "EventCode": "0x5d",
    "UMask": "0x05",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M2M_PREFCAM_DEMAND_MERGE.XPT_ALLCH",
    "BriefDescription": ": XPT - All Channels",
    "PublicDescription": ": XPT - All Channels",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c837fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRDPTE",
    "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores that Missed the LLC",
    "PublicDescription": "TOR Inserts : DRd PTEs issued by iA Cores due to a page walk that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c837fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRDPTE",
    "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores that Hit the LLC",
    "PublicDescription": "TOR Inserts : DRd PTEs issued by iA Cores due to page walks that hit the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c837ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_DRDPTE",
    "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores",
    "PublicDescription": "TOR Inserts : DRd PTEs issued by iA Cores due to a page walk : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0xcc3fff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_WBEFTOE",
    "BriefDescription": "TOR Inserts : WBEFtoEs issued by an IA Core.  Non Modified Write Backs",
    "PublicDescription": "WbEFtoEs issued by iA Cores .  (Non Modified Write Backs)  :Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.  Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8f3fd",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_PCIRDCUR",
    "BriefDescription": "TOR Inserts; RdCur and FsRdCur hits from local IO",
    "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that hit the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8f3fe",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_PCIRDCUR",
    "BriefDescription": "TOR Inserts; RdCur and FsRdCur misses from local IO",
    "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8f3fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_PCIRDCUR",
    "BriefDescription": "TOR Occupancy; RdCur and FsRdCur hits from local IO",
    "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8f3fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_PCIRDCUR",
    "BriefDescription": "TOR Occupancy; RdCur and FsRdCur misses from local IO",
    "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8f3ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_PCIRDCUR",
    "BriefDescription": "TOR Occupancy; RdCur and FsRdCur from local IO",
    "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cccffd",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFCODE",
    "BriefDescription": "TOR Inserts; LLCPrefCode hits from local IA",
    "PublicDescription": "TOR Inserts; Last level cache prefetch code read from local IA that hits in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cccffe",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFCODE",
    "BriefDescription": "TOR Inserts; LLCPrefCode misses from local IA",
    "PublicDescription": "TOR Inserts; Last level cache prefetch code read from local IA that misses in the snoop filter",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cccffd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFCODE",
    "BriefDescription": "TOR Occupancy; LLCPrefCode hits from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch code read from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccd7fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFDATA",
    "BriefDescription": "TOR Occupancy; LLCPrefData hits from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch data read from local IA that hits in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccd7ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFDATA",
    "BriefDescription": "TOR Occupancy; LLCPrefData from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch data read from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cccffe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFCODE",
    "BriefDescription": "TOR Occupancy; LLCPrefCode misses from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch code read from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00ccd7fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFDATA",
    "BriefDescription": "TOR Occupancy; LLCPrefData misses from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch data read from local IA that misses in the snoop filter",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cccfff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFCODE",
    "BriefDescription": "TOR Inserts; LLCPrefCode from local IA",
    "PublicDescription": "TOR Inserts; Last level cache prefetch code read from local IA.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cccfff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFCODE",
    "BriefDescription": "TOR Occupancy; LLCPrefCode from local IA",
    "PublicDescription": "TOR Occupancy; Last level cache prefetch data read from local IA.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0xe0",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.NO_GNT_SCH0",
    "BriefDescription": "PMM Read Pending Queue Occupancy",
    "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0xe0",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.NO_GNT_SCH1",
    "BriefDescription": "PMM Read Pending Queue Occupancy",
    "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.RD_PCH0",
    "BriefDescription": "DRAM Precharge commands. : Precharge due to read",
    "PublicDescription": "DRAM Precharge commands. : Precharge due to read : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from read bank scheduler",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x02",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.WR_PCH0",
    "BriefDescription": "DRAM Precharge commands. : Precharge due to write",
    "PublicDescription": "DRAM Precharge commands. : Precharge due to write : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from write bank scheduler",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.UFILL_PCH0",
    "BriefDescription": "DRAM Precharge commands.",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.PGT_PCH0",
    "BriefDescription": "DRAM Precharge commands. : Prechages from Page Table",
    "PublicDescription": "DRAM Precharge commands. : Prechages from Page Table : Counts the number of DRAM Precharge commands sent on this channel. : Equivalent to PAGE_EMPTY",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x10",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.RD_PCH1",
    "BriefDescription": "DRAM Precharge commands.",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x20",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.WR_PCH1",
    "BriefDescription": "DRAM Precharge commands.",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x40",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.UFILL_PCH1",
    "BriefDescription": "DRAM Precharge commands.",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x80",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.PGT_PCH1",
    "BriefDescription": "DRAM Precharge commands.",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x03",
    "UMask": "0x44",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PRE_COUNT.UFILL",
    "BriefDescription": "DRAM Precharge commands.",
    "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x05",
    "UMask": "0xD0",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_CAS_COUNT.WR_NONPRE",
    "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre",
    "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre : DRAM RD_CAS and WR_CAS Commands",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x05",
    "UMask": "0x40",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_CAS_COUNT.PCH0",
    "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : Pseudo Channel 0",
    "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : Pseudo Channel 0 : DRAM RD_CAS and WR_CAS Commands",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0x05",
    "UMask": "0x80",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_CAS_COUNT.PCH1",
    "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : Pseudo Channel 1",
    "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : Pseudo Channel 1 : DRAM RD_CAS and WR_CAS Commands",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0xE0",
    "UMask": "0x10",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.GNT_WAIT_SCH0",
    "BriefDescription": "PMM Read Pending Queue Occupancy",
    "PublicDescription": "PMM Read Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "iMC",
    "EventCode": "0xE0",
    "UMask": "0x20",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.GNT_WAIT_SCH1",
    "BriefDescription": "PMM Read Pending Queue Occupancy",
    "PublicDescription": "PMM Read Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8168a",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL_PMM",
    "BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8170a",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE_PMM",
    "BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c81686",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL_DDR",
    "BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c81706",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE_DDR",
    "BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C8978A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_PMM",
    "BriefDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C8968A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL_PMM",
    "BriefDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C8970A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE_PMM",
    "BriefDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C89786",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_DDR",
    "BriefDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C89686",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL_DDR",
    "BriefDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C89706",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE_DDR",
    "BriefDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C80EFE",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_LOCAL",
    "BriefDescription": "TOR Inserts : CRd issued by iA Cores that Missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C80F7E",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_REMOTE",
    "BriefDescription": "TOR Inserts : CRd issued by iA Cores that Missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C88EFE",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF_LOCAL",
    "BriefDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C88F7E",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF_REMOTE",
    "BriefDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00CD47FF",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_ITOMCACHENEAR",
    "BriefDescription": "TOR Inserts : ItoMCacheNears issued by iA Cores",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc27ff",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_WBMTOI",
    "BriefDescription": "TOR Inserts : WbMtoIs issued by an iA Cores. Modified Write Backs",
    "PublicDescription": "WbMtoIs issued by iA Cores .  (Modified Write Backs)  :Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.  Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00CC47FD",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_ITOM",
    "BriefDescription": "TOR Inserts : ItoMs issued by iA Cores that Hit LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00CC47FE",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_ITOM",
    "BriefDescription": "TOR Inserts : ItoMs issued by iA Cores that Missed LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C877DE",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_UCRDF",
    "BriefDescription": "TOR Inserts : UCRdFs issued by iA Cores that Missed LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C87FDE",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WIL",
    "BriefDescription": "TOR Inserts : WiLs issued by iA Cores that Missed LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C867FF",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_WCILF",
    "BriefDescription": "TOR Inserts : WCiLF issued by iA Cores",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C867FE",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCILF",
    "BriefDescription": "TOR Inserts : WCiLF issued by iA Cores that Missed the LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C8678A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCILF_PMM",
    "BriefDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting PMM that missed the LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C8668A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LOCAL_WCILF_PMM",
    "BriefDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C8670A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_REMOTE_WCILF_PMM",
    "BriefDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86786",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCILF_DDR",
    "BriefDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting DDR that missed the LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86686",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LOCAL_WCILF_DDR",
    "BriefDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86706",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_REMOTE_WCILF_DDR",
    "BriefDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86FFF",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_WCIL",
    "BriefDescription": "TOR Inserts : WCiLs issued by iA Cores",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86FFE",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCIL",
    "BriefDescription": "TOR Inserts : WCiLs issued by iA Cores that Missed the LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86F8A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCIL_PMM",
    "BriefDescription": "TOR Inserts : WCiLs issued by iA Cores targeting PMM that missed the LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86E8A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LOCAL_WCIL_PMM",
    "BriefDescription": "TOR Inserts : WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86F0A",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_REMOTE_WCIL_PMM",
    "BriefDescription": "TOR Inserts : WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86F86",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCIL_DDR",
    "BriefDescription": "TOR Inserts : WCiLs issued by iA Cores targeting DDR that missed the LLC",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86E86",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LOCAL_WCIL_DDR",
    "BriefDescription": "TOR Inserts : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C86F06",
    "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_REMOTE_WCIL_DDR",
    "BriefDescription": "TOR Inserts : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00CC23FF",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_WBMTOI",
    "BriefDescription": "TOR Inserts : WbMtoIs issued by IO Devices",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00C8C3FF",
    "EventName": "UNC_CHA_TOR_INSERTS.IO_CLFLUSH",
    "BriefDescription": "TOR Inserts : CLFlushes issued by IO Devices",
    "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8168a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL_PMM",
    "BriefDescription": "TOR Occupancy : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8170a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE_PMM",
    "BriefDescription": "TOR Occupancy : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c81686",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL_DDR",
    "BriefDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c81706",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE_DDR",
    "BriefDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8978a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_PMM",
    "BriefDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC",
    "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8968a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_LOCAL_PMM",
    "BriefDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8970a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_REMOTE_PMM",
    "BriefDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c89786",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_DDR",
    "BriefDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC",
    "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c89686",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_LOCAL_DDR",
    "BriefDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c89706",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_REMOTE_DDR",
    "BriefDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c80efe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_LOCAL",
    "BriefDescription": "TOR Occupancy : CRd issued by iA Cores that Missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : CRd issued by iA Cores that Missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c80f7e",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_REMOTE",
    "BriefDescription": "TOR Occupancy : CRd issued by iA Cores that Missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : CRd issued by iA Cores that Missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c88efe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_PREF_LOCAL",
    "BriefDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c88f7e",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_PREF_REMOTE",
    "BriefDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8c7ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CLFLUSH",
    "BriefDescription": "TOR Occupancy : CLFlushes issued by iA Cores",
    "PublicDescription": "TOR Occupancy : CLFlushes issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8d7ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CLFLUSHOPT",
    "BriefDescription": "TOR Occupancy : CLFlushOpts issued by iA Cores",
    "PublicDescription": "TOR Occupancy : CLFlushOpts issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cd47ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_ITOMCACHENEAR",
    "BriefDescription": "TOR Occupancy : ItoMCacheNears issued by iA Cores",
    "PublicDescription": "TOR Occupancy : ItoMCacheNears issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc57ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_SPECITOM",
    "BriefDescription": "TOR Occupancy : SpecItoMs issued by iA Cores",
    "PublicDescription": "TOR Occupancy : SpecItoMs issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc27ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WBMTOI",
    "BriefDescription": "TOR Occupancy : WbMtoIs issued by iA Cores",
    "PublicDescription": "TOR Occupancy : WbMtoIs issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc47ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_ITOM",
    "BriefDescription": "TOR Occupancy : ItoMs issued by iA Cores",
    "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc47fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_ITOM",
    "BriefDescription": "TOR Occupancy : ItoMs issued by iA Cores that Hit LLC",
    "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores that Hit LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc47fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_ITOM",
    "BriefDescription": "TOR Occupancy : ItoMs issued by iA Cores that Missed LLC",
    "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores that Missed LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c877de",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_UCRDF",
    "BriefDescription": "TOR Occupancy : UCRdFs issued by iA Cores that Missed LLC",
    "PublicDescription": "TOR Occupancy : UCRdFs issued by iA Cores that Missed LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c87fde",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WIL",
    "BriefDescription": "TOR Occupancy : WiLs issued by iA Cores that Missed LLC",
    "PublicDescription": "TOR Occupancy : WiLs issued by iA Cores that Missed LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c867ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WCILF",
    "BriefDescription": "TOR Occupancy : WCiLF issued by iA Cores",
    "PublicDescription": "TOR Occupancy : WCiLF issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c867fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCILF",
    "BriefDescription": "TOR Occupancy : WCiLF issued by iA Cores that Missed the LLC",
    "PublicDescription": "TOR Occupancy : WCiLF issued by iA Cores that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8678a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCILF_PMM",
    "BriefDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting PMM that missed the LLC",
    "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting PMM that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8668a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LOCAL_WCILF_PMM",
    "BriefDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8670a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_REMOTE_WCILF_PMM",
    "BriefDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86786",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCILF_DDR",
    "BriefDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC",
    "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86686",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LOCAL_WCILF_DDR",
    "BriefDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86706",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_REMOTE_WCILF_DDR",
    "BriefDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86fff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WCIL",
    "BriefDescription": "TOR Occupancy : WCiLs issued by iA Cores",
    "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86ffe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCIL",
    "BriefDescription": "TOR Occupancy : WCiLs issued by iA Cores that Missed the LLC",
    "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86f8a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCIL_PMM",
    "BriefDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting PMM that missed the LLC",
    "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting PMM that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86e8a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LOCAL_WCIL_PMM",
    "BriefDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86f0a",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_REMOTE_WCIL_PMM",
    "BriefDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86f86",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCIL_DDR",
    "BriefDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC",
    "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86e86",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LOCAL_WCIL_DDR",
    "BriefDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally",
    "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x01",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c86f06",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_REMOTE_WCIL_DDR",
    "BriefDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely",
    "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cc23ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_WBMTOI",
    "BriefDescription": "TOR Occupancy : WbMtoIs issued by IO Devices",
    "PublicDescription": "TOR Occupancy : WbMtoIs issued by IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00c8c3ff",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_CLFLUSH",
    "BriefDescription": "TOR Occupancy : CLFlushes issued by IO Devices",
    "PublicDescription": "TOR Occupancy : CLFlushes issued by IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cd43fd",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_ITOMCACHENEAR",
    "BriefDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC",
    "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x04",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00cd43fe",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_ITOMCACHENEAR",
    "BriefDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC",
    "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000008",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.PMM",
    "BriefDescription": "TOR Occupancy : PMM Access",
    "PublicDescription": "TOR Occupancy : PMM Access : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000008",
    "EventName": "UNC_CHA_TOR_INSERTS.PMM",
    "BriefDescription": "TOR Inserts : PMM Access",
    "PublicDescription": "TOR Inserts : PM Access : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x36",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000004",
    "EventName": "UNC_CHA_TOR_OCCUPANCY.DDR",
    "BriefDescription": "TOR Occupancy : DDR Access",
    "PublicDescription": "TOR Occupancy : DDR Access : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "CHA",
    "EventCode": "0x35",
    "UMask": "0x00",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000004",
    "EventName": "UNC_CHA_TOR_INSERTS.DDR",
    "BriefDescription": "TOR Inserts : DDR Access",
    "PublicDescription": "TOR Inserts : DDR Access : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x40",
    "UMask": "0x01",
    "PortMask": "0x0000",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_IOMMU0.FIRST_LOOKUPS",
    "BriefDescription": ": IOTLB lookups first",
    "PublicDescription": ": IOTLB lookups first : Some transactions have to look up IOTLB multiple times.  Counts the first time a request looks up IOTLB.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x40",
    "UMask": "0x40",
    "PortMask": "0x0000",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_LOOKUPS",
    "BriefDescription": ": Context cache lookups",
    "PublicDescription": ": Context cache lookups : Counts each time a transaction looks up root context cache.",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x41",
    "UMask": "0xc0",
    "PortMask": "0x0",
    "FCMask": "0x0",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES",
    "BriefDescription": ": IOMMU memory access",
    "PublicDescription": ": IOMMU memory access : IOMMU sends out memory fetches when it misses the cache look up which is indicated by this signal.  M2IOSF only uses low priority channel",
    "Counter": "0",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x80",
    "PortMask": "0x0001",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART0",
    "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
    "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x80",
    "PortMask": "0x0002",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART1",
    "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
    "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x80",
    "PortMask": "0x0004",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART2",
    "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
    "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x80",
    "PortMask": "0x0008",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART3",
    "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
    "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x80",
    "PortMask": "0x0010",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART4",
    "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
    "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x80",
    "PortMask": "0x0020",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART5",
    "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
    "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x80",
    "PortMask": "0x0040",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART6",
    "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
    "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x83",
    "UMask": "0x80",
    "PortMask": "0x0080",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART7",
    "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
    "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0100",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.IOMMU0",
    "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 0",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc0",
    "UMask": "0x01",
    "PortMask": "0x0200",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.IOMMU1",
    "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
    "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : IOMMU - Type 1",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc2",
    "UMask": "0x04",
    "PortMask": "0x01",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0",
    "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 0",
    "PublicDescription": "PCIe Completion Buffer Inserts of completions with data : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc2",
    "UMask": "0x04",
    "PortMask": "0x02",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1",
    "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 1",
    "PublicDescription": "PCIe Completion Buffer Inserts of completions with data : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 1",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc2",
    "UMask": "0x04",
    "PortMask": "0x04",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2",
    "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 2",
    "PublicDescription": "PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 2",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc2",
    "UMask": "0x04",
    "PortMask": "0x08",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3",
    "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 3",
    "PublicDescription": "PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 3",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc2",
    "UMask": "0x04",
    "PortMask": "0x10",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART4",
    "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 4",
    "PublicDescription": "PCIe Completion Buffer Inserts of completions with data : Part 0 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 4",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc2",
    "UMask": "0x04",
    "PortMask": "0x20",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART5",
    "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 5",
    "PublicDescription": "PCIe Completion Buffer Inserts of completions with data : Part 1 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 5",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc2",
    "UMask": "0x04",
    "PortMask": "0x40",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART6",
    "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 6",
    "PublicDescription": "PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 6",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xc2",
    "UMask": "0x04",
    "PortMask": "0x80",
    "FCMask": "0x07",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART7",
    "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 7",
    "PublicDescription": "PCIe Completion Buffer Inserts of completions with data : Part 2 : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 7",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0xd5",
    "UMask": "0xff",
    "PortMask": "0x00",
    "FCMask": "0x04",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS",
    "BriefDescription": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS",
    "PublicDescription": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS",
    "Counter": "2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IRP",
    "EventCode": "0x11",
    "UMask": "0x08",
    "PortMask": "0x00",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_I_TRANSACTIONS.WR_PREF",
    "BriefDescription": "Inbound write (fast path) requests received by the IRP.",
    "PublicDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.",
    "Counter": "0,1",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  },
  {
    "Unit": "IIO",
    "EventCode": "0x43",
    "UMask": "0x01",
    "PortMask": "0x0000",
    "FCMask": "0x00",
    "UMaskExt": "0x00000000",
    "EventName": "UNC_IIO_IOMMU3.PWT_OCCUPANCY_MSB",
    "BriefDescription": ": Global IOTLB invalidation cycles",
    "PublicDescription": ": Global IOTLB invalidation cycles : Indicates that IOMMU is doing global invalidation.",
    "Counter": "0,1,2,3",
    "MSRValue": "0x00",
    "ELLC": "0",
    "Filter": "na",
    "ExtSel": "0",
    "Deprecated": "0",
    "FILTER_VALUE": "0",
    "CounterType": "PGMABLE"
  }
]