// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module HoughLinesStandard (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        edge_val_address0,
        edge_val_ce0,
        edge_val_q0,
        edge_rows_dout,
        edge_rows_empty_n,
        edge_rows_read,
        edge_cols_dout,
        edge_cols_empty_n,
        edge_cols_read,
        threshold_dout,
        threshold_empty_n,
        threshold_read,
        lines_address0,
        lines_ce0,
        lines_we0,
        lines_d0,
        lines_address1,
        lines_ce1,
        lines_we1,
        lines_d1
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_pp0_stage0 = 18'd4;
parameter    ap_ST_fsm_state17 = 18'd8;
parameter    ap_ST_fsm_state18 = 18'd16;
parameter    ap_ST_fsm_state19 = 18'd32;
parameter    ap_ST_fsm_state20 = 18'd64;
parameter    ap_ST_fsm_pp1_stage0 = 18'd128;
parameter    ap_ST_fsm_pp1_stage1 = 18'd256;
parameter    ap_ST_fsm_state32 = 18'd512;
parameter    ap_ST_fsm_state33 = 18'd1024;
parameter    ap_ST_fsm_pp2_stage0 = 18'd2048;
parameter    ap_ST_fsm_pp2_stage1 = 18'd4096;
parameter    ap_ST_fsm_pp2_stage2 = 18'd8192;
parameter    ap_ST_fsm_state40 = 18'd16384;
parameter    ap_ST_fsm_state41 = 18'd32768;
parameter    ap_ST_fsm_pp3_stage0 = 18'd65536;
parameter    ap_ST_fsm_state46 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [16:0] edge_val_address0;
output   edge_val_ce0;
input  [7:0] edge_val_q0;
input  [31:0] edge_rows_dout;
input   edge_rows_empty_n;
output   edge_rows_read;
input  [31:0] edge_cols_dout;
input   edge_cols_empty_n;
output   edge_cols_read;
input  [31:0] threshold_dout;
input   threshold_empty_n;
output   threshold_read;
output  [6:0] lines_address0;
output   lines_ce0;
output   lines_we0;
output  [31:0] lines_d0;
output  [6:0] lines_address1;
output   lines_ce1;
output   lines_we1;
output  [31:0] lines_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg edge_val_ce0;
reg edge_rows_read;
reg edge_cols_read;
reg threshold_read;
reg[6:0] lines_address0;
reg lines_ce0;
reg lines_we0;
reg[31:0] lines_d0;
reg lines_ce1;
reg lines_we1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] mask_table1_address0;
reg    mask_table1_ce0;
wire   [22:0] mask_table1_q0;
wire   [4:0] one_half_table2_address0;
reg    one_half_table2_ce0;
wire   [23:0] one_half_table2_q0;
reg    edge_rows_blk_n;
reg    edge_cols_blk_n;
reg    threshold_blk_n;
reg   [7:0] n_i_reg_526;
reg   [7:0] n_i_reg_526_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] n_i_reg_526_pp0_iter2_reg;
reg   [7:0] n_i_reg_526_pp0_iter3_reg;
reg   [7:0] n_i_reg_526_pp0_iter4_reg;
reg   [7:0] n_i_reg_526_pp0_iter5_reg;
reg   [7:0] n_i_reg_526_pp0_iter6_reg;
reg   [7:0] n_i_reg_526_pp0_iter7_reg;
reg   [7:0] n_i_reg_526_pp0_iter8_reg;
reg   [7:0] n_i_reg_526_pp0_iter9_reg;
reg   [7:0] n_i_reg_526_pp0_iter10_reg;
reg   [7:0] n_i_reg_526_pp0_iter11_reg;
reg   [7:0] n_i_reg_526_pp0_iter12_reg;
reg   [7:0] n3_i_reg_561;
reg   [17:0] phi_mul_reg_572;
reg   [7:0] n5_i_reg_595;
reg   [17:0] phi_mul1_reg_606;
reg   [6:0] i7_i_reg_618;
reg   [31:0] rows_reg_2454;
reg    ap_block_state1;
reg   [31:0] cols_reg_2459;
reg   [31:0] threshold_read_reg_2464;
wire   [0:0] exitcond3_i_fu_692_p2;
wire    ap_CS_fsm_state2;
wire   [17:0] i_fu_698_p2;
wire   [0:0] exitcond4_i_fu_710_p2;
reg   [0:0] exitcond4_i_reg_2483;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter1_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter2_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter3_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter4_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter5_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter6_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter7_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter8_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter9_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter10_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter11_reg;
reg   [0:0] exitcond4_i_reg_2483_pp0_iter12_reg;
wire   [7:0] n_2_fu_716_p2;
reg   [7:0] n_2_reg_2487;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] grp_fu_674_p1;
reg   [31:0] tmp_54_i_reg_2497;
wire   [31:0] grp_fu_666_p2;
reg   [31:0] angle_reg_2502;
wire   [31:0] grp_sin_or_cos_float_s_fu_629_ap_return;
reg   [31:0] v_assign_reg_2508;
wire   [31:0] grp_sin_or_cos_float_s_fu_644_ap_return;
reg   [31:0] v_assign_1_reg_2513;
reg   [0:0] isneg_reg_2518;
wire   [53:0] p_Result_54_fu_769_p1;
reg   [53:0] p_Result_54_reg_2526;
wire   [53:0] man_V_1_fu_773_p2;
reg   [53:0] man_V_1_reg_2531;
wire   [0:0] tmp_58_i_fu_779_p2;
reg   [0:0] tmp_58_i_reg_2536;
wire   [11:0] F2_fu_785_p2;
reg   [11:0] F2_reg_2542;
wire   [0:0] tmp_61_i_fu_791_p2;
reg   [0:0] tmp_61_i_reg_2548;
wire  signed [11:0] sh_amt_fu_809_p3;
reg  signed [11:0] sh_amt_reg_2554;
wire   [0:0] icmp_fu_827_p2;
reg   [0:0] icmp_reg_2561;
wire   [0:0] tmp_87_i_fu_833_p2;
reg   [0:0] tmp_87_i_reg_2566;
wire   [0:0] icmp1_fu_849_p2;
reg   [0:0] icmp1_reg_2571;
wire   [5:0] tmp_36_fu_855_p1;
reg   [5:0] tmp_36_reg_2576;
wire   [0:0] tmp_122_i_fu_865_p2;
reg   [0:0] tmp_122_i_reg_2581;
reg   [0:0] isneg_1_reg_2586;
wire   [53:0] p_Result_55_fu_913_p1;
reg   [53:0] p_Result_55_reg_2594;
wire   [53:0] man_V_3_fu_917_p2;
reg   [53:0] man_V_3_reg_2599;
wire   [0:0] tmp_133_i_fu_923_p2;
reg   [0:0] tmp_133_i_reg_2604;
wire   [11:0] F2_1_fu_929_p2;
reg   [11:0] F2_1_reg_2610;
wire   [0:0] tmp_136_i_fu_935_p2;
reg   [0:0] tmp_136_i_reg_2616;
wire  signed [11:0] sh_amt_1_fu_953_p3;
reg  signed [11:0] sh_amt_1_reg_2622;
wire   [0:0] icmp2_fu_971_p2;
reg   [0:0] icmp2_reg_2629;
wire   [0:0] tmp_154_i_fu_977_p2;
reg   [0:0] tmp_154_i_reg_2634;
wire   [0:0] icmp3_fu_993_p2;
reg   [0:0] icmp3_reg_2639;
wire   [5:0] tmp_49_fu_999_p1;
reg   [5:0] tmp_49_reg_2644;
wire   [0:0] tmp_160_i_fu_1009_p2;
reg   [0:0] tmp_160_i_reg_2649;
wire   [30:0] i_1_fu_1464_p2;
reg   [30:0] i_1_reg_2657;
wire    ap_CS_fsm_state18;
wire   [17:0] tmp_s_fu_1494_p2;
reg   [17:0] tmp_s_reg_2662;
wire   [0:0] tmp_59_i_fu_1459_p2;
wire   [46:0] OP1_V_4_cast_i_fu_1500_p1;
reg   [46:0] OP1_V_4_cast_i_reg_2667;
wire   [30:0] j_fu_1518_p2;
reg   [30:0] j_reg_2682;
wire    ap_CS_fsm_state19;
wire   [0:0] tmp_67_i_fu_1513_p2;
wire   [0:0] tmp_72_i_fu_1538_p2;
wire    ap_CS_fsm_state20;
wire   [46:0] OP1_V_cast_i_fu_1544_p1;
reg   [46:0] OP1_V_cast_i_reg_2696;
wire   [0:0] exitcond7_i_fu_1548_p2;
reg   [0:0] exitcond7_i_reg_2701;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state21_pp1_stage0_iter0;
wire    ap_block_state23_pp1_stage0_iter1;
wire    ap_block_state25_pp1_stage0_iter2;
wire    ap_block_state27_pp1_stage0_iter3;
wire    ap_block_state29_pp1_stage0_iter4;
wire    ap_block_state31_pp1_stage0_iter5;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] exitcond7_i_reg_2701_pp1_iter1_reg;
reg   [0:0] exitcond7_i_reg_2701_pp1_iter2_reg;
reg   [0:0] exitcond7_i_reg_2701_pp1_iter3_reg;
reg   [0:0] exitcond7_i_reg_2701_pp1_iter4_reg;
wire   [7:0] n_1_fu_1554_p2;
reg   [7:0] n_1_reg_2705;
reg    ap_enable_reg_pp1_iter0;
wire   [17:0] r3_i_fu_1566_p2;
reg   [17:0] r3_i_reg_2720;
reg   [17:0] r3_i_reg_2720_pp1_iter1_reg;
reg   [17:0] r3_i_reg_2720_pp1_iter2_reg;
reg   [17:0] r3_i_reg_2720_pp1_iter3_reg;
reg   [17:0] r3_i_reg_2720_pp1_iter4_reg;
wire  signed [46:0] p_Val2_35_fu_1576_p2;
reg  signed [46:0] p_Val2_35_reg_2725;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state22_pp1_stage1_iter0;
wire    ap_block_state24_pp1_stage1_iter1;
wire    ap_block_state26_pp1_stage1_iter2;
wire    ap_block_state28_pp1_stage1_iter3;
wire    ap_block_state30_pp1_stage1_iter4;
wire    ap_block_pp1_stage1_11001;
wire   [15:0] tabSin_V_q0;
reg   [15:0] tabSin_V_load_reg_2731;
wire   [17:0] next_mul_fu_1581_p2;
reg   [17:0] next_mul_reg_2736;
wire   [0:0] tmp_111_i_fu_1613_p2;
reg   [0:0] tmp_111_i_reg_2741;
reg   [0:0] tmp_111_i_reg_2741_pp1_iter2_reg;
reg   [0:0] tmp_111_i_reg_2741_pp1_iter3_reg;
wire   [0:0] is_neg_fu_1619_p3;
reg   [0:0] is_neg_reg_2746;
reg   [0:0] is_neg_reg_2746_pp1_iter2_reg;
reg   [0:0] is_neg_reg_2746_pp1_iter3_reg;
wire   [46:0] p_Val2_38_fu_1633_p3;
reg   [46:0] p_Val2_38_reg_2751;
wire   [31:0] msb_idx_fu_1674_p2;
reg   [31:0] msb_idx_reg_2757;
reg   [31:0] msb_idx_reg_2757_pp1_iter2_reg;
wire   [30:0] msb_idx_1_fu_1692_p3;
reg   [30:0] msb_idx_1_reg_2762;
wire   [0:0] icmp4_fu_1710_p2;
reg   [0:0] icmp4_reg_2767;
wire   [31:0] tmp32_V_2_fu_1774_p1;
reg   [31:0] tmp32_V_2_reg_2772;
wire   [31:0] tmp32_V_3_fu_1796_p3;
reg   [31:0] tmp32_V_3_reg_2777;
wire   [31:0] tmp32_V_6_fu_1802_p1;
reg   [31:0] tmp32_V_6_reg_2782;
reg   [7:0] p_Result_12_i_reg_2787;
wire   [31:0] x_assign_fu_1860_p3;
reg   [31:0] x_assign_reg_2792;
wire   [31:0] t_V_6_fu_1867_p1;
reg   [31:0] t_V_6_reg_2797;
wire   [0:0] tmp_i_i_i_fu_1881_p2;
reg   [0:0] tmp_i_i_i_reg_2803;
wire   [0:0] tmp_164_i_i_i_fu_1887_p2;
reg   [0:0] tmp_164_i_i_i_reg_2809;
wire   [31:0] p_Val2_47_fu_1995_p1;
reg   [31:0] p_Val2_47_reg_2824;
wire   [31:0] p_Val2_49_fu_2109_p3;
reg   [31:0] p_Val2_49_reg_2829;
reg   [17:0] accum_addr_6_reg_2835;
wire   [0:0] exitcond5_i_fu_2161_p2;
wire    ap_CS_fsm_state33;
wire   [10:0] r_fu_2167_p2;
reg   [10:0] r_reg_2844;
wire   [17:0] tmp_74_cast_i_fu_2179_p1;
reg   [17:0] tmp_74_cast_i_reg_2849;
wire   [31:0] total_fu_2189_p3;
reg   [31:0] total_reg_2859;
wire   [0:0] exitcond6_i_fu_2198_p2;
reg   [0:0] exitcond6_i_reg_2864;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state34_pp2_stage0_iter0;
wire    ap_block_state37_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [7:0] n_fu_2204_p2;
reg   [7:0] n_reg_2868;
reg    ap_enable_reg_pp2_iter0;
wire   [17:0] tmp_75_i_fu_2210_p2;
reg   [17:0] tmp_75_i_reg_2873;
reg   [17:0] tmp_75_i_reg_2873_pp2_iter1_reg;
wire   [17:0] base_fu_2215_p2;
reg   [17:0] base_reg_2881;
reg   [17:0] base_reg_2881_pp2_iter1_reg;
wire   [31:0] accum_q0;
reg   [31:0] val_reg_2891;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state35_pp2_stage1_iter0;
wire    ap_block_state38_pp2_stage1_iter1;
wire    ap_block_pp2_stage1_11001;
reg   [31:0] val_reg_2891_pp2_iter1_reg;
wire   [0:0] tmp_77_i_fu_2226_p2;
reg   [0:0] tmp_77_i_reg_2898;
reg   [0:0] tmp_77_i_reg_2898_pp2_iter1_reg;
wire   [17:0] next_mul1_fu_2235_p2;
reg   [17:0] next_mul1_reg_2907;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state36_pp2_stage2_iter0;
wire    ap_block_state39_pp2_stage2_iter1;
wire    ap_block_pp2_stage2_11001;
wire   [0:0] grp_fu_687_p2;
reg   [0:0] tmp_86_i_reg_2912;
wire   [0:0] tmp_104_i_fu_2251_p2;
reg   [0:0] tmp_104_i_reg_2921;
reg   [0:0] tmp_115_i_reg_2930;
reg    ap_enable_reg_pp2_iter1;
wire   [0:0] exitcond_i_fu_2301_p2;
reg   [0:0] exitcond_i_reg_2942;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state42_pp3_stage0_iter0;
wire    ap_block_state43_pp3_stage0_iter1;
wire    ap_block_state44_pp3_stage0_iter2;
wire    ap_block_state45_pp3_stage0_iter3;
wire    ap_block_pp3_stage0_11001;
wire   [6:0] i_2_fu_2307_p2;
reg   [6:0] i_2_reg_2946;
reg    ap_enable_reg_pp3_iter0;
reg   [6:0] i_2_reg_2946_pp3_iter1_reg;
reg   [6:0] i_2_reg_2946_pp3_iter2_reg;
wire   [0:0] tmp_84_i_fu_2317_p2;
reg   [0:0] tmp_84_i_reg_2952;
reg   [0:0] tmp_84_i_reg_2952_pp3_iter1_reg;
reg   [0:0] tmp_84_i_reg_2952_pp3_iter2_reg;
wire   [31:0] sort_buf_q0;
reg  signed [31:0] idx_reg_2961;
reg    ap_enable_reg_pp3_iter1;
reg  signed [31:0] idx_reg_2961_pp3_iter2_reg;
wire   [64:0] mul_fu_2336_p2;
reg   [64:0] mul_reg_2966;
reg   [0:0] tmp_80_reg_2971;
reg   [21:0] tmp_82_reg_2977;
wire   [15:0] tmp_83_fu_2402_p1;
reg   [15:0] tmp_83_reg_2982;
wire   [31:0] tmp_91_i_fu_2406_p2;
reg   [31:0] tmp_91_i_reg_2987;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state21;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage1_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state34;
wire    ap_block_pp2_stage2_subdone;
wire    ap_CS_fsm_state41;
wire    grp_HoughSortDescent_fu_659_ap_idle;
wire    grp_HoughSortDescent_fu_659_ap_ready;
wire    grp_HoughSortDescent_fu_659_ap_done;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state42;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg   [7:0] tabSin_V_address0;
reg    tabSin_V_ce0;
reg    tabSin_V_we0;
wire   [15:0] tabSin_V_d0;
reg   [7:0] tabCos_V_address0;
reg    tabCos_V_ce0;
reg    tabCos_V_we0;
wire   [15:0] tabCos_V_d0;
wire   [15:0] tabCos_V_q0;
reg   [17:0] accum_address0;
reg    accum_ce0;
reg    accum_we0;
reg   [31:0] accum_d0;
reg   [17:0] accum_address1;
reg    accum_ce1;
wire   [31:0] accum_q1;
reg   [17:0] sort_buf_address0;
reg    sort_buf_ce0;
reg    sort_buf_we0;
reg   [31:0] sort_buf_d0;
wire    grp_sin_or_cos_float_s_fu_629_ap_start;
wire    grp_sin_or_cos_float_s_fu_629_ap_done;
wire    grp_sin_or_cos_float_s_fu_629_ap_idle;
wire    grp_sin_or_cos_float_s_fu_629_ap_ready;
wire    grp_sin_or_cos_float_s_fu_629_do_cos;
wire    grp_sin_or_cos_float_s_fu_644_ap_start;
wire    grp_sin_or_cos_float_s_fu_644_ap_done;
wire    grp_sin_or_cos_float_s_fu_644_ap_idle;
wire    grp_sin_or_cos_float_s_fu_644_ap_ready;
wire    grp_sin_or_cos_float_s_fu_644_do_cos;
wire    grp_HoughSortDescent_fu_659_ap_start;
wire   [17:0] grp_HoughSortDescent_fu_659_sequence_address0;
wire    grp_HoughSortDescent_fu_659_sequence_ce0;
wire    grp_HoughSortDescent_fu_659_sequence_we0;
wire   [31:0] grp_HoughSortDescent_fu_659_sequence_d0;
wire   [17:0] grp_HoughSortDescent_fu_659_data_address0;
wire    grp_HoughSortDescent_fu_659_data_ce0;
reg   [17:0] i_i_reg_515;
reg   [7:0] ap_phi_mux_n_i_phi_fu_530_p4;
wire    ap_block_pp0_stage0;
reg   [30:0] i_op_assign_1_reg_538;
wire    ap_CS_fsm_state17;
reg   [30:0] i_op_assign_reg_549;
wire    ap_CS_fsm_state32;
reg   [7:0] ap_phi_mux_n3_i_phi_fu_565_p4;
wire    ap_block_pp1_stage0;
reg   [17:0] ap_phi_mux_phi_mul_phi_fu_576_p4;
reg   [10:0] r4_i_reg_584;
wire    ap_CS_fsm_state40;
reg   [7:0] ap_phi_mux_n5_i_phi_fu_599_p4;
wire    ap_block_pp2_stage0;
reg   [17:0] ap_phi_mux_phi_mul1_phi_fu_610_p4;
reg   [6:0] ap_phi_mux_i7_i_phi_fu_622_p4;
wire    ap_block_pp3_stage0;
reg    grp_sin_or_cos_float_s_fu_629_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_644_ap_start_reg;
reg    grp_HoughSortDescent_fu_659_ap_start_reg;
wire   [63:0] tmp_i_fu_704_p1;
wire   [63:0] tmp_55_i_fu_1015_p1;
wire   [63:0] tmp_21_cast_fu_1533_p1;
wire   [63:0] tmp_108_i_fu_1560_p1;
wire   [63:0] tmp_165_i_i_i_fu_1903_p1;
wire    ap_block_pp1_stage1;
wire  signed [63:0] tmp_142_i_fu_2145_p1;
wire   [63:0] tmp_76_i_fu_2221_p1;
wire   [63:0] tmp_85_i_fu_2231_p1;
wire    ap_block_pp2_stage1;
wire   [63:0] tmp_103_i_fu_2246_p1;
wire    ap_block_pp2_stage2;
wire   [63:0] tmp_113_i_fu_2261_p1;
wire   [63:0] tmp_125_i_fu_2271_p1;
wire  signed [63:0] tmp_130_i_fu_2291_p1;
wire   [0:0] tmp_127_i_fu_2280_p2;
wire   [63:0] tmp_101_i_fu_2322_p1;
wire   [63:0] tmp_88_i_fu_2327_p1;
wire   [63:0] tmp_99_i_fu_2450_p1;
reg   [31:0] y_assign_fu_296;
wire   [31:0] total_1_fu_2285_p2;
wire   [31:0] tmp_143_i_fu_2150_p2;
wire   [31:0] base_cast_i_fu_2276_p1;
wire   [31:0] grp_fu_674_p0;
wire   [63:0] d_assign_3_fu_677_p1;
wire   [63:0] ireg_V_fu_727_p1;
wire   [10:0] exp_tmp_V_fu_743_p4;
wire   [51:0] tmp_30_fu_757_p1;
wire   [52:0] tmp_37_i_fu_761_p3;
wire   [62:0] tmp_fu_731_p1;
wire   [11:0] tmp_56_i_fu_753_p1;
wire   [11:0] tmp_62_i_fu_797_p2;
wire   [11:0] tmp_63_i_fu_803_p2;
wire   [7:0] tmp_32_fu_817_p4;
wire   [7:0] tmp_35_fu_839_p4;
wire   [11:0] tmp_121_i_fu_859_p2;
wire   [63:0] d_assign_fu_680_p1;
wire   [63:0] ireg_V_1_fu_871_p1;
wire   [10:0] exp_tmp_V_1_fu_887_p4;
wire   [51:0] tmp_43_fu_901_p1;
wire   [52:0] tmp_42_i_fu_905_p3;
wire   [62:0] tmp_41_fu_875_p1;
wire   [11:0] tmp_131_i_fu_897_p1;
wire   [11:0] tmp_137_i_fu_941_p2;
wire   [11:0] tmp_138_i_fu_947_p2;
wire   [7:0] tmp_45_fu_961_p4;
wire   [7:0] tmp_48_fu_983_p4;
wire   [11:0] tmp_159_i_fu_1003_p2;
wire   [53:0] man_V_5_fu_1021_p3;
wire  signed [31:0] sh_amt_cast_i_fu_1029_p1;
wire   [53:0] tmp_78_i_fu_1046_p1;
wire   [53:0] tmp_79_i_fu_1050_p2;
wire   [15:0] tmp_31_fu_1037_p1;
wire  signed [15:0] sh_amt_cast15_i_fu_1026_p1;
wire   [0:0] tmp_68_i_fu_1041_p2;
wire   [15:0] tmp_33_fu_1056_p1;
wire   [15:0] storemerge1_i_fu_1060_p3;
wire   [11:0] tmp_105_i_fu_1081_p2;
wire   [31:0] tmp_105_cast_i_fu_1086_p1;
wire   [0:0] tmp_34_fu_1090_p3;
wire   [5:0] tmp_121_cast_i_op_fu_1104_p2;
wire   [5:0] tmp_37_fu_1109_p3;
wire   [53:0] tmp_38_fu_1116_p1;
wire   [53:0] tmp_39_fu_1120_p2;
wire   [53:0] p_Result_s_fu_1126_p2;
wire   [0:0] tmp_124_i_fu_1132_p2;
wire   [0:0] r_1_fu_1138_p2;
wire   [0:0] p_r_i_i_i1_i_fu_1143_p2;
wire   [0:0] qb_fu_1098_p3;
wire   [0:0] qb_assign_1_fu_1148_p2;
wire   [15:0] tmp_126_i_fu_1154_p1;
wire   [15:0] p_Val2_27_fu_1073_p3;
wire   [0:0] tmp_64_i_fu_1032_p2;
wire   [0:0] sel_tmp1_fu_1164_p2;
wire   [0:0] sel_tmp6_demorgan_fu_1175_p2;
wire   [0:0] sel_tmp6_fu_1180_p2;
wire   [0:0] sel_tmp13_demorgan_fu_1191_p2;
wire   [0:0] sel_tmp_fu_1196_p2;
wire   [0:0] sel_tmp3_fu_1202_p2;
wire   [15:0] tmp_82_i_fu_1067_p2;
wire   [15:0] p_Val2_28_fu_1158_p2;
wire   [0:0] sel_tmp7_fu_1186_p2;
wire   [0:0] sel_tmp2_fu_1169_p2;
wire   [0:0] or_cond_fu_1215_p2;
wire   [15:0] newSel_fu_1207_p3;
wire   [15:0] newSel1_fu_1221_p3;
wire   [53:0] man_V_fu_1238_p3;
wire  signed [31:0] sh_amt_1_cast_i_fu_1246_p1;
wire   [53:0] tmp_148_i_fu_1263_p1;
wire   [53:0] tmp_149_i_fu_1267_p2;
wire   [15:0] tmp_44_fu_1254_p1;
wire  signed [15:0] sh_amt_1_cast14_i_fu_1243_p1;
wire   [0:0] tmp_145_i_fu_1258_p2;
wire   [15:0] tmp_46_fu_1273_p1;
wire   [15:0] storemerge_i_fu_1277_p3;
wire   [11:0] tmp_155_i_fu_1298_p2;
wire   [31:0] tmp_155_cast_i_fu_1303_p1;
wire   [0:0] tmp_47_fu_1307_p3;
wire   [5:0] tmp_159_cast_i_op_fu_1321_p2;
wire   [5:0] tmp_50_fu_1326_p3;
wire   [53:0] tmp_51_fu_1333_p1;
wire   [53:0] tmp_52_fu_1337_p2;
wire   [53:0] p_Result_34_fu_1343_p2;
wire   [0:0] tmp_162_i_fu_1349_p2;
wire   [0:0] r_2_fu_1355_p2;
wire   [0:0] p_r_i_i_i_i_fu_1360_p2;
wire   [0:0] qb_1_fu_1315_p3;
wire   [0:0] qb_assign_3_fu_1365_p2;
wire   [15:0] tmp_163_i_fu_1371_p1;
wire   [15:0] p_Val2_32_fu_1290_p3;
wire   [0:0] tmp_139_i_fu_1249_p2;
wire   [0:0] sel_tmp4_fu_1381_p2;
wire   [0:0] sel_tmp25_demorgan_fu_1392_p2;
wire   [0:0] sel_tmp8_fu_1397_p2;
wire   [0:0] sel_tmp32_demorgan_fu_1408_p2;
wire   [0:0] sel_tmp10_fu_1413_p2;
wire   [0:0] sel_tmp11_fu_1419_p2;
wire   [15:0] tmp_152_i_fu_1284_p2;
wire   [15:0] p_Val2_33_fu_1375_p2;
wire   [0:0] sel_tmp9_fu_1403_p2;
wire   [0:0] sel_tmp5_fu_1386_p2;
wire   [0:0] or_cond1_fu_1432_p2;
wire   [15:0] newSel3_fu_1424_p3;
wire   [15:0] newSel4_fu_1438_p3;
wire   [31:0] i_op_assign_1_cast_i_fu_1455_p1;
wire   [9:0] tmp_54_fu_1470_p1;
wire   [11:0] tmp_55_fu_1482_p1;
wire   [17:0] p_shl_cast_fu_1474_p3;
wire   [17:0] p_shl1_cast_fu_1486_p3;
wire   [31:0] i_op_assign_cast_i_fu_1509_p1;
wire   [17:0] tmp_56_fu_1524_p1;
wire   [17:0] tmp_15_fu_1528_p2;
wire   [30:0] p_Val2_35_fu_1576_p0;
wire  signed [15:0] p_Val2_35_fu_1576_p1;
wire   [30:0] p_Val2_4_fu_1593_p0;
wire  signed [15:0] p_Val2_4_fu_1593_p1;
wire  signed [46:0] p_Val2_4_fu_1593_p2;
wire  signed [47:0] p_Val2_6_cast_i_fu_1587_p1;
wire  signed [47:0] p_Val2_7_cast_i_fu_1598_p1;
wire   [47:0] p_Val2_36_fu_1602_p2;
wire   [46:0] p_Val2_8_cast11_i_fu_1608_p2;
wire   [46:0] tmp_116_cast_i_fu_1627_p2;
wire   [48:0] p_Val2_12_cast_i_fu_1641_p1;
reg   [48:0] p_Result_56_fu_1644_p4;
wire   [63:0] p_Result_57_fu_1654_p3;
reg   [63:0] tmp_117_i_fu_1662_p3;
wire   [31:0] num_zeros_fu_1670_p1;
wire   [0:0] tmp_60_fu_1684_p3;
wire   [30:0] tmp_59_fu_1680_p1;
wire   [25:0] tmp_61_fu_1700_p4;
wire   [5:0] tmp_63_fu_1716_p1;
wire   [0:0] tmp_64_fu_1720_p2;
reg   [48:0] tmp_66_fu_1732_p4;
wire   [5:0] tmp_67_fu_1742_p2;
wire   [5:0] tmp_65_fu_1726_p2;
wire   [5:0] tmp_69_fu_1756_p3;
wire   [48:0] tmp_68_fu_1748_p3;
wire   [48:0] tmp_70_fu_1764_p1;
wire   [48:0] tmp_71_fu_1768_p2;
wire   [30:0] tmp_128_i_fu_1781_p2;
wire   [31:0] tmp32_V_fu_1778_p1;
wire   [31:0] tmp_128_cast_i_fu_1786_p1;
wire   [31:0] tmp32_V_1_fu_1790_p2;
wire   [31:0] grp_fu_671_p1;
wire   [0:0] tmp_134_i_fu_1816_p2;
wire   [7:0] tmp_cast_cast_fu_1824_p3;
wire   [7:0] tmp_73_fu_1821_p1;
wire   [7:0] p_Repl2_4_trunc_i_fu_1832_p2;
wire   [8:0] tmp_46_i_fu_1838_p3;
wire   [31:0] p_Result_58_fu_1845_p5;
wire   [31:0] f_fu_1856_p1;
wire   [7:0] loc_V_fu_1871_p4;
wire   [4:0] index_V_fu_1893_p4;
wire   [0:0] p_Result_43_fu_1909_p3;
wire   [31:0] one_half_i_i_cast_i_fu_1924_p1;
wire   [31:0] p_Val2_45_fu_1928_p2;
wire   [22:0] loc_V_2_fu_1933_p1;
wire   [22:0] tmp_167_i_i_i_fu_1937_p2;
wire   [8:0] tmp_11_fu_1949_p4;
wire   [22:0] xs_sig_V_fu_1943_p2;
wire   [31:0] p_Result_59_fu_1916_p3;
wire   [31:0] p_Result_60_fu_1959_p3;
wire   [31:0] sel_tmp38_v_fu_1967_p3;
wire   [0:0] sel_tmp13_fu_1978_p2;
wire   [0:0] sel_tmp14_fu_1983_p2;
wire   [31:0] sel_tmp12_fu_1974_p1;
wire   [31:0] x_assign_2_fu_1988_p3;
wire   [22:0] loc_V_4_fu_2009_p1;
wire   [24:0] tmp_170_i_i_i_i_fu_2013_p4;
wire   [7:0] loc_V_3_fu_1999_p4;
wire   [8:0] tmp_i_i_i_i_cast_i_fu_2027_p1;
wire   [8:0] sh_assign_fu_2031_p2;
wire   [7:0] tmp_171_i_i_i_i_fu_2045_p2;
wire   [0:0] isNeg_fu_2037_p3;
wire  signed [8:0] tmp_171_i_i_i_cast_i_fu_2051_p1;
wire  signed [8:0] sh_assign_1_fu_2055_p3;
wire  signed [31:0] sh_assign_2_i_i_i_ca_fu_2063_p1;
wire  signed [24:0] sh_assign_2_i_i_i_ca_1_fu_2067_p1;
wire   [78:0] tmp_170_i_i_i_cast_fu_2023_p1;
wire   [78:0] tmp_172_i_i_i_i_fu_2071_p1;
wire   [24:0] tmp_173_i_i_i_i_fu_2075_p2;
wire   [0:0] tmp_79_fu_2087_p3;
wire   [78:0] tmp_174_i_i_i_i_fu_2081_p2;
wire   [31:0] tmp_16_fu_2095_p1;
wire   [31:0] tmp_17_fu_2099_p4;
wire   [0:0] p_Result_61_fu_2117_p3;
wire   [31:0] p_Val2_i_i_i_i_fu_2124_p2;
wire   [31:0] p_Val2_s_fu_2129_p3;
wire   [31:0] r3_cast_i_fu_2136_p1;
wire   [31:0] base_1_fu_2139_p2;
wire   [11:0] r4_cast_i_fu_2157_p1;
wire   [11:0] tmp_74_i_fu_2173_p2;
wire   [0:0] tmp_i_i_fu_2183_p2;
wire   [17:0] tmp_102_i_fu_2241_p2;
wire   [17:0] tmp_112_i_fu_2256_p2;
wire   [17:0] tmp_120_i_fu_2266_p2;
wire  signed [31:0] total_1_fu_2285_p0;
wire  signed [31:0] tmp_130_i_fu_2291_p0;
wire   [31:0] i7_cast7_i_fu_2313_p1;
wire  signed [31:0] sext_cast_fu_2332_p0;
wire  signed [31:0] mul_fu_2336_p1;
wire  signed [31:0] tmp_80_fu_2342_p1;
wire   [64:0] neg_mul_fu_2360_p2;
wire   [21:0] tmp_81_fu_2365_p4;
wire  signed [31:0] tmp_18_fu_2375_p1;
wire  signed [31:0] tmp_19_fu_2379_p1;
wire   [31:0] tmp_20_fu_2382_p3;
wire   [31:0] neg_ti_fu_2389_p2;
wire  signed [31:0] tmp_89_i_fu_2395_p3;
wire  signed [23:0] tmp_91_i_fu_2406_p1;
wire   [31:0] tmp_92_i_fu_2412_p2;
wire   [15:0] tmp_84_fu_2421_p1;
wire   [15:0] p_rho_fu_2425_p2;
wire   [15:0] p_angle_fu_2416_p2;
wire   [31:0] tmp_95_i_fu_2431_p3;
wire  signed [31:0] tmp_96_i_fu_2439_p1;
wire    ap_CS_fsm_state46;
reg   [17:0] ap_NS_fsm;
wire    ap_block_pp2_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 grp_sin_or_cos_float_s_fu_629_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_644_ap_start_reg = 1'b0;
#0 grp_HoughSortDescent_fu_659_ap_start_reg = 1'b0;
end

HoughLinesStandarjbC #(
    .DataWidth( 23 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mask_table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mask_table1_address0),
    .ce0(mask_table1_ce0),
    .q0(mask_table1_q0)
);

HoughLinesStandarkbM #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
one_half_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(one_half_table2_address0),
    .ce0(one_half_table2_ce0),
    .q0(one_half_table2_q0)
);

HoughLinesStandarlbW #(
    .DataWidth( 16 ),
    .AddressRange( 180 ),
    .AddressWidth( 8 ))
tabSin_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tabSin_V_address0),
    .ce0(tabSin_V_ce0),
    .we0(tabSin_V_we0),
    .d0(tabSin_V_d0),
    .q0(tabSin_V_q0)
);

HoughLinesStandarlbW #(
    .DataWidth( 16 ),
    .AddressRange( 180 ),
    .AddressWidth( 8 ))
tabCos_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tabCos_V_address0),
    .ce0(tabCos_V_ce0),
    .we0(tabCos_V_we0),
    .d0(tabCos_V_d0),
    .q0(tabCos_V_q0)
);

HoughLinesStandarncg #(
    .DataWidth( 32 ),
    .AddressRange( 204386 ),
    .AddressWidth( 18 ))
accum_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(accum_address0),
    .ce0(accum_ce0),
    .we0(accum_we0),
    .d0(accum_d0),
    .q0(accum_q0),
    .address1(accum_address1),
    .ce1(accum_ce1),
    .q1(accum_q1)
);

HoughLinesStandarocq #(
    .DataWidth( 32 ),
    .AddressRange( 204386 ),
    .AddressWidth( 18 ))
sort_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sort_buf_address0),
    .ce0(sort_buf_ce0),
    .we0(sort_buf_we0),
    .d0(sort_buf_d0),
    .q0(sort_buf_q0)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_629(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_629_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_629_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_629_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_629_ap_ready),
    .t_in(angle_reg_2502),
    .do_cos(grp_sin_or_cos_float_s_fu_629_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_629_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_644_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_644_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_644_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_644_ap_ready),
    .t_in(angle_reg_2502),
    .do_cos(grp_sin_or_cos_float_s_fu_644_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_644_ap_return)
);

HoughSortDescent grp_HoughSortDescent_fu_659(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_HoughSortDescent_fu_659_ap_start),
    .ap_done(grp_HoughSortDescent_fu_659_ap_done),
    .ap_idle(grp_HoughSortDescent_fu_659_ap_idle),
    .ap_ready(grp_HoughSortDescent_fu_659_ap_ready),
    .sequence_address0(grp_HoughSortDescent_fu_659_sequence_address0),
    .sequence_ce0(grp_HoughSortDescent_fu_659_sequence_ce0),
    .sequence_we0(grp_HoughSortDescent_fu_659_sequence_we0),
    .sequence_d0(grp_HoughSortDescent_fu_659_sequence_d0),
    .sequence_q0(sort_buf_q0),
    .num(y_assign_fu_296),
    .data_address0(grp_HoughSortDescent_fu_659_data_address0),
    .data_ce0(grp_HoughSortDescent_fu_659_data_ce0),
    .data_q0(accum_q0)
);

HoughLines_Core_fpcA #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HoughLines_Core_fpcA_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_54_i_reg_2497),
    .din1(32'd1016003125),
    .ce(1'b1),
    .dout(grp_fu_666_p2)
);

HoughLines_Core_uqcK #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HoughLines_Core_uqcK_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp32_V_3_reg_2777),
    .ce(1'b1),
    .dout(grp_fu_671_p1)
);

HoughLines_Core_srcU #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HoughLines_Core_srcU_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_674_p0),
    .ce(1'b1),
    .dout(grp_fu_674_p1)
);

HoughLines_Core_fsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
HoughLines_Core_fsc4_U49(
    .din0(v_assign_reg_2508),
    .dout(d_assign_3_fu_677_p1)
);

HoughLines_Core_fsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
HoughLines_Core_fsc4_U50(
    .din0(v_assign_1_reg_2513),
    .dout(d_assign_fu_680_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state46)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond3_i_fu_692_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond3_i_fu_692_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state21) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state20) & (tmp_72_i_fu_1538_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state21)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state21);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end else if (((1'b1 == ap_CS_fsm_state20) & (tmp_72_i_fu_1538_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state34) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state33) & (exitcond5_i_fu_2161_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state34) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state34);
        end else if (((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b1 == ap_CS_fsm_state33) & (exitcond5_i_fu_2161_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state42) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((grp_HoughSortDescent_fu_659_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state42)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state42);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end else if (((grp_HoughSortDescent_fu_659_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
            ap_enable_reg_pp3_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_HoughSortDescent_fu_659_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond5_i_fu_2161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
            grp_HoughSortDescent_fu_659_ap_start_reg <= 1'b1;
        end else if ((grp_HoughSortDescent_fu_659_ap_ready == 1'b1)) begin
            grp_HoughSortDescent_fu_659_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_629_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (exitcond4_i_reg_2483_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_sin_or_cos_float_s_fu_629_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_629_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_629_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_644_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (exitcond4_i_reg_2483_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_sin_or_cos_float_s_fu_644_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_644_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_644_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond_i_reg_2942 == 1'd0))) begin
        i7_i_reg_618 <= i_2_reg_2946;
    end else if (((grp_HoughSortDescent_fu_659_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        i7_i_reg_618 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((threshold_empty_n == 1'b0) | (edge_cols_empty_n == 1'b0) | (edge_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_515 <= 18'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond3_i_fu_692_p2 == 1'd0))) begin
        i_i_reg_515 <= i_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_op_assign_1_reg_538 <= 31'd0;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_67_i_fu_1513_p2 == 1'd0))) begin
        i_op_assign_1_reg_538 <= i_1_reg_2657;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_59_i_fu_1459_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        i_op_assign_reg_549 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        i_op_assign_reg_549 <= j_reg_2682;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (tmp_72_i_fu_1538_p2 == 1'd0))) begin
        n3_i_reg_561 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond7_i_reg_2701 == 1'd0))) begin
        n3_i_reg_561 <= n_1_reg_2705;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (exitcond5_i_fu_2161_p2 == 1'd0))) begin
        n5_i_reg_595 <= 8'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond6_i_reg_2864 == 1'd0))) begin
        n5_i_reg_595 <= n_reg_2868;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond3_i_fu_692_p2 == 1'd1))) begin
        n_i_reg_526 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond4_i_reg_2483 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        n_i_reg_526 <= n_2_reg_2487;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (exitcond5_i_fu_2161_p2 == 1'd0))) begin
        phi_mul1_reg_606 <= 18'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond6_i_reg_2864 == 1'd0))) begin
        phi_mul1_reg_606 <= next_mul1_reg_2907;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (tmp_72_i_fu_1538_p2 == 1'd0))) begin
        phi_mul_reg_572 <= 18'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond7_i_reg_2701 == 1'd0))) begin
        phi_mul_reg_572 <= next_mul_reg_2736;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        r4_i_reg_584 <= r_reg_2844;
    end else if (((1'b1 == ap_CS_fsm_state18) & (tmp_59_i_fu_1459_p2 == 1'd0))) begin
        r4_i_reg_584 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (tmp_127_i_fu_2280_p2 == 1'd1) & (tmp_104_i_reg_2921 == 1'd1) & (tmp_77_i_reg_2898_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_115_i_reg_2930 == 1'd0) & (tmp_86_i_reg_2912 == 1'd0))) begin
        y_assign_fu_296 <= total_1_fu_2285_p2;
    end else if (((1'b1 == ap_CS_fsm_state18) & (tmp_59_i_fu_1459_p2 == 1'd0))) begin
        y_assign_fu_296 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_reg_2483_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        F2_1_reg_2610 <= F2_1_fu_929_p2;
        F2_reg_2542 <= F2_fu_785_p2;
        icmp1_reg_2571 <= icmp1_fu_849_p2;
        icmp2_reg_2629 <= icmp2_fu_971_p2;
        icmp3_reg_2639 <= icmp3_fu_993_p2;
        icmp_reg_2561 <= icmp_fu_827_p2;
        isneg_1_reg_2586 <= ireg_V_1_fu_871_p1[32'd63];
        isneg_reg_2518 <= ireg_V_fu_727_p1[32'd63];
        man_V_1_reg_2531 <= man_V_1_fu_773_p2;
        man_V_3_reg_2599 <= man_V_3_fu_917_p2;
        p_Result_54_reg_2526[51 : 0] <= p_Result_54_fu_769_p1[51 : 0];
        p_Result_55_reg_2594[51 : 0] <= p_Result_55_fu_913_p1[51 : 0];
        sh_amt_1_reg_2622 <= sh_amt_1_fu_953_p3;
        sh_amt_reg_2554 <= sh_amt_fu_809_p3;
        tmp_122_i_reg_2581 <= tmp_122_i_fu_865_p2;
        tmp_133_i_reg_2604 <= tmp_133_i_fu_923_p2;
        tmp_136_i_reg_2616 <= tmp_136_i_fu_935_p2;
        tmp_154_i_reg_2634 <= tmp_154_i_fu_977_p2;
        tmp_160_i_reg_2649 <= tmp_160_i_fu_1009_p2;
        tmp_36_reg_2576 <= tmp_36_fu_855_p1;
        tmp_49_reg_2644 <= tmp_49_fu_999_p1;
        tmp_58_i_reg_2536 <= tmp_58_i_fu_779_p2;
        tmp_61_i_reg_2548 <= tmp_61_i_fu_791_p2;
        tmp_87_i_reg_2566 <= tmp_87_i_fu_833_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_59_i_fu_1459_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        OP1_V_4_cast_i_reg_2667[30 : 0] <= OP1_V_4_cast_i_fu_1500_p1[30 : 0];
        tmp_s_reg_2662[17 : 6] <= tmp_s_fu_1494_p2[17 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (tmp_72_i_fu_1538_p2 == 1'd0))) begin
        OP1_V_cast_i_reg_2696[30 : 0] <= OP1_V_cast_i_fu_1544_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond7_i_reg_2701_pp1_iter4_reg == 1'd0))) begin
        accum_addr_6_reg_2835 <= tmp_142_i_fu_2145_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_reg_2483_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        angle_reg_2502 <= grp_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond6_i_fu_2198_p2 == 1'd0))) begin
        base_reg_2881 <= base_fu_2215_p2;
        tmp_75_i_reg_2873 <= tmp_75_i_fu_2210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        base_reg_2881_pp2_iter1_reg <= base_reg_2881;
        exitcond6_i_reg_2864 <= exitcond6_i_fu_2198_p2;
        tmp_75_i_reg_2873_pp2_iter1_reg <= tmp_75_i_reg_2873;
    end
end

always @ (posedge ap_clk) begin
    if ((~((threshold_empty_n == 1'b0) | (edge_cols_empty_n == 1'b0) | (edge_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_reg_2459 <= edge_cols_dout;
        rows_reg_2454 <= edge_rows_dout;
        threshold_read_reg_2464 <= threshold_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond4_i_reg_2483 <= exitcond4_i_fu_710_p2;
        exitcond4_i_reg_2483_pp0_iter1_reg <= exitcond4_i_reg_2483;
        n_i_reg_526_pp0_iter1_reg <= n_i_reg_526;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond4_i_reg_2483_pp0_iter10_reg <= exitcond4_i_reg_2483_pp0_iter9_reg;
        exitcond4_i_reg_2483_pp0_iter11_reg <= exitcond4_i_reg_2483_pp0_iter10_reg;
        exitcond4_i_reg_2483_pp0_iter12_reg <= exitcond4_i_reg_2483_pp0_iter11_reg;
        exitcond4_i_reg_2483_pp0_iter2_reg <= exitcond4_i_reg_2483_pp0_iter1_reg;
        exitcond4_i_reg_2483_pp0_iter3_reg <= exitcond4_i_reg_2483_pp0_iter2_reg;
        exitcond4_i_reg_2483_pp0_iter4_reg <= exitcond4_i_reg_2483_pp0_iter3_reg;
        exitcond4_i_reg_2483_pp0_iter5_reg <= exitcond4_i_reg_2483_pp0_iter4_reg;
        exitcond4_i_reg_2483_pp0_iter6_reg <= exitcond4_i_reg_2483_pp0_iter5_reg;
        exitcond4_i_reg_2483_pp0_iter7_reg <= exitcond4_i_reg_2483_pp0_iter6_reg;
        exitcond4_i_reg_2483_pp0_iter8_reg <= exitcond4_i_reg_2483_pp0_iter7_reg;
        exitcond4_i_reg_2483_pp0_iter9_reg <= exitcond4_i_reg_2483_pp0_iter8_reg;
        n_i_reg_526_pp0_iter10_reg <= n_i_reg_526_pp0_iter9_reg;
        n_i_reg_526_pp0_iter11_reg <= n_i_reg_526_pp0_iter10_reg;
        n_i_reg_526_pp0_iter12_reg <= n_i_reg_526_pp0_iter11_reg;
        n_i_reg_526_pp0_iter2_reg <= n_i_reg_526_pp0_iter1_reg;
        n_i_reg_526_pp0_iter3_reg <= n_i_reg_526_pp0_iter2_reg;
        n_i_reg_526_pp0_iter4_reg <= n_i_reg_526_pp0_iter3_reg;
        n_i_reg_526_pp0_iter5_reg <= n_i_reg_526_pp0_iter4_reg;
        n_i_reg_526_pp0_iter6_reg <= n_i_reg_526_pp0_iter5_reg;
        n_i_reg_526_pp0_iter7_reg <= n_i_reg_526_pp0_iter6_reg;
        n_i_reg_526_pp0_iter8_reg <= n_i_reg_526_pp0_iter7_reg;
        n_i_reg_526_pp0_iter9_reg <= n_i_reg_526_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond7_i_reg_2701 <= exitcond7_i_fu_1548_p2;
        exitcond7_i_reg_2701_pp1_iter1_reg <= exitcond7_i_reg_2701;
        exitcond7_i_reg_2701_pp1_iter2_reg <= exitcond7_i_reg_2701_pp1_iter1_reg;
        exitcond7_i_reg_2701_pp1_iter3_reg <= exitcond7_i_reg_2701_pp1_iter2_reg;
        exitcond7_i_reg_2701_pp1_iter4_reg <= exitcond7_i_reg_2701_pp1_iter3_reg;
        is_neg_reg_2746_pp1_iter2_reg <= is_neg_reg_2746;
        is_neg_reg_2746_pp1_iter3_reg <= is_neg_reg_2746_pp1_iter2_reg;
        r3_i_reg_2720_pp1_iter1_reg <= r3_i_reg_2720;
        r3_i_reg_2720_pp1_iter2_reg <= r3_i_reg_2720_pp1_iter1_reg;
        r3_i_reg_2720_pp1_iter3_reg <= r3_i_reg_2720_pp1_iter2_reg;
        r3_i_reg_2720_pp1_iter4_reg <= r3_i_reg_2720_pp1_iter3_reg;
        tmp_111_i_reg_2741_pp1_iter2_reg <= tmp_111_i_reg_2741;
        tmp_111_i_reg_2741_pp1_iter3_reg <= tmp_111_i_reg_2741_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_i_reg_2942 <= exitcond_i_fu_2301_p2;
        i_2_reg_2946_pp3_iter1_reg <= i_2_reg_2946;
        tmp_84_i_reg_2952_pp3_iter1_reg <= tmp_84_i_reg_2952;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        i_1_reg_2657 <= i_1_fu_1464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_2_reg_2946 <= i_2_fu_2307_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        i_2_reg_2946_pp3_iter2_reg <= i_2_reg_2946_pp3_iter1_reg;
        idx_reg_2961_pp3_iter2_reg <= idx_reg_2961;
        tmp_84_i_reg_2952_pp3_iter2_reg <= tmp_84_i_reg_2952_pp3_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_111_i_reg_2741 == 1'd0) & (exitcond7_i_reg_2701_pp1_iter1_reg == 1'd0))) begin
        icmp4_reg_2767 <= icmp4_fu_1710_p2;
        msb_idx_1_reg_2762 <= msb_idx_1_fu_1692_p3;
        msb_idx_reg_2757 <= msb_idx_fu_1674_p2;
        tmp32_V_2_reg_2772 <= tmp32_V_2_fu_1774_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (tmp_84_i_reg_2952 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        idx_reg_2961 <= sort_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond7_i_reg_2701 == 1'd0))) begin
        is_neg_reg_2746 <= p_Val2_36_fu_1602_p2[32'd47];
        p_Val2_38_reg_2751 <= p_Val2_38_fu_1633_p3;
        tmp_111_i_reg_2741 <= tmp_111_i_fu_1613_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        j_reg_2682 <= j_fu_1518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        msb_idx_reg_2757_pp1_iter2_reg <= msb_idx_reg_2757;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (tmp_84_i_reg_2952 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        mul_reg_2966 <= mul_fu_2336_p2;
        tmp_80_reg_2971 <= tmp_80_fu_2342_p1[32'd31];
        tmp_82_reg_2977 <= {{mul_fu_2336_p2[64:43]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        n_1_reg_2705 <= n_1_fu_1554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        n_2_reg_2487 <= n_2_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        n_reg_2868 <= n_fu_2204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond6_i_reg_2864 == 1'd0))) begin
        next_mul1_reg_2907 <= next_mul1_fu_2235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond7_i_reg_2701 == 1'd0))) begin
        next_mul_reg_2736 <= next_mul_fu_1581_p2;
        tabSin_V_load_reg_2731 <= tabSin_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_111_i_reg_2741_pp1_iter2_reg == 1'd0) & (exitcond7_i_reg_2701_pp1_iter2_reg == 1'd0))) begin
        p_Result_12_i_reg_2787 <= {{tmp32_V_6_fu_1802_p1[30:23]}};
        tmp32_V_6_reg_2782 <= tmp32_V_6_fu_1802_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond7_i_reg_2701 == 1'd0))) begin
        p_Val2_35_reg_2725 <= p_Val2_35_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond7_i_reg_2701_pp1_iter3_reg == 1'd0))) begin
        p_Val2_47_reg_2824 <= p_Val2_47_fu_1995_p1;
        p_Val2_49_reg_2829 <= p_Val2_49_fu_2109_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond7_i_fu_1548_p2 == 1'd0))) begin
        r3_i_reg_2720 <= r3_i_fu_1566_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        r_reg_2844 <= r_fu_2167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (exitcond7_i_reg_2701_pp1_iter3_reg == 1'd0))) begin
        t_V_6_reg_2797 <= t_V_6_fu_1867_p1;
        tmp_164_i_i_i_reg_2809 <= tmp_164_i_i_i_fu_1887_p2;
        tmp_i_i_i_reg_2803 <= tmp_i_i_i_fu_1881_p2;
        x_assign_reg_2792 <= x_assign_fu_1860_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_111_i_reg_2741 == 1'd0) & (exitcond7_i_reg_2701_pp1_iter1_reg == 1'd0))) begin
        tmp32_V_3_reg_2777 <= tmp32_V_3_fu_1796_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_77_i_reg_2898 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (tmp_86_i_reg_2912 == 1'd0))) begin
        tmp_104_i_reg_2921 <= tmp_104_i_fu_2251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (tmp_104_i_reg_2921 == 1'd1) & (tmp_77_i_reg_2898 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (tmp_86_i_reg_2912 == 1'd0))) begin
        tmp_115_i_reg_2930 <= grp_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond4_i_reg_2483 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_54_i_reg_2497 <= grp_fu_674_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (exitcond5_i_fu_2161_p2 == 1'd0))) begin
        tmp_74_cast_i_reg_2849[11 : 0] <= tmp_74_cast_i_fu_2179_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond6_i_reg_2864 == 1'd0))) begin
        tmp_77_i_reg_2898 <= tmp_77_i_fu_2226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_77_i_reg_2898_pp2_iter1_reg <= tmp_77_i_reg_2898;
        val_reg_2891_pp2_iter1_reg <= val_reg_2891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (tmp_84_i_reg_2952_pp3_iter1_reg == 1'd1))) begin
        tmp_83_reg_2982 <= tmp_83_fu_2402_p1;
        tmp_91_i_reg_2987 <= tmp_91_i_fu_2406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond_i_fu_2301_p2 == 1'd0))) begin
        tmp_84_i_reg_2952 <= tmp_84_i_fu_2317_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (tmp_77_i_reg_2898 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond6_i_reg_2864 == 1'd0))) begin
        tmp_86_i_reg_2912 <= grp_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_i_fu_2161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        total_reg_2859 <= total_fu_2189_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_i_reg_2483_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v_assign_1_reg_2513 <= grp_sin_or_cos_float_s_fu_644_ap_return;
        v_assign_reg_2508 <= grp_sin_or_cos_float_s_fu_629_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond6_i_reg_2864 == 1'd0))) begin
        val_reg_2891 <= accum_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        accum_address0 = tmp_125_i_fu_2271_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        accum_address0 = tmp_76_i_fu_2221_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        accum_address0 = accum_addr_6_reg_2835;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        accum_address0 = tmp_142_i_fu_2145_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accum_address0 = tmp_i_fu_704_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        accum_address0 = grp_HoughSortDescent_fu_659_data_address0;
    end else begin
        accum_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        accum_address1 = tmp_113_i_fu_2261_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        accum_address1 = tmp_103_i_fu_2246_p1;
    end else if (((1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        accum_address1 = tmp_85_i_fu_2231_p1;
    end else begin
        accum_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        accum_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        accum_ce0 = grp_HoughSortDescent_fu_659_data_ce0;
    end else begin
        accum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        accum_ce1 = 1'b1;
    end else begin
        accum_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        accum_d0 = tmp_143_i_fu_2150_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accum_d0 = 32'd0;
    end else begin
        accum_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond7_i_reg_2701_pp1_iter4_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_state2) & (exitcond3_i_fu_692_p2 == 1'd0)))) begin
        accum_we0 = 1'b1;
    end else begin
        accum_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond4_i_fu_710_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond7_i_fu_1548_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond6_i_fu_2198_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state34 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state34 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_i_fu_2301_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state42 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state42 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond_i_reg_2942 == 1'd0))) begin
        ap_phi_mux_i7_i_phi_fu_622_p4 = i_2_reg_2946;
    end else begin
        ap_phi_mux_i7_i_phi_fu_622_p4 = i7_i_reg_618;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond7_i_reg_2701 == 1'd0))) begin
        ap_phi_mux_n3_i_phi_fu_565_p4 = n_1_reg_2705;
    end else begin
        ap_phi_mux_n3_i_phi_fu_565_p4 = n3_i_reg_561;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond6_i_reg_2864 == 1'd0))) begin
        ap_phi_mux_n5_i_phi_fu_599_p4 = n_reg_2868;
    end else begin
        ap_phi_mux_n5_i_phi_fu_599_p4 = n5_i_reg_595;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond4_i_reg_2483 == 1'd0))) begin
        ap_phi_mux_n_i_phi_fu_530_p4 = n_2_reg_2487;
    end else begin
        ap_phi_mux_n_i_phi_fu_530_p4 = n_i_reg_526;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond6_i_reg_2864 == 1'd0))) begin
        ap_phi_mux_phi_mul1_phi_fu_610_p4 = next_mul1_reg_2907;
    end else begin
        ap_phi_mux_phi_mul1_phi_fu_610_p4 = phi_mul1_reg_606;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond7_i_reg_2701 == 1'd0))) begin
        ap_phi_mux_phi_mul_phi_fu_576_p4 = next_mul_reg_2736;
    end else begin
        ap_phi_mux_phi_mul_phi_fu_576_p4 = phi_mul_reg_572;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        edge_cols_blk_n = edge_cols_empty_n;
    end else begin
        edge_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_empty_n == 1'b0) | (edge_cols_empty_n == 1'b0) | (edge_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        edge_cols_read = 1'b1;
    end else begin
        edge_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        edge_rows_blk_n = edge_rows_empty_n;
    end else begin
        edge_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_empty_n == 1'b0) | (edge_cols_empty_n == 1'b0) | (edge_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        edge_rows_read = 1'b1;
    end else begin
        edge_rows_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        edge_val_ce0 = 1'b1;
    end else begin
        edge_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        lines_address0 = tmp_101_i_fu_2322_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        lines_address0 = 64'd0;
    end else begin
        lines_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        lines_ce0 = 1'b1;
    end else begin
        lines_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        lines_ce1 = 1'b1;
    end else begin
        lines_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        lines_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        lines_d0 = total_fu_2189_p3;
    end else begin
        lines_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_84_i_fu_2317_p2 == 1'd0) & (exitcond_i_fu_2301_p2 == 1'd0)) | ((exitcond5_i_fu_2161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)))) begin
        lines_we0 = 1'b1;
    end else begin
        lines_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (tmp_84_i_reg_2952_pp3_iter2_reg == 1'd1) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        lines_we1 = 1'b1;
    end else begin
        lines_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        mask_table1_ce0 = 1'b1;
    end else begin
        mask_table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        one_half_table2_ce0 = 1'b1;
    end else begin
        one_half_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        sort_buf_address0 = tmp_88_i_fu_2327_p1;
    end else if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        sort_buf_address0 = tmp_130_i_fu_2291_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sort_buf_address0 = tmp_i_fu_704_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sort_buf_address0 = grp_HoughSortDescent_fu_659_sequence_address0;
    end else begin
        sort_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        sort_buf_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sort_buf_ce0 = grp_HoughSortDescent_fu_659_sequence_ce0;
    end else begin
        sort_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        sort_buf_d0 = base_cast_i_fu_2276_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sort_buf_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sort_buf_d0 = grp_HoughSortDescent_fu_659_sequence_d0;
    end else begin
        sort_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage2_11001) & (tmp_127_i_fu_2280_p2 == 1'd1) & (tmp_104_i_reg_2921 == 1'd1) & (tmp_77_i_reg_2898_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (tmp_115_i_reg_2930 == 1'd0) & (tmp_86_i_reg_2912 == 1'd0)) | ((1'b1 == ap_CS_fsm_state2) & (exitcond3_i_fu_692_p2 == 1'd0)))) begin
        sort_buf_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sort_buf_we0 = grp_HoughSortDescent_fu_659_sequence_we0;
    end else begin
        sort_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tabCos_V_address0 = tmp_108_i_fu_1560_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        tabCos_V_address0 = tmp_55_i_fu_1015_p1;
    end else begin
        tabCos_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tabCos_V_ce0 = 1'b1;
    end else begin
        tabCos_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (exitcond4_i_reg_2483_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tabCos_V_we0 = 1'b1;
    end else begin
        tabCos_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tabSin_V_address0 = tmp_108_i_fu_1560_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        tabSin_V_address0 = tmp_55_i_fu_1015_p1;
    end else begin
        tabSin_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tabSin_V_ce0 = 1'b1;
    end else begin
        tabSin_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (exitcond4_i_reg_2483_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tabSin_V_we0 = 1'b1;
    end else begin
        tabSin_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_blk_n = threshold_empty_n;
    end else begin
        threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((threshold_empty_n == 1'b0) | (edge_cols_empty_n == 1'b0) | (edge_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_read = 1'b1;
    end else begin
        threshold_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((threshold_empty_n == 1'b0) | (edge_cols_empty_n == 1'b0) | (edge_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond3_i_fu_692_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond4_i_fu_710_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond4_i_fu_710_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (tmp_59_i_fu_1459_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (tmp_67_i_fu_1513_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (tmp_72_i_fu_1538_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (exitcond7_i_fu_1548_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter4 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (exitcond7_i_fu_1548_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter4 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (exitcond5_i_fu_2161_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond6_i_fu_2198_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond6_i_fu_2198_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_HoughSortDescent_fu_659_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (exitcond_i_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter2 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter2 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter3 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (exitcond_i_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_929_p2 = (12'd1075 - tmp_131_i_fu_897_p1);

assign F2_fu_785_p2 = (12'd1075 - tmp_56_i_fu_753_p1);

assign OP1_V_4_cast_i_fu_1500_p1 = i_op_assign_1_reg_538;

assign OP1_V_cast_i_fu_1544_p1 = i_op_assign_reg_549;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((threshold_empty_n == 1'b0) | (edge_cols_empty_n == 1'b0) | (edge_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign base_1_fu_2139_p2 = (p_Val2_s_fu_2129_p3 + r3_cast_i_fu_2136_p1);

assign base_cast_i_fu_2276_p1 = base_reg_2881_pp2_iter1_reg;

assign base_fu_2215_p2 = (tmp_75_i_fu_2210_p2 + 18'd1);

assign edge_val_address0 = tmp_21_cast_fu_1533_p1;

assign exitcond3_i_fu_692_p2 = ((i_i_reg_515 == 18'd204386) ? 1'b1 : 1'b0);

assign exitcond4_i_fu_710_p2 = ((ap_phi_mux_n_i_phi_fu_530_p4 == 8'd180) ? 1'b1 : 1'b0);

assign exitcond5_i_fu_2161_p2 = ((r4_i_reg_584 == 11'd1121) ? 1'b1 : 1'b0);

assign exitcond6_i_fu_2198_p2 = ((ap_phi_mux_n5_i_phi_fu_599_p4 == 8'd180) ? 1'b1 : 1'b0);

assign exitcond7_i_fu_1548_p2 = ((ap_phi_mux_n3_i_phi_fu_565_p4 == 8'd180) ? 1'b1 : 1'b0);

assign exitcond_i_fu_2301_p2 = ((ap_phi_mux_i7_i_phi_fu_622_p4 == 7'd99) ? 1'b1 : 1'b0);

assign exp_tmp_V_1_fu_887_p4 = {{ireg_V_1_fu_871_p1[62:52]}};

assign exp_tmp_V_fu_743_p4 = {{ireg_V_fu_727_p1[62:52]}};

assign f_fu_1856_p1 = p_Result_58_fu_1845_p5;

assign grp_HoughSortDescent_fu_659_ap_start = grp_HoughSortDescent_fu_659_ap_start_reg;

assign grp_fu_674_p0 = ap_phi_mux_n_i_phi_fu_530_p4;

assign grp_fu_687_p2 = (($signed(val_reg_2891) < $signed(accum_q1)) ? 1'b1 : 1'b0);

assign grp_sin_or_cos_float_s_fu_629_ap_start = grp_sin_or_cos_float_s_fu_629_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_629_do_cos = 1'd0;

assign grp_sin_or_cos_float_s_fu_644_ap_start = grp_sin_or_cos_float_s_fu_644_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_644_do_cos = 1'd1;

assign i7_cast7_i_fu_2313_p1 = ap_phi_mux_i7_i_phi_fu_622_p4;

assign i_1_fu_1464_p2 = (i_op_assign_1_reg_538 + 31'd1);

assign i_2_fu_2307_p2 = (ap_phi_mux_i7_i_phi_fu_622_p4 + 7'd1);

assign i_fu_698_p2 = (i_i_reg_515 + 18'd1);

assign i_op_assign_1_cast_i_fu_1455_p1 = i_op_assign_1_reg_538;

assign i_op_assign_cast_i_fu_1509_p1 = i_op_assign_reg_549;

assign icmp1_fu_849_p2 = (($signed(tmp_35_fu_839_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp2_fu_971_p2 = ((tmp_45_fu_961_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_993_p2 = (($signed(tmp_48_fu_983_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp4_fu_1710_p2 = ((tmp_61_fu_1700_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp_fu_827_p2 = ((tmp_32_fu_817_p4 == 8'd0) ? 1'b1 : 1'b0);

assign index_V_fu_1893_p4 = {{t_V_6_fu_1867_p1[27:23]}};

assign ireg_V_1_fu_871_p1 = d_assign_fu_680_p1;

assign ireg_V_fu_727_p1 = d_assign_3_fu_677_p1;

assign isNeg_fu_2037_p3 = sh_assign_fu_2031_p2[32'd8];

assign is_neg_fu_1619_p3 = p_Val2_36_fu_1602_p2[32'd47];

assign j_fu_1518_p2 = (i_op_assign_reg_549 + 31'd1);

assign lines_address1 = tmp_99_i_fu_2450_p1;

assign lines_d1 = (tmp_96_i_fu_2439_p1 | tmp_95_i_fu_2431_p3);

assign loc_V_2_fu_1933_p1 = p_Val2_45_fu_1928_p2[22:0];

assign loc_V_3_fu_1999_p4 = {{p_Val2_47_fu_1995_p1[30:23]}};

assign loc_V_4_fu_2009_p1 = p_Val2_47_fu_1995_p1[22:0];

assign loc_V_fu_1871_p4 = {{t_V_6_fu_1867_p1[30:23]}};

assign man_V_1_fu_773_p2 = (54'd0 - p_Result_54_fu_769_p1);

assign man_V_3_fu_917_p2 = (54'd0 - p_Result_55_fu_913_p1);

assign man_V_5_fu_1021_p3 = ((isneg_reg_2518[0:0] === 1'b1) ? man_V_1_reg_2531 : p_Result_54_reg_2526);

assign man_V_fu_1238_p3 = ((isneg_1_reg_2586[0:0] === 1'b1) ? man_V_3_reg_2599 : p_Result_55_reg_2594);

assign mask_table1_address0 = tmp_165_i_i_i_fu_1903_p1;

assign msb_idx_1_fu_1692_p3 = ((tmp_60_fu_1684_p3[0:0] === 1'b1) ? 31'd0 : tmp_59_fu_1680_p1);

assign msb_idx_fu_1674_p2 = (32'd48 - num_zeros_fu_1670_p1);

assign mul_fu_2336_p1 = sext_cast_fu_2332_p0;

assign mul_fu_2336_p2 = ($signed({{1'b0}, {65'd7832674108}}) * $signed(mul_fu_2336_p1));

assign n_1_fu_1554_p2 = (ap_phi_mux_n3_i_phi_fu_565_p4 + 8'd1);

assign n_2_fu_716_p2 = (ap_phi_mux_n_i_phi_fu_530_p4 + 8'd1);

assign n_fu_2204_p2 = (ap_phi_mux_n5_i_phi_fu_599_p4 + 8'd1);

assign neg_mul_fu_2360_p2 = (65'd0 - mul_reg_2966);

assign neg_ti_fu_2389_p2 = (32'd0 - tmp_20_fu_2382_p3);

assign newSel1_fu_1221_p3 = ((sel_tmp2_fu_1169_p2[0:0] === 1'b1) ? tmp_31_fu_1037_p1 : 16'd0);

assign newSel3_fu_1424_p3 = ((sel_tmp11_fu_1419_p2[0:0] === 1'b1) ? tmp_152_i_fu_1284_p2 : p_Val2_33_fu_1375_p2);

assign newSel4_fu_1438_p3 = ((sel_tmp5_fu_1386_p2[0:0] === 1'b1) ? tmp_44_fu_1254_p1 : 16'd0);

assign newSel_fu_1207_p3 = ((sel_tmp3_fu_1202_p2[0:0] === 1'b1) ? tmp_82_i_fu_1067_p2 : p_Val2_28_fu_1158_p2);

assign next_mul1_fu_2235_p2 = (phi_mul1_reg_606 + 18'd1123);

assign next_mul_fu_1581_p2 = (18'd1123 + phi_mul_reg_572);

assign num_zeros_fu_1670_p1 = tmp_117_i_fu_1662_p3[31:0];

assign one_half_i_i_cast_i_fu_1924_p1 = one_half_table2_q0;

assign one_half_table2_address0 = tmp_165_i_i_i_fu_1903_p1;

assign or_cond1_fu_1432_p2 = (sel_tmp9_fu_1403_p2 | sel_tmp11_fu_1419_p2);

assign or_cond_fu_1215_p2 = (sel_tmp7_fu_1186_p2 | sel_tmp3_fu_1202_p2);

assign p_Repl2_4_trunc_i_fu_1832_p2 = (tmp_cast_cast_fu_1824_p3 + tmp_73_fu_1821_p1);

assign p_Result_34_fu_1343_p2 = (tmp_52_fu_1337_p2 & man_V_fu_1238_p3);

assign p_Result_43_fu_1909_p3 = t_V_6_reg_2797[32'd31];

assign p_Result_54_fu_769_p1 = tmp_37_i_fu_761_p3;

assign p_Result_55_fu_913_p1 = tmp_42_i_fu_905_p3;

integer ap_tvar_int_0;

always @ (p_Val2_12_cast_i_fu_1641_p1) begin
    for (ap_tvar_int_0 = 49 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 48 - 0) begin
            p_Result_56_fu_1644_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_56_fu_1644_p4[ap_tvar_int_0] = p_Val2_12_cast_i_fu_1641_p1[48 - ap_tvar_int_0];
        end
    end
end

assign p_Result_57_fu_1654_p3 = {{15'd32767}, {p_Result_56_fu_1644_p4}};

assign p_Result_58_fu_1845_p5 = {{tmp_46_i_fu_1838_p3}, {tmp32_V_6_reg_2782[22:0]}};

assign p_Result_59_fu_1916_p3 = {{p_Result_43_fu_1909_p3}, {31'd0}};

assign p_Result_60_fu_1959_p3 = {{tmp_11_fu_1949_p4}, {xs_sig_V_fu_1943_p2}};

assign p_Result_61_fu_2117_p3 = p_Val2_47_reg_2824[32'd31];

assign p_Result_s_fu_1126_p2 = (tmp_39_fu_1120_p2 & man_V_5_fu_1021_p3);

assign p_Val2_12_cast_i_fu_1641_p1 = p_Val2_38_reg_2751;

assign p_Val2_27_fu_1073_p3 = ((tmp_68_i_fu_1041_p2[0:0] === 1'b1) ? tmp_33_fu_1056_p1 : storemerge1_i_fu_1060_p3);

assign p_Val2_28_fu_1158_p2 = (tmp_126_i_fu_1154_p1 + p_Val2_27_fu_1073_p3);

assign p_Val2_32_fu_1290_p3 = ((tmp_145_i_fu_1258_p2[0:0] === 1'b1) ? tmp_46_fu_1273_p1 : storemerge_i_fu_1277_p3);

assign p_Val2_33_fu_1375_p2 = (tmp_163_i_fu_1371_p1 + p_Val2_32_fu_1290_p3);

assign p_Val2_35_fu_1576_p0 = OP1_V_cast_i_reg_2696;

assign p_Val2_35_fu_1576_p1 = tabCos_V_q0;

assign p_Val2_35_fu_1576_p2 = ($signed({{1'b0}, {p_Val2_35_fu_1576_p0}}) * $signed(p_Val2_35_fu_1576_p1));

assign p_Val2_36_fu_1602_p2 = ($signed(p_Val2_6_cast_i_fu_1587_p1) + $signed(p_Val2_7_cast_i_fu_1598_p1));

assign p_Val2_38_fu_1633_p3 = ((is_neg_fu_1619_p3[0:0] === 1'b1) ? tmp_116_cast_i_fu_1627_p2 : p_Val2_8_cast11_i_fu_1608_p2);

assign p_Val2_45_fu_1928_p2 = (t_V_6_reg_2797 + one_half_i_i_cast_i_fu_1924_p1);

assign p_Val2_47_fu_1995_p1 = x_assign_2_fu_1988_p3;

assign p_Val2_49_fu_2109_p3 = ((isNeg_fu_2037_p3[0:0] === 1'b1) ? tmp_16_fu_2095_p1 : tmp_17_fu_2099_p4);

assign p_Val2_4_fu_1593_p0 = OP1_V_4_cast_i_reg_2667;

assign p_Val2_4_fu_1593_p1 = tabSin_V_load_reg_2731;

assign p_Val2_4_fu_1593_p2 = ($signed({{1'b0}, {p_Val2_4_fu_1593_p0}}) * $signed(p_Val2_4_fu_1593_p1));

assign p_Val2_6_cast_i_fu_1587_p1 = p_Val2_35_reg_2725;

assign p_Val2_7_cast_i_fu_1598_p1 = p_Val2_4_fu_1593_p2;

assign p_Val2_8_cast11_i_fu_1608_p2 = ($signed(p_Val2_4_fu_1593_p2) + $signed(p_Val2_35_reg_2725));

assign p_Val2_i_i_i_i_fu_2124_p2 = (32'd0 - p_Val2_49_reg_2829);

assign p_Val2_s_fu_2129_p3 = ((p_Result_61_fu_2117_p3[0:0] === 1'b1) ? p_Val2_i_i_i_i_fu_2124_p2 : p_Val2_49_reg_2829);

assign p_angle_fu_2416_p2 = ($signed(16'd65535) + $signed(tmp_83_reg_2982));

assign p_r_i_i_i1_i_fu_1143_p2 = (r_1_fu_1138_p2 | isneg_reg_2518);

assign p_r_i_i_i_i_fu_1360_p2 = (r_2_fu_1355_p2 | isneg_1_reg_2586);

assign p_rho_fu_2425_p2 = ($signed(16'd64975) + $signed(tmp_84_fu_2421_p1));

assign p_shl1_cast_fu_1486_p3 = {{tmp_55_fu_1482_p1}, {6'd0}};

assign p_shl_cast_fu_1474_p3 = {{tmp_54_fu_1470_p1}, {8'd0}};

assign qb_1_fu_1315_p3 = ((tmp_154_i_reg_2634[0:0] === 1'b1) ? isneg_1_reg_2586 : tmp_47_fu_1307_p3);

assign qb_assign_1_fu_1148_p2 = (qb_fu_1098_p3 & p_r_i_i_i1_i_fu_1143_p2);

assign qb_assign_3_fu_1365_p2 = (qb_1_fu_1315_p3 & p_r_i_i_i_i_fu_1360_p2);

assign qb_fu_1098_p3 = ((tmp_87_i_reg_2566[0:0] === 1'b1) ? isneg_reg_2518 : tmp_34_fu_1090_p3);

assign r3_cast_i_fu_2136_p1 = r3_i_reg_2720_pp1_iter4_reg;

assign r3_i_fu_1566_p2 = (18'd1684 + ap_phi_mux_phi_mul_phi_fu_576_p4);

assign r4_cast_i_fu_2157_p1 = r4_i_reg_584;

assign r_1_fu_1138_p2 = (tmp_124_i_fu_1132_p2 & icmp1_reg_2571);

assign r_2_fu_1355_p2 = (tmp_162_i_fu_1349_p2 & icmp3_reg_2639);

assign r_fu_2167_p2 = (r4_i_reg_584 + 11'd1);

assign sel_tmp10_fu_1413_p2 = (sel_tmp32_demorgan_fu_1408_p2 ^ 1'd1);

assign sel_tmp11_fu_1419_p2 = (sel_tmp10_fu_1413_p2 & icmp2_reg_2629);

assign sel_tmp12_fu_1974_p1 = sel_tmp38_v_fu_1967_p3;

assign sel_tmp13_demorgan_fu_1191_p2 = (tmp_61_i_reg_2548 | sel_tmp6_demorgan_fu_1175_p2);

assign sel_tmp13_fu_1978_p2 = (tmp_i_i_i_reg_2803 ^ 1'd1);

assign sel_tmp14_fu_1983_p2 = (tmp_164_i_i_i_reg_2809 & sel_tmp13_fu_1978_p2);

assign sel_tmp1_fu_1164_p2 = (tmp_58_i_reg_2536 ^ 1'd1);

assign sel_tmp25_demorgan_fu_1392_p2 = (tmp_139_i_fu_1249_p2 | tmp_133_i_reg_2604);

assign sel_tmp2_fu_1169_p2 = (tmp_64_i_fu_1032_p2 & sel_tmp1_fu_1164_p2);

assign sel_tmp32_demorgan_fu_1408_p2 = (tmp_136_i_reg_2616 | sel_tmp25_demorgan_fu_1392_p2);

assign sel_tmp38_v_fu_1967_p3 = ((tmp_i_i_i_reg_2803[0:0] === 1'b1) ? p_Result_59_fu_1916_p3 : p_Result_60_fu_1959_p3);

assign sel_tmp3_fu_1202_p2 = (sel_tmp_fu_1196_p2 & icmp_reg_2561);

assign sel_tmp4_fu_1381_p2 = (tmp_133_i_reg_2604 ^ 1'd1);

assign sel_tmp5_fu_1386_p2 = (tmp_139_i_fu_1249_p2 & sel_tmp4_fu_1381_p2);

assign sel_tmp6_demorgan_fu_1175_p2 = (tmp_64_i_fu_1032_p2 | tmp_58_i_reg_2536);

assign sel_tmp6_fu_1180_p2 = (sel_tmp6_demorgan_fu_1175_p2 ^ 1'd1);

assign sel_tmp7_fu_1186_p2 = (tmp_61_i_reg_2548 & sel_tmp6_fu_1180_p2);

assign sel_tmp8_fu_1397_p2 = (sel_tmp25_demorgan_fu_1392_p2 ^ 1'd1);

assign sel_tmp9_fu_1403_p2 = (tmp_136_i_reg_2616 & sel_tmp8_fu_1397_p2);

assign sel_tmp_fu_1196_p2 = (sel_tmp13_demorgan_fu_1191_p2 ^ 1'd1);

assign sext_cast_fu_2332_p0 = sort_buf_q0;

assign sh_amt_1_cast14_i_fu_1243_p1 = sh_amt_1_reg_2622;

assign sh_amt_1_cast_i_fu_1246_p1 = sh_amt_1_reg_2622;

assign sh_amt_1_fu_953_p3 = ((tmp_136_i_fu_935_p2[0:0] === 1'b1) ? tmp_137_i_fu_941_p2 : tmp_138_i_fu_947_p2);

assign sh_amt_cast15_i_fu_1026_p1 = sh_amt_reg_2554;

assign sh_amt_cast_i_fu_1029_p1 = sh_amt_reg_2554;

assign sh_amt_fu_809_p3 = ((tmp_61_i_fu_791_p2[0:0] === 1'b1) ? tmp_62_i_fu_797_p2 : tmp_63_i_fu_803_p2);

assign sh_assign_1_fu_2055_p3 = ((isNeg_fu_2037_p3[0:0] === 1'b1) ? tmp_171_i_i_i_cast_i_fu_2051_p1 : sh_assign_fu_2031_p2);

assign sh_assign_2_i_i_i_ca_1_fu_2067_p1 = sh_assign_1_fu_2055_p3;

assign sh_assign_2_i_i_i_ca_fu_2063_p1 = sh_assign_1_fu_2055_p3;

assign sh_assign_fu_2031_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_i_fu_2027_p1));

assign storemerge1_i_fu_1060_p3 = ((isneg_reg_2518[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign storemerge_i_fu_1277_p3 = ((isneg_1_reg_2586[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign t_V_6_fu_1867_p1 = x_assign_fu_1860_p3;

assign tabCos_V_d0 = ((or_cond1_fu_1432_p2[0:0] === 1'b1) ? newSel3_fu_1424_p3 : newSel4_fu_1438_p3);

assign tabSin_V_d0 = ((or_cond_fu_1215_p2[0:0] === 1'b1) ? newSel_fu_1207_p3 : newSel1_fu_1221_p3);

assign tmp32_V_1_fu_1790_p2 = tmp32_V_fu_1778_p1 << tmp_128_cast_i_fu_1786_p1;

assign tmp32_V_2_fu_1774_p1 = tmp_71_fu_1768_p2[31:0];

assign tmp32_V_3_fu_1796_p3 = ((icmp4_reg_2767[0:0] === 1'b1) ? tmp32_V_1_fu_1790_p2 : tmp32_V_2_reg_2772);

assign tmp32_V_6_fu_1802_p1 = grp_fu_671_p1;

assign tmp32_V_fu_1778_p1 = p_Val2_38_reg_2751[31:0];

assign tmp_101_i_fu_2322_p1 = i_2_fu_2307_p2;

assign tmp_102_i_fu_2241_p2 = (tmp_75_i_reg_2873 + 18'd2);

assign tmp_103_i_fu_2246_p1 = tmp_102_i_fu_2241_p2;

assign tmp_104_i_fu_2251_p2 = (($signed(val_reg_2891) > $signed(accum_q1)) ? 1'b1 : 1'b0);

assign tmp_105_cast_i_fu_1086_p1 = tmp_105_i_fu_1081_p2;

assign tmp_105_i_fu_1081_p2 = ($signed(12'd4081) + $signed(F2_reg_2542));

assign tmp_108_i_fu_1560_p1 = ap_phi_mux_n3_i_phi_fu_565_p4;

assign tmp_111_i_fu_1613_p2 = ((p_Val2_36_fu_1602_p2 == 48'd0) ? 1'b1 : 1'b0);

assign tmp_112_i_fu_2256_p2 = ($signed(tmp_75_i_reg_2873) + $signed(18'd261022));

assign tmp_113_i_fu_2261_p1 = tmp_112_i_fu_2256_p2;

assign tmp_116_cast_i_fu_1627_p2 = (47'd0 - p_Val2_8_cast11_i_fu_1608_p2);


always @ (p_Result_57_fu_1654_p3) begin
    if (p_Result_57_fu_1654_p3[0] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd0;
    end else if (p_Result_57_fu_1654_p3[1] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd1;
    end else if (p_Result_57_fu_1654_p3[2] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd2;
    end else if (p_Result_57_fu_1654_p3[3] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd3;
    end else if (p_Result_57_fu_1654_p3[4] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd4;
    end else if (p_Result_57_fu_1654_p3[5] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd5;
    end else if (p_Result_57_fu_1654_p3[6] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd6;
    end else if (p_Result_57_fu_1654_p3[7] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd7;
    end else if (p_Result_57_fu_1654_p3[8] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd8;
    end else if (p_Result_57_fu_1654_p3[9] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd9;
    end else if (p_Result_57_fu_1654_p3[10] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd10;
    end else if (p_Result_57_fu_1654_p3[11] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd11;
    end else if (p_Result_57_fu_1654_p3[12] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd12;
    end else if (p_Result_57_fu_1654_p3[13] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd13;
    end else if (p_Result_57_fu_1654_p3[14] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd14;
    end else if (p_Result_57_fu_1654_p3[15] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd15;
    end else if (p_Result_57_fu_1654_p3[16] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd16;
    end else if (p_Result_57_fu_1654_p3[17] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd17;
    end else if (p_Result_57_fu_1654_p3[18] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd18;
    end else if (p_Result_57_fu_1654_p3[19] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd19;
    end else if (p_Result_57_fu_1654_p3[20] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd20;
    end else if (p_Result_57_fu_1654_p3[21] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd21;
    end else if (p_Result_57_fu_1654_p3[22] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd22;
    end else if (p_Result_57_fu_1654_p3[23] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd23;
    end else if (p_Result_57_fu_1654_p3[24] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd24;
    end else if (p_Result_57_fu_1654_p3[25] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd25;
    end else if (p_Result_57_fu_1654_p3[26] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd26;
    end else if (p_Result_57_fu_1654_p3[27] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd27;
    end else if (p_Result_57_fu_1654_p3[28] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd28;
    end else if (p_Result_57_fu_1654_p3[29] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd29;
    end else if (p_Result_57_fu_1654_p3[30] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd30;
    end else if (p_Result_57_fu_1654_p3[31] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd31;
    end else if (p_Result_57_fu_1654_p3[32] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd32;
    end else if (p_Result_57_fu_1654_p3[33] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd33;
    end else if (p_Result_57_fu_1654_p3[34] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd34;
    end else if (p_Result_57_fu_1654_p3[35] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd35;
    end else if (p_Result_57_fu_1654_p3[36] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd36;
    end else if (p_Result_57_fu_1654_p3[37] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd37;
    end else if (p_Result_57_fu_1654_p3[38] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd38;
    end else if (p_Result_57_fu_1654_p3[39] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd39;
    end else if (p_Result_57_fu_1654_p3[40] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd40;
    end else if (p_Result_57_fu_1654_p3[41] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd41;
    end else if (p_Result_57_fu_1654_p3[42] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd42;
    end else if (p_Result_57_fu_1654_p3[43] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd43;
    end else if (p_Result_57_fu_1654_p3[44] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd44;
    end else if (p_Result_57_fu_1654_p3[45] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd45;
    end else if (p_Result_57_fu_1654_p3[46] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd46;
    end else if (p_Result_57_fu_1654_p3[47] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd47;
    end else if (p_Result_57_fu_1654_p3[48] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd48;
    end else if (p_Result_57_fu_1654_p3[49] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd49;
    end else if (p_Result_57_fu_1654_p3[50] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd50;
    end else if (p_Result_57_fu_1654_p3[51] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd51;
    end else if (p_Result_57_fu_1654_p3[52] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd52;
    end else if (p_Result_57_fu_1654_p3[53] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd53;
    end else if (p_Result_57_fu_1654_p3[54] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd54;
    end else if (p_Result_57_fu_1654_p3[55] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd55;
    end else if (p_Result_57_fu_1654_p3[56] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd56;
    end else if (p_Result_57_fu_1654_p3[57] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd57;
    end else if (p_Result_57_fu_1654_p3[58] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd58;
    end else if (p_Result_57_fu_1654_p3[59] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd59;
    end else if (p_Result_57_fu_1654_p3[60] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd60;
    end else if (p_Result_57_fu_1654_p3[61] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd61;
    end else if (p_Result_57_fu_1654_p3[62] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd62;
    end else if (p_Result_57_fu_1654_p3[63] == 1'b1) begin
        tmp_117_i_fu_1662_p3 = 64'd63;
    end else begin
        tmp_117_i_fu_1662_p3 = 64'd64;
    end
end

assign tmp_11_fu_1949_p4 = {{p_Val2_45_fu_1928_p2[31:23]}};

assign tmp_120_i_fu_2266_p2 = (tmp_75_i_reg_2873_pp2_iter1_reg + 18'd1124);

assign tmp_121_cast_i_op_fu_1104_p2 = (6'd5 - tmp_36_reg_2576);

assign tmp_121_i_fu_859_p2 = ($signed(12'd4080) + $signed(F2_fu_785_p2));

assign tmp_122_i_fu_865_p2 = (($signed(tmp_121_i_fu_859_p2) > $signed(12'd53)) ? 1'b1 : 1'b0);

assign tmp_124_i_fu_1132_p2 = ((p_Result_s_fu_1126_p2 != 54'd0) ? 1'b1 : 1'b0);

assign tmp_125_i_fu_2271_p1 = tmp_120_i_fu_2266_p2;

assign tmp_126_i_fu_1154_p1 = qb_assign_1_fu_1148_p2;

assign tmp_127_i_fu_2280_p2 = (($signed(val_reg_2891_pp2_iter1_reg) > $signed(accum_q0)) ? 1'b1 : 1'b0);

assign tmp_128_cast_i_fu_1786_p1 = tmp_128_i_fu_1781_p2;

assign tmp_128_i_fu_1781_p2 = (31'd31 - msb_idx_1_reg_2762);

assign tmp_130_i_fu_2291_p0 = y_assign_fu_296;

assign tmp_130_i_fu_2291_p1 = tmp_130_i_fu_2291_p0;

assign tmp_131_i_fu_897_p1 = exp_tmp_V_1_fu_887_p4;

assign tmp_133_i_fu_923_p2 = ((tmp_41_fu_875_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_134_i_fu_1816_p2 = ((p_Result_12_i_reg_2787 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_136_i_fu_935_p2 = (($signed(F2_1_fu_929_p2) > $signed(12'd14)) ? 1'b1 : 1'b0);

assign tmp_137_i_fu_941_p2 = ($signed(12'd4082) + $signed(F2_1_fu_929_p2));

assign tmp_138_i_fu_947_p2 = (12'd14 - F2_1_fu_929_p2);

assign tmp_139_i_fu_1249_p2 = ((F2_1_reg_2610 == 12'd14) ? 1'b1 : 1'b0);

assign tmp_142_i_fu_2145_p1 = $signed(base_1_fu_2139_p2);

assign tmp_143_i_fu_2150_p2 = (32'd1 + accum_q0);

assign tmp_145_i_fu_1258_p2 = ((sh_amt_1_reg_2622 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_148_i_fu_1263_p1 = $unsigned(sh_amt_1_cast_i_fu_1246_p1);

assign tmp_149_i_fu_1267_p2 = $signed(man_V_fu_1238_p3) >>> tmp_148_i_fu_1263_p1;

assign tmp_152_i_fu_1284_p2 = tmp_44_fu_1254_p1 << sh_amt_1_cast14_i_fu_1243_p1;

assign tmp_154_i_fu_977_p2 = (($signed(tmp_137_i_fu_941_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign tmp_155_cast_i_fu_1303_p1 = tmp_155_i_fu_1298_p2;

assign tmp_155_i_fu_1298_p2 = ($signed(12'd4081) + $signed(F2_1_reg_2610));

assign tmp_159_cast_i_op_fu_1321_p2 = (6'd5 - tmp_49_reg_2644);

assign tmp_159_i_fu_1003_p2 = ($signed(12'd4080) + $signed(F2_1_fu_929_p2));

assign tmp_15_fu_1528_p2 = (tmp_s_reg_2662 + tmp_56_fu_1524_p1);

assign tmp_160_i_fu_1009_p2 = (($signed(tmp_159_i_fu_1003_p2) > $signed(12'd53)) ? 1'b1 : 1'b0);

assign tmp_162_i_fu_1349_p2 = ((p_Result_34_fu_1343_p2 != 54'd0) ? 1'b1 : 1'b0);

assign tmp_163_i_fu_1371_p1 = qb_assign_3_fu_1365_p2;

assign tmp_164_i_i_i_fu_1887_p2 = ((loc_V_fu_1871_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_165_i_i_i_fu_1903_p1 = index_V_fu_1893_p4;

assign tmp_167_i_i_i_fu_1937_p2 = (mask_table1_q0 ^ 23'd8388607);

assign tmp_16_fu_2095_p1 = tmp_79_fu_2087_p3;

assign tmp_170_i_i_i_cast_fu_2023_p1 = tmp_170_i_i_i_i_fu_2013_p4;

assign tmp_170_i_i_i_i_fu_2013_p4 = {{{{1'd1}, {loc_V_4_fu_2009_p1}}}, {1'd0}};

assign tmp_171_i_i_i_cast_i_fu_2051_p1 = $signed(tmp_171_i_i_i_i_fu_2045_p2);

assign tmp_171_i_i_i_i_fu_2045_p2 = (8'd127 - loc_V_3_fu_1999_p4);

assign tmp_172_i_i_i_i_fu_2071_p1 = $unsigned(sh_assign_2_i_i_i_ca_fu_2063_p1);

assign tmp_173_i_i_i_i_fu_2075_p2 = tmp_170_i_i_i_i_fu_2013_p4 >> sh_assign_2_i_i_i_ca_1_fu_2067_p1;

assign tmp_174_i_i_i_i_fu_2081_p2 = tmp_170_i_i_i_cast_fu_2023_p1 << tmp_172_i_i_i_i_fu_2071_p1;

assign tmp_17_fu_2099_p4 = {{tmp_174_i_i_i_i_fu_2081_p2[55:24]}};

assign tmp_18_fu_2375_p1 = $signed(tmp_81_fu_2365_p4);

assign tmp_19_fu_2379_p1 = $signed(tmp_82_reg_2977);

assign tmp_20_fu_2382_p3 = ((tmp_80_reg_2971[0:0] === 1'b1) ? tmp_18_fu_2375_p1 : tmp_19_fu_2379_p1);

assign tmp_21_cast_fu_1533_p1 = tmp_15_fu_1528_p2;

assign tmp_30_fu_757_p1 = ireg_V_fu_727_p1[51:0];

assign tmp_31_fu_1037_p1 = man_V_5_fu_1021_p3[15:0];

assign tmp_32_fu_817_p4 = {{sh_amt_fu_809_p3[11:4]}};

assign tmp_33_fu_1056_p1 = tmp_79_i_fu_1050_p2[15:0];

assign tmp_34_fu_1090_p3 = man_V_5_fu_1021_p3[tmp_105_cast_i_fu_1086_p1];

assign tmp_35_fu_839_p4 = {{F2_fu_785_p2[11:4]}};

assign tmp_36_fu_855_p1 = F2_fu_785_p2[5:0];

assign tmp_37_fu_1109_p3 = ((tmp_122_i_reg_2581[0:0] === 1'b1) ? 6'd0 : tmp_121_cast_i_op_fu_1104_p2);

assign tmp_37_i_fu_761_p3 = {{1'd1}, {tmp_30_fu_757_p1}};

assign tmp_38_fu_1116_p1 = tmp_37_fu_1109_p3;

assign tmp_39_fu_1120_p2 = 54'd18014398509481983 >> tmp_38_fu_1116_p1;

assign tmp_41_fu_875_p1 = ireg_V_1_fu_871_p1[62:0];

assign tmp_42_i_fu_905_p3 = {{1'd1}, {tmp_43_fu_901_p1}};

assign tmp_43_fu_901_p1 = ireg_V_1_fu_871_p1[51:0];

assign tmp_44_fu_1254_p1 = man_V_fu_1238_p3[15:0];

assign tmp_45_fu_961_p4 = {{sh_amt_1_fu_953_p3[11:4]}};

assign tmp_46_fu_1273_p1 = tmp_149_i_fu_1267_p2[15:0];

assign tmp_46_i_fu_1838_p3 = {{is_neg_reg_2746_pp1_iter3_reg}, {p_Repl2_4_trunc_i_fu_1832_p2}};

assign tmp_47_fu_1307_p3 = man_V_fu_1238_p3[tmp_155_cast_i_fu_1303_p1];

assign tmp_48_fu_983_p4 = {{F2_1_fu_929_p2[11:4]}};

assign tmp_49_fu_999_p1 = F2_1_fu_929_p2[5:0];

assign tmp_50_fu_1326_p3 = ((tmp_160_i_reg_2649[0:0] === 1'b1) ? 6'd0 : tmp_159_cast_i_op_fu_1321_p2);

assign tmp_51_fu_1333_p1 = tmp_50_fu_1326_p3;

assign tmp_52_fu_1337_p2 = 54'd18014398509481983 >> tmp_51_fu_1333_p1;

assign tmp_54_fu_1470_p1 = i_op_assign_1_reg_538[9:0];

assign tmp_55_fu_1482_p1 = i_op_assign_1_reg_538[11:0];

assign tmp_55_i_fu_1015_p1 = n_i_reg_526_pp0_iter12_reg;

assign tmp_56_fu_1524_p1 = i_op_assign_reg_549[17:0];

assign tmp_56_i_fu_753_p1 = exp_tmp_V_fu_743_p4;

assign tmp_58_i_fu_779_p2 = ((tmp_fu_731_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_59_fu_1680_p1 = msb_idx_fu_1674_p2[30:0];

assign tmp_59_i_fu_1459_p2 = (($signed(i_op_assign_1_cast_i_fu_1455_p1) < $signed(rows_reg_2454)) ? 1'b1 : 1'b0);

assign tmp_60_fu_1684_p3 = msb_idx_fu_1674_p2[32'd31];

assign tmp_61_fu_1700_p4 = {{msb_idx_1_fu_1692_p3[30:5]}};

assign tmp_61_i_fu_791_p2 = (($signed(F2_fu_785_p2) > $signed(12'd14)) ? 1'b1 : 1'b0);

assign tmp_62_i_fu_797_p2 = ($signed(12'd4082) + $signed(F2_fu_785_p2));

assign tmp_63_fu_1716_p1 = msb_idx_1_fu_1692_p3[5:0];

assign tmp_63_i_fu_803_p2 = (12'd14 - F2_fu_785_p2);

assign tmp_64_fu_1720_p2 = ((msb_idx_1_fu_1692_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_64_i_fu_1032_p2 = ((F2_reg_2542 == 12'd14) ? 1'b1 : 1'b0);

assign tmp_65_fu_1726_p2 = ($signed(6'd33) + $signed(tmp_63_fu_1716_p1));

integer ap_tvar_int_1;

always @ (p_Val2_12_cast_i_fu_1641_p1) begin
    for (ap_tvar_int_1 = 49 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 48 - 0) begin
            tmp_66_fu_1732_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_66_fu_1732_p4[ap_tvar_int_1] = p_Val2_12_cast_i_fu_1641_p1[48 - ap_tvar_int_1];
        end
    end
end

assign tmp_67_fu_1742_p2 = (6'd15 - tmp_63_fu_1716_p1);

assign tmp_67_i_fu_1513_p2 = (($signed(i_op_assign_cast_i_fu_1509_p1) < $signed(cols_reg_2459)) ? 1'b1 : 1'b0);

assign tmp_68_fu_1748_p3 = ((tmp_64_fu_1720_p2[0:0] === 1'b1) ? tmp_66_fu_1732_p4 : p_Val2_12_cast_i_fu_1641_p1);

assign tmp_68_i_fu_1041_p2 = ((sh_amt_reg_2554 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_69_fu_1756_p3 = ((tmp_64_fu_1720_p2[0:0] === 1'b1) ? tmp_67_fu_1742_p2 : tmp_65_fu_1726_p2);

assign tmp_70_fu_1764_p1 = tmp_69_fu_1756_p3;

assign tmp_71_fu_1768_p2 = tmp_68_fu_1748_p3 >> tmp_70_fu_1764_p1;

assign tmp_72_i_fu_1538_p2 = ((edge_val_q0 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_73_fu_1821_p1 = msb_idx_reg_2757_pp1_iter2_reg[7:0];

assign tmp_74_cast_i_fu_2179_p1 = tmp_74_i_fu_2173_p2;

assign tmp_74_i_fu_2173_p2 = (r4_cast_i_fu_2157_p1 + 12'd1123);

assign tmp_75_i_fu_2210_p2 = (ap_phi_mux_phi_mul1_phi_fu_610_p4 + tmp_74_cast_i_reg_2849);

assign tmp_76_i_fu_2221_p1 = base_fu_2215_p2;

assign tmp_77_i_fu_2226_p2 = (($signed(accum_q0) > $signed(threshold_read_reg_2464)) ? 1'b1 : 1'b0);

assign tmp_78_i_fu_1046_p1 = $unsigned(sh_amt_cast_i_fu_1029_p1);

assign tmp_79_fu_2087_p3 = tmp_173_i_i_i_i_fu_2075_p2[32'd24];

assign tmp_79_i_fu_1050_p2 = $signed(man_V_5_fu_1021_p3) >>> tmp_78_i_fu_1046_p1;

assign tmp_80_fu_2342_p1 = sort_buf_q0;

assign tmp_81_fu_2365_p4 = {{neg_mul_fu_2360_p2[64:43]}};

assign tmp_82_i_fu_1067_p2 = tmp_31_fu_1037_p1 << sh_amt_cast15_i_fu_1026_p1;

assign tmp_83_fu_2402_p1 = tmp_89_i_fu_2395_p3[15:0];

assign tmp_84_fu_2421_p1 = tmp_92_i_fu_2412_p2[15:0];

assign tmp_84_i_fu_2317_p2 = (($signed(i7_cast7_i_fu_2313_p1) < $signed(total_reg_2859)) ? 1'b1 : 1'b0);

assign tmp_85_i_fu_2231_p1 = tmp_75_i_reg_2873;

assign tmp_87_i_fu_833_p2 = (($signed(tmp_62_i_fu_797_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign tmp_88_i_fu_2327_p1 = ap_phi_mux_i7_i_phi_fu_622_p4;

assign tmp_89_i_fu_2395_p3 = ((tmp_80_reg_2971[0:0] === 1'b1) ? neg_ti_fu_2389_p2 : tmp_19_fu_2379_p1);

assign tmp_91_i_fu_2406_p1 = tmp_89_i_fu_2395_p3;

assign tmp_91_i_fu_2406_p2 = ($signed(32'd4294966173) * $signed(tmp_91_i_fu_2406_p1));

assign tmp_92_i_fu_2412_p2 = ($signed(tmp_91_i_reg_2987) + $signed(idx_reg_2961_pp3_iter2_reg));

assign tmp_95_i_fu_2431_p3 = {{p_rho_fu_2425_p2}, {16'd0}};

assign tmp_96_i_fu_2439_p1 = $signed(p_angle_fu_2416_p2);

assign tmp_99_i_fu_2450_p1 = i_2_reg_2946_pp3_iter2_reg;

assign tmp_cast_cast_fu_1824_p3 = ((tmp_134_i_fu_1816_p2[0:0] === 1'b1) ? 8'd114 : 8'd113);

assign tmp_fu_731_p1 = ireg_V_fu_727_p1[62:0];

assign tmp_i_fu_704_p1 = i_i_reg_515;

assign tmp_i_i_fu_2183_p2 = (($signed(y_assign_fu_296) > $signed(32'd99)) ? 1'b1 : 1'b0);

assign tmp_i_i_i_fu_1881_p2 = ((loc_V_fu_1871_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i_cast_i_fu_2027_p1 = loc_V_3_fu_1999_p4;

assign tmp_s_fu_1494_p2 = (p_shl_cast_fu_1474_p3 + p_shl1_cast_fu_1486_p3);

assign total_1_fu_2285_p0 = y_assign_fu_296;

assign total_1_fu_2285_p2 = ($signed(total_1_fu_2285_p0) + $signed(32'd1));

assign total_fu_2189_p3 = ((tmp_i_i_fu_2183_p2[0:0] === 1'b1) ? 32'd99 : y_assign_fu_296);

assign x_assign_2_fu_1988_p3 = ((sel_tmp14_fu_1983_p2[0:0] === 1'b1) ? x_assign_reg_2792 : sel_tmp12_fu_1974_p1);

assign x_assign_fu_1860_p3 = ((tmp_111_i_reg_2741_pp1_iter3_reg[0:0] === 1'b1) ? 32'd0 : f_fu_1856_p1);

assign xs_sig_V_fu_1943_p2 = (tmp_167_i_i_i_fu_1937_p2 & loc_V_2_fu_1933_p1);

always @ (posedge ap_clk) begin
    p_Result_54_reg_2526[53:52] <= 2'b01;
    p_Result_55_reg_2594[53:52] <= 2'b01;
    tmp_s_reg_2662[5:0] <= 6'b000000;
    OP1_V_4_cast_i_reg_2667[46:31] <= 16'b0000000000000000;
    OP1_V_cast_i_reg_2696[46:31] <= 16'b0000000000000000;
    tmp_74_cast_i_reg_2849[17:12] <= 6'b000000;
end

endmodule //HoughLinesStandard
