Analysis & Synthesis report for top
Sun Feb 20 15:06:57 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_next
 12. State Machine - |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_state
 13. State Machine - |top|SDRAM:sdram|SDRAM_SDRAM:sdram|i_next
 14. State Machine - |top|SDRAM:sdram|SDRAM_SDRAM:sdram|i_state
 15. State Machine - |top|DVI:dvi|v_state
 16. State Machine - |top|LED:led|LedCtrl:ledCtrl|m_state
 17. State Machine - |top|LED:led|InitLed:initLed|i_state
 18. State Machine - |top|LED:led|InitLed:initLed|TLC5955:tlc5955|m_state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated
 26. Source assignments for Pll:pll|Pll_altpll_0:altpll_0
 27. Source assignments for Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_stdsync_sv6:stdsync2|Pll_altpll_0_dffpipe_l2c:dffpipe3
 28. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component
 29. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated
 30. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p
 31. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p
 32. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram
 33. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_pu8:rdfull_reg
 34. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_brp
 35. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp
 36. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
 37. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14
 38. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
 39. Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17
 40. Source assignments for SDRAM:sdram|SDRAM_SDRAM:sdram
 41. Source assignments for SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Parameter Settings for User Entity Instance: LED:led
 44. Parameter Settings for User Entity Instance: LED:led|InitLed:initLed
 45. Parameter Settings for User Entity Instance: LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl
 47. Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component
 48. Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component
 49. Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component
 50. Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component
 51. Parameter Settings for User Entity Instance: LED:led|TurnTimer:turnTimer
 52. Parameter Settings for User Entity Instance: DVI:dvi
 53. Parameter Settings for User Entity Instance: DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: SDRAM:sdram|altera_reset_controller:rst_controller
 55. Parameter Settings for User Entity Instance: SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Parameter Settings for User Entity Instance: SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Parameter Settings for Inferred Entity Instance: LED:led|TurnTimer:turnTimer|lpm_mult:Mult0
 58. altsyncram Parameter Settings by Entity Instance
 59. lpm_shiftreg Parameter Settings by Entity Instance
 60. dcfifo Parameter Settings by Entity Instance
 61. lpm_mult Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 63. Port Connectivity Checks: "SDRAM:sdram|altera_reset_controller:rst_controller"
 64. Port Connectivity Checks: "SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module"
 65. Port Connectivity Checks: "SDRAM:sdram"
 66. Port Connectivity Checks: "DVI:dvi|VideoFifo:videoFifo"
 67. Port Connectivity Checks: "Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_altpll_rrh2:sd1"
 68. Port Connectivity Checks: "Pll:pll|Pll_altpll_0:altpll_0"
 69. Port Connectivity Checks: "Pll:pll"
 70. Port Connectivity Checks: "LED:led|TurnTimer:turnTimer"
 71. Port Connectivity Checks: "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]"
 72. Port Connectivity Checks: "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]"
 73. Port Connectivity Checks: "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]"
 74. Port Connectivity Checks: "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]"
 75. Port Connectivity Checks: "LED:led"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 20 15:06:57 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,057                                       ;
;     Total combinational functions  ; 908                                         ;
;     Dedicated logic registers      ; 671                                         ;
; Total registers                    ; 671                                         ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+--------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                 ; Library ;
+--------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; SDRAM/synthesis/SDRAM.v                                ; yes             ; User Verilog HDL File        ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v                                ; SDRAM   ;
; SDRAM/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v   ; SDRAM   ;
; SDRAM/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v ; SDRAM   ;
; SDRAM/synthesis/submodules/SDRAM_SDRAM.v               ; yes             ; User Verilog HDL File        ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v               ; SDRAM   ;
; VideoFifo.v                                            ; yes             ; User Wizard-Generated File   ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v                                            ;         ;
; pll/synthesis/Pll.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v                                    ; Pll     ;
; pll/synthesis/submodules/Pll_altpll_0.v                ; yes             ; User Verilog HDL File        ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v                ; Pll     ;
; top.sv                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv                                                 ;         ;
; TLC5955.sv                                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv                                             ;         ;
; LED.sv                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv                                                 ;         ;
; InitLed.sv                                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv                                             ;         ;
; LedCtrl.sv                                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv                                             ;         ;
; TurnTimer.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv                                           ;         ;
; Reset.sv                                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv                                               ;         ;
; LedShift.v                                             ; yes             ; User Wizard-Generated File   ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v                                             ;         ;
; RowBuf.v                                               ; yes             ; User Wizard-Generated File   ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v                                               ;         ;
; DVI.sv                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv                                                 ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;         ;
; aglobal211.inc                                         ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/aglobal211.inc                                                                    ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;         ;
; altrom.inc                                             ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                        ;         ;
; altram.inc                                             ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/altram.inc                                                                        ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                      ;         ;
; db/altsyncram_rfj1.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf                                 ;         ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                  ;         ;
; lpm_constant.inc                                       ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                                                  ;         ;
; dffeea.inc                                             ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/dffeea.inc                                                                        ;         ;
; dcfifo.tdf                                             ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                                        ;         ;
; lpm_counter.inc                                        ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                                   ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;         ;
; a_graycounter.inc                                      ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                                                 ;         ;
; a_fefifo.inc                                           ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                                      ;         ;
; a_gray2bin.inc                                         ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                                                    ;         ;
; dffpipe.inc                                            ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                       ;         ;
; alt_sync_fifo.inc                                      ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                 ;         ;
; lpm_compare.inc                                        ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                                   ;         ;
; altsyncram_fifo.inc                                    ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                               ;         ;
; db/dcfifo_oei1.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf                                     ;         ;
; db/a_gray2bin_ugb.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_gray2bin_ugb.tdf                                  ;         ;
; db/a_graycounter_rn6.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_graycounter_rn6.tdf                               ;         ;
; db/a_graycounter_n5c.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_graycounter_n5c.tdf                               ;         ;
; db/altsyncram_p421.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_p421.tdf                                 ;         ;
; db/dffpipe_pu8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_pu8.tdf                                     ;         ;
; db/dffpipe_1v8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_1v8.tdf                                     ;         ;
; db/alt_synch_pipe_h9l.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_h9l.tdf                              ;         ;
; db/dffpipe_2v8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_2v8.tdf                                     ;         ;
; db/alt_synch_pipe_i9l.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_i9l.tdf                              ;         ;
; db/dffpipe_3v8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_3v8.tdf                                     ;         ;
; db/cmpr_f66.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/cmpr_f66.tdf                                        ;         ;
; lpm_mult.tdf                                           ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                                      ;         ;
; multcore.inc                                           ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/multcore.inc                                                                      ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                      ;         ;
; altshift.inc                                           ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/altshift.inc                                                                      ;         ;
; db/mult_pgt.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/mult_pgt.tdf                                        ;         ;
+--------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,057                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 908                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 342                                                                         ;
;     -- 3 input functions                    ; 226                                                                         ;
;     -- <=2 input functions                  ; 340                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 635                                                                         ;
;     -- arithmetic mode                      ; 273                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 671                                                                         ;
;     -- Dedicated logic registers            ; 671                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 80                                                                          ;
; Total memory bits                           ; 4096                                                                        ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 6                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_altpll_rrh2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 607                                                                         ;
; Total fan-out                               ; 5345                                                                        ;
; Average fan-out                             ; 3.01                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name                    ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |top                                                                         ; 908 (79)            ; 671 (38)                  ; 4096        ; 6            ; 0       ; 3         ; 80   ; 0            ; |top                                                                                                                                 ; top                            ; work         ;
;    |DVI:dvi|                                                                 ; 125 (37)            ; 134 (28)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi                                                                                                                         ; DVI                            ; work         ;
;       |VideoFifo:videoFifo|                                                  ; 88 (0)              ; 106 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo                                                                                                     ; VideoFifo                      ; work         ;
;          |dcfifo:dcfifo_component|                                           ; 88 (0)              ; 106 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component                                                                             ; dcfifo                         ; work         ;
;             |dcfifo_oei1:auto_generated|                                     ; 88 (22)             ; 106 (27)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated                                                  ; dcfifo_oei1                    ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; a_gray2bin_ugb                 ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; a_gray2bin_ugb                 ; work         ;
;                |a_graycounter_n5c:wrptr_g1p|                                 ; 19 (19)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p                      ; a_graycounter_n5c              ; work         ;
;                |a_graycounter_rn6:rdptr_g1p|                                 ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p                      ; a_graycounter_rn6              ; work         ;
;                |alt_synch_pipe_h9l:rs_dgwp|                                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                       ; alt_synch_pipe_h9l             ; work         ;
;                   |dffpipe_2v8:dffpipe14|                                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14 ; dffpipe_2v8                    ; work         ;
;                |alt_synch_pipe_i9l:ws_dgrp|                                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                       ; alt_synch_pipe_i9l             ; work         ;
;                   |dffpipe_3v8:dffpipe17|                                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17 ; dffpipe_3v8                    ; work         ;
;                |altsyncram_p421:fifo_ram|                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram                         ; altsyncram_p421                ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66                       ; work         ;
;                |cmpr_f66:rdfull_eq_comp|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|cmpr_f66:rdfull_eq_comp                          ; cmpr_f66                       ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66                       ; work         ;
;                |dffpipe_1v8:rs_brp|                                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_brp                               ; dffpipe_1v8                    ; work         ;
;                |dffpipe_1v8:rs_bwp|                                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp                               ; dffpipe_1v8                    ; work         ;
;                |dffpipe_pu8:rdfull_reg|                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_pu8:rdfull_reg                           ; dffpipe_pu8                    ; work         ;
;    |LED:led|                                                                 ; 430 (72)            ; 270 (52)                  ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|LED:led                                                                                                                         ; LED                            ; work         ;
;       |InitLed:initLed|                                                      ; 77 (60)             ; 50 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LED:led|InitLed:initLed                                                                                                         ; InitLed                        ; work         ;
;          |TLC5955:tlc5955|                                                   ; 17 (17)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LED:led|InitLed:initLed|TLC5955:tlc5955                                                                                         ; TLC5955                        ; work         ;
;       |LedCtrl:ledCtrl|                                                      ; 39 (39)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LED:led|LedCtrl:ledCtrl                                                                                                         ; LedCtrl                        ; work         ;
;       |TurnTimer:turnTimer|                                                  ; 242 (242)           ; 142 (142)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|LED:led|TurnTimer:turnTimer                                                                                                     ; TurnTimer                      ; work         ;
;          |lpm_mult:Mult0|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|LED:led|TurnTimer:turnTimer|lpm_mult:Mult0                                                                                      ; lpm_mult                       ; work         ;
;             |mult_pgt:auto_generated|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top|LED:led|TurnTimer:turnTimer|lpm_mult:Mult0|mult_pgt:auto_generated                                                              ; mult_pgt                       ; work         ;
;    |Pll:pll|                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Pll:pll                                                                                                                         ; Pll                            ; Pll          ;
;       |Pll_altpll_0:altpll_0|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Pll:pll|Pll_altpll_0:altpll_0                                                                                                   ; Pll_altpll_0                   ; Pll          ;
;          |Pll_altpll_0_altpll_rrh2:sd1|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_altpll_rrh2:sd1                                                                      ; Pll_altpll_0_altpll_rrh2       ; Pll          ;
;    |Reset:reset|                                                             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Reset:reset                                                                                                                     ; Reset                          ; work         ;
;    |SDRAM:sdram|                                                             ; 270 (0)             ; 225 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SDRAM:sdram                                                                                                                     ; SDRAM                          ; SDRAM        ;
;       |SDRAM_SDRAM:sdram|                                                    ; 270 (220)           ; 222 (136)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram                                                                                                   ; SDRAM_SDRAM                    ; SDRAM        ;
;          |SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module| ; 50 (50)             ; 86 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module                                 ; SDRAM_SDRAM_input_efifo_module ; SDRAM        ;
;       |altera_reset_controller:rst_controller|                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SDRAM:sdram|altera_reset_controller:rst_controller                                                                              ; altera_reset_controller        ; SDRAM        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                   ; altera_reset_synchronizer      ; SDRAM        ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top|DVI:dvi|VideoFifo:videoFifo                        ; VideoFifo.v     ;
; Altera ; LPM_SHIFTREG                       ; 18.1    ; N/A          ; N/A          ; |top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]    ; LedShift.v      ;
; Altera ; LPM_SHIFTREG                       ; 18.1    ; N/A          ; N/A          ; |top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]    ; LedShift.v      ;
; Altera ; LPM_SHIFTREG                       ; 18.1    ; N/A          ; N/A          ; |top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]    ; LedShift.v      ;
; Altera ; LPM_SHIFTREG                       ; 18.1    ; N/A          ; N/A          ; |top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]    ; LedShift.v      ;
; Altera ; RAM: 2-PORT                        ; 18.1    ; N/A          ; N/A          ; |top|LED:led|RowBuf:rowBufAll                           ; RowBuf.v        ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |top|Pll:pll                                            ; Pll.qsys        ;
; Altera ; altpll                             ; 18.1    ; N/A          ; N/A          ; |top|Pll:pll|Pll_altpll_0:altpll_0                      ; Pll.qsys        ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |top|SDRAM:sdram                                        ; SDRAM.qsys      ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |top|SDRAM:sdram|altera_reset_controller:rst_controller ; SDRAM.qsys      ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram                      ; SDRAM.qsys      ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_next                                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_state                                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |top|SDRAM:sdram|SDRAM_SDRAM:sdram|i_next      ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|SDRAM:sdram|SDRAM_SDRAM:sdram|i_state                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |top|DVI:dvi|v_state              ;
+------------+------------+------------+------------+
; Name       ; v_state.00 ; v_state.10 ; v_state.01 ;
+------------+------------+------------+------------+
; v_state.00 ; 0          ; 0          ; 0          ;
; v_state.01 ; 1          ; 0          ; 1          ;
; v_state.10 ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LED:led|LedCtrl:ledCtrl|m_state                                                                                                                              ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; m_state.1010 ; m_state.1001 ; m_state.1000 ; m_state.0111 ; m_state.0110 ; m_state.0101 ; m_state.0100 ; m_state.0011 ; m_state.0010 ; m_state.0001 ; m_state.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; m_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; m_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; m_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; m_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; m_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; m_state.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; m_state.0110 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; m_state.0111 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; m_state.1000 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; m_state.1001 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; m_state.1010 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LED:led|InitLed:initLed|i_state                                                                                                                              ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; i_state.1010 ; i_state.1001 ; i_state.1000 ; i_state.0111 ; i_state.0110 ; i_state.0101 ; i_state.0100 ; i_state.0011 ; i_state.0010 ; i_state.0001 ; i_state.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; i_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; i_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; i_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; i_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; i_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; i_state.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_state.0110 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_state.0111 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_state.1000 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_state.1001 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; i_state.1010 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top|LED:led|InitLed:initLed|TLC5955:tlc5955|m_state ;
+------------+------------+------------+-------------------------------+
; Name       ; m_state.00 ; m_state.10 ; m_state.01                    ;
+------------+------------+------------+-------------------------------+
; m_state.00 ; 0          ; 0          ; 0                             ;
; m_state.01 ; 1          ; 0          ; 1                             ;
; m_state.10 ; 1          ; 1          ; 0                             ;
+------------+------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]       ; yes                                                              ; yes                                        ;
; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 38                                                                                                  ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                           ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[5]                                                                        ; Stuck at VCC due to stuck port data_in                       ;
; DVI:dvi|vidEnabled                                                                                             ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|readData_d[0]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[0]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[1]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[1]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[2]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[2]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[3]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[3]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[4]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[4]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[5]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[5]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[6]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[6]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[7]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[7]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[8]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[8]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[9]                                                                                          ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[9]                                                                       ; Lost fanout                                                  ;
; LED:led|readData_d[10]                                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[10]                                                                      ; Lost fanout                                                  ;
; LED:led|readData_d[11]                                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[11]                                                                      ; Lost fanout                                                  ;
; LED:led|readData_d[12]                                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[12]                                                                      ; Lost fanout                                                  ;
; LED:led|readData_d[13]                                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[13]                                                                      ; Lost fanout                                                  ;
; LED:led|readData_d[14]                                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[14]                                                                      ; Lost fanout                                                  ;
; LED:led|readData_d[15]                                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[15]                                                                      ; Lost fanout                                                  ;
; Pll:pll|Pll_altpll_0:altpll_0|prev_reset                                                                       ; Stuck at GND due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]                   ; Stuck at VCC due to stuck port data_in                       ;
; LED:led|bufAddress[0..6]                                                                                       ; Lost fanout                                                  ;
; LED:led|LedCtrl:ledCtrl|load[0..3]                                                                             ; Lost fanout                                                  ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0..3]                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[16,17] ; Stuck at GND due to stuck port data_in                       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[16,17] ; Stuck at GND due to stuck port data_in                       ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[8]   ; Lost fanout                                                  ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_brp|dffe13a[8]   ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[0..4,6..11]                                                               ; Merged with SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]         ;
; LED:led|InitLed:initLed|TLC5955:tlc5955|data[8]                                                                ; Merged with LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]  ;
; LED:led|InitLed:initLed|TLC5955:tlc5955|data[9,11..15]                                                         ; Merged with LED:led|InitLed:initLed|TLC5955:tlc5955|data[10] ;
; LED:led|InitLed:initLed|len[1]                                                                                 ; Merged with LED:led|InitLed:initLed|data[5]                  ;
; LED:led|InitLed:initLed|data[9,11..15]                                                                         ; Merged with LED:led|InitLed:initLed|data[10]                 ;
; LED:led|InitLed:initLed|len[4]                                                                                 ; Merged with LED:led|InitLed:initLed|data[10]                 ;
; LED:led|InitLed:initLed|data[8]                                                                                ; Merged with LED:led|InitLed:initLed|data[7]                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|active_dqm[1]                                                                    ; Merged with SDRAM:sdram|SDRAM_SDRAM:sdram|active_dqm[0]      ;
; LED:led|TurnTimer:turnTimer|i_state[3]                                                                         ; Merged with LED:led|TurnTimer:turnTimer|i_state[2]           ;
; LED:led|TurnTimer:turnTimer|i_state[1]                                                                         ; Merged with LED:led|TurnTimer:turnTimer|i_state[0]           ;
; LED:led|InitLed:initLed|data[10]                                                                               ; Stuck at GND due to stuck port data_in                       ;
; LED:led|InitLed:initLed|TLC5955:tlc5955|data[10]                                                               ; Stuck at GND due to stuck port data_in                       ;
; LED:led|state[1]                                                                                               ; Stuck at GND due to stuck port data_in                       ;
; LED:led|TurnTimer:turnTimer|i_state[2]                                                                         ; Stuck at GND due to stuck port data_in                       ;
; m_state[2]                                                                                                     ; Stuck at GND due to stuck port data_in                       ;
; LED:led|InitLed:initLed|len[3]                                                                                 ; Merged with LED:led|InitLed:initLed|len[2]                   ;
; LED:led|LedCtrl:ledCtrl|m_state.1000                                                                           ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next~9                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next~10                                                                        ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next~13                                                                        ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next~14                                                                        ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next~16                                                                        ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next~4                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next~5                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next~6                                                                         ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state~14                                                                       ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state~15                                                                       ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state~16                                                                       ; Lost fanout                                                  ;
; LED:led|LedCtrl:ledCtrl|m_state~11                                                                             ; Lost fanout                                                  ;
; LED:led|LedCtrl:ledCtrl|m_state~12                                                                             ; Lost fanout                                                  ;
; LED:led|LedCtrl:ledCtrl|m_state~13                                                                             ; Lost fanout                                                  ;
; LED:led|LedCtrl:ledCtrl|m_state~14                                                                             ; Lost fanout                                                  ;
; LED:led|InitLed:initLed|i_state~13                                                                             ; Lost fanout                                                  ;
; LED:led|InitLed:initLed|i_state~14                                                                             ; Lost fanout                                                  ;
; LED:led|InitLed:initLed|i_state~15                                                                             ; Lost fanout                                                  ;
; LED:led|InitLed:initLed|i_state~16                                                                             ; Lost fanout                                                  ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|active_dqm[0]                                                                    ; Stuck at GND due to stuck port data_in                       ;
; Reset:reset|cnt[3]                                                                                             ; Stuck at VCC due to stuck port data_in                       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_dqm[0,1]                                                                       ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 308                                                                        ;                                                              ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                       ;
+---------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Stuck at VCC              ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1],                 ;
;                                                                                             ; due to stuck port data_in ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|load[3], LED:led|LedCtrl:ledCtrl|shiftClk[3]                                         ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Stuck at VCC              ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1],                 ;
;                                                                                             ; due to stuck port data_in ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|load[2], LED:led|LedCtrl:ledCtrl|shiftClk[2]                                         ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Stuck at VCC              ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1],                 ;
;                                                                                             ; due to stuck port data_in ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|load[1], LED:led|LedCtrl:ledCtrl|shiftClk[1]                                         ;
; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Stuck at VCC              ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1],                 ;
;                                                                                             ; due to stuck port data_in ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9],                 ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47],                ;
;                                                                                             ;                           ; LED:led|LedCtrl:ledCtrl|load[0], LED:led|LedCtrl:ledCtrl|shiftClk[0]                                         ;
; Pll:pll|Pll_altpll_0:altpll_0|prev_reset                                                    ; Stuck at GND              ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[16], ;
;                                                                                             ; due to stuck port data_in ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[17], ;
;                                                                                             ;                           ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[16], ;
;                                                                                             ;                           ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[17], ;
;                                                                                             ;                           ; LED:led|InitLed:initLed|data[10], LED:led|InitLed:initLed|TLC5955:tlc5955|data[10],                          ;
;                                                                                             ;                           ; LED:led|state[1], LED:led|TurnTimer:turnTimer|i_state[2], m_state[2],                                        ;
;                                                                                             ;                           ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_dqm[0],                                                                 ;
;                                                                                             ;                           ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_dqm[0], SDRAM:sdram|SDRAM_SDRAM:sdram|m_dqm[1]                               ;
; LED:led|readData_d[0]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[0]                                                                     ;
; LED:led|readData_d[1]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[1]                                                                     ;
; LED:led|readData_d[2]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[2]                                                                     ;
; LED:led|readData_d[3]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[3]                                                                     ;
; LED:led|readData_d[4]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[4]                                                                     ;
; LED:led|readData_d[5]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[5]                                                                     ;
; LED:led|readData_d[6]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[6]                                                                     ;
; LED:led|readData_d[7]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[7]                                                                     ;
; LED:led|readData_d[8]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[8]                                                                     ;
; LED:led|readData_d[9]                                                                       ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[9]                                                                     ;
; LED:led|readData_d[10]                                                                      ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[10]                                                                    ;
; LED:led|readData_d[11]                                                                      ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[11]                                                                    ;
; LED:led|readData_d[12]                                                                      ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[12]                                                                    ;
; LED:led|readData_d[13]                                                                      ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[13]                                                                    ;
; LED:led|readData_d[14]                                                                      ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[14]                                                                    ;
; LED:led|readData_d[15]                                                                      ; Lost Fanouts              ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[15]                                                                    ;
+---------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 671   ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 413   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]                                                                                                ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                                                                                                ; 1       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]                                                                                                ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]                                                                                                ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]                                                                                              ; 12      ;
; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 100     ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                ; 2       ;
; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]                                                                                     ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]                                                                                     ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]                                                                                     ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]                                                                                      ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]                                                                                      ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]                                                                                      ; 2       ;
; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]                                                                                      ; 2       ;
; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                 ; 7       ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                    ; 4       ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                 ; 8       ;
; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                    ; 6       ;
; Total number of inverted registers = 23                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|writeWordAddress[19]                                                                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|DVI:dvi|yCnt[3]                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|LED:led|TurnTimer:turnTimer|magIdx[2]                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|DVI:dvi|xCnt[9]                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_dqm[0]                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|LED:led|LedCtrl:ledCtrl|cnt[3]                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|LED:led|LedCtrl:ledCtrl|shiftCnt[1]                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0] ;
; 5:1                ; 34 bits   ; 102 LEs       ; 68 LEs               ; 34 LEs                 ; Yes        ; |top|LED:led|TurnTimer:turnTimer|stepCnt[33]                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|LED:led|LedCtrl:ledCtrl|hi[1]                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]                                                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top|readRequestCnt[3]                                                                                          ;
; 10:1               ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |top|LED:led|addressAll[22]                                                                                     ;
; 10:1               ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |top|LED:led|addressAll[12]                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top|writeCnt[0]                                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |top|LED:led|TurnTimer:turnTimer|row[1]                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[11]                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|LED:led|TurnTimer:turnTimer|cnt[45]                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|m_state[0]                                                                                                 ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |top|burstCnt[2]                                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|LED:led|InitLed:initLed|cnt[0]                                                                             ;
; 7:1                ; 41 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|active_data[0]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|LED:led|InitLed:initLed|data[10]                                                                           ;
; 14:1               ; 16 bits   ; 144 LEs       ; 16 LEs               ; 128 LEs                ; Yes        ; |top|LED:led|readCnt[11]                                                                                        ;
; 14:1               ; 3 bits    ; 27 LEs        ; 15 LEs               ; 12 LEs                 ; Yes        ; |top|LED:led|state[0]                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|LED:led|InitLed:initLed|len[2]                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|LED:led|InitLed:initLed|data[5]                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]                                                                    ;
; 6:1                ; 44 bits   ; 176 LEs       ; 44 LEs               ; 132 LEs                ; Yes        ; |top|LED:led|TurnTimer:turnTimer|cnt[1]                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|Selector34                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|SDRAM:sdram|SDRAM_SDRAM:sdram|Selector28                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------+
; Source assignments for Pll:pll|Pll_altpll_0:altpll_0 ;
+----------------+-------+------+----------------------+
; Assignment     ; Value ; From ; To                   ;
+----------------+-------+------+----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg           ;
+----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_stdsync_sv6:stdsync2|Pll_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_pu8:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for SDRAM:sdram|SDRAM_SDRAM:sdram          ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led ;
+----------------+----------+--------------------------+
; Parameter Name ; Value    ; Type                     ;
+----------------+----------+--------------------------+
; NUM_SHIFT      ; 8        ; Signed Integer           ;
; GLB_HEIGHT     ; 1024     ; Signed Integer           ;
; GLB_WIDTH      ; 128      ; Signed Integer           ;
; GLB_FPS        ; 15       ; Signed Integer           ;
; SDRAM_CLK_FREQ ; 90000000 ; Signed Integer           ;
+----------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led|InitLed:initLed ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; NUM_TLC5955    ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_rfj1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl ;
+-------------------+-------+------------------------------------------+
; Parameter Name    ; Value ; Type                                     ;
+-------------------+-------+------------------------------------------+
; NUM_SHIFT_CHANNEL ; 4     ; Signed Integer                           ;
+-------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 48           ; Signed Integer                                                                           ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 48           ; Signed Integer                                                                           ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 48           ; Signed Integer                                                                           ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 48           ; Signed Integer                                                                           ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LED:led|TurnTimer:turnTimer ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; CLK_FREQ       ; 90000000 ; Signed Integer                               ;
; FPS            ; 15       ; Signed Integer                               ;
; IMG_HEIGHT     ; 1024     ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: DVI:dvi ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; VID_HEIGHT     ; 1024  ; Signed Integer              ;
; VID_WIDTH      ; 1280  ; Signed Integer              ;
; VID_FPS        ; 60    ; Signed Integer              ;
; GLB_HEIGHT     ; 1024  ; Signed Integer              ;
; GLB_WIDTH      ; 128   ; Signed Integer              ;
; GLB_FPS        ; 15    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                    ;
+-------------------------+--------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                          ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_oei1  ; Untyped                                                 ;
+-------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:sdram|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LED:led|TurnTimer:turnTimer|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 44           ; Untyped                     ;
; LPM_WIDTHB                                     ; 10           ; Untyped                     ;
; LPM_WIDTHP                                     ; 54           ; Untyped                     ;
; LPM_WIDTHR                                     ; 54           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_pgt     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 128                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 16                                                       ;
;     -- NUMWORDS_B                         ; 128                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                   ;
; Entity Instance            ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 48                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                ;
; Entity Instance            ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 48                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                ;
; Entity Instance            ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 48                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                ;
; Entity Instance            ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 48                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                     ;
+----------------------------+-----------------------------------------------------+
; Name                       ; Value                                               ;
+----------------------------+-----------------------------------------------------+
; Number of entity instances ; 1                                                   ;
; Entity Instance            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 16                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                  ;
;     -- USE_EAB             ; ON                                                  ;
+----------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 1                                          ;
; Entity Instance                       ; LED:led|TurnTimer:turnTimer|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 44                                         ;
;     -- LPM_WIDTHB                     ; 10                                         ;
;     -- LPM_WIDTHP                     ; 54                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:sdram|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:sdram"                 ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; sdram_s1_byteenable_n ; Input ; Info     ; Stuck at GND ;
; sdram_s1_chipselect   ; Input ; Info     ; Stuck at VCC ;
+-----------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DVI:dvi|VideoFifo:videoFifo"                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_altpll_rrh2:sd1"                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Pll:pll|Pll_altpll_0:altpll_0"       ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected ;
; write              ; Input  ; Info     ; Explicitly unconnected ;
; address            ; Input  ; Info     ; Explicitly unconnected ;
; readdata           ; Output ; Info     ; Explicitly unconnected ;
; writedata          ; Input  ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pll:pll"                                                                                                                                             ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk_rst_reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LED:led|TurnTimer:turnTimer"                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; index ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; data ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; data ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; data ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; data ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LED:led"                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ledCmdDone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; busy       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 671                         ;
;     CLR               ; 79                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 225                         ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 120                         ;
;     ENA SLD           ; 50                          ;
;     SCLR              ; 25                          ;
;     plain             ; 153                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 914                         ;
;     arith             ; 273                         ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 58                          ;
;     normal            ; 641                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 168                         ;
;         4 data inputs ; 342                         ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Feb 20 15:06:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flicker -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v
    Info (12023): Found entity 1: SDRAM File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram.v
    Info (12023): Found entity 1: SDRAM_SDRAM_input_efifo_module File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v Line: 21
    Info (12023): Found entity 2: SDRAM_SDRAM File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file videofifo.v
    Info (12023): Found entity 1: VideoFifo File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v
    Info (12023): Found entity 1: Pll File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: Pll_altpll_0_dffpipe_l2c File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v Line: 38
    Info (12023): Found entity 2: Pll_altpll_0_stdsync_sv6 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v Line: 99
    Info (12023): Found entity 3: Pll_altpll_0_altpll_rrh2 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v Line: 131
    Info (12023): Found entity 4: Pll_altpll_0 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v Line: 222
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tlc5955.sv
    Info (12023): Found entity 1: TLC5955 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led.sv
    Info (12023): Found entity 1: LED File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initled.sv
    Info (12023): Found entity 1: InitLed File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ledctrl.sv
    Info (12023): Found entity 1: LedCtrl File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file turntimer.sv
    Info (12023): Found entity 1: TurnTimer File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reset.sv
    Info (12023): Found entity 1: Reset File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ledshift.v
    Info (12023): Found entity 1: LedShift File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rowbuf.v
    Info (12023): Found entity 1: RowBuf File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dvi.sv
    Info (12023): Found entity 1: DVI File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv Line: 3
Warning (10037): Verilog HDL or VHDL warning at SDRAM_SDRAM.v(318): conditional expression evaluates to a constant File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at SDRAM_SDRAM.v(328): conditional expression evaluates to a constant File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at SDRAM_SDRAM.v(338): conditional expression evaluates to a constant File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at SDRAM_SDRAM.v(682): conditional expression evaluates to a constant File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v Line: 682
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(52): object "mag_dummy" assigned a value but never read File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 52
Warning (10230): Verilog HDL assignment warning at top.sv(169): truncated value with size 32 to match size of target (4) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 169
Warning (10230): Verilog HDL assignment warning at top.sv(170): truncated value with size 32 to match size of target (24) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 170
Warning (10230): Verilog HDL assignment warning at top.sv(192): truncated value with size 32 to match size of target (4) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 192
Warning (10230): Verilog HDL assignment warning at top.sv(196): truncated value with size 32 to match size of target (3) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 196
Info (12128): Elaborating entity "LED" for hierarchy "LED:led" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 101
Warning (10230): Verilog HDL assignment warning at LED.sv(185): truncated value with size 32 to match size of target (24) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 185
Warning (10230): Verilog HDL assignment warning at LED.sv(188): truncated value with size 32 to match size of target (16) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 188
Warning (10230): Verilog HDL assignment warning at LED.sv(189): truncated value with size 32 to match size of target (7) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 189
Warning (10230): Verilog HDL assignment warning at LED.sv(193): truncated value with size 32 to match size of target (3) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 193
Warning (10230): Verilog HDL assignment warning at LED.sv(207): truncated value with size 32 to match size of target (16) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 207
Warning (10230): Verilog HDL assignment warning at LED.sv(208): truncated value with size 32 to match size of target (7) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 208
Info (12128): Elaborating entity "InitLed" for hierarchy "LED:led|InitLed:initLed" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 74
Warning (10230): Verilog HDL assignment warning at InitLed.sv(121): truncated value with size 32 to match size of target (1) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv Line: 121
Info (12128): Elaborating entity "TLC5955" for hierarchy "LED:led|InitLed:initLed|TLC5955:tlc5955" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv Line: 26
Info (12128): Elaborating entity "RowBuf" for hierarchy "LED:led|RowBuf:rowBufAll" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v Line: 91
Info (12130): Elaborated megafunction instantiation "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v Line: 91
Info (12133): Instantiated megafunction "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rfj1.tdf
    Info (12023): Found entity 1: altsyncram_rfj1 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rfj1" for hierarchy "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LedCtrl" for hierarchy "LED:led|LedCtrl:ledCtrl" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 108
Warning (10230): Verilog HDL assignment warning at LedCtrl.sv(125): truncated value with size 32 to match size of target (2) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv Line: 125
Warning (10230): Verilog HDL assignment warning at LedCtrl.sv(148): truncated value with size 32 to match size of target (6) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv Line: 148
Warning (10230): Verilog HDL assignment warning at LedCtrl.sv(157): truncated value with size 32 to match size of target (5) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv Line: 157
Info (12128): Elaborating entity "LedShift" for hierarchy "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv Line: 69
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v Line: 69
Info (12130): Elaborated megafunction instantiation "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v Line: 69
Info (12133): Instantiated megafunction "LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter: File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v Line: 69
    Info (12134): Parameter "lpm_direction" = "LEFT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "48"
Info (12128): Elaborating entity "TurnTimer" for hierarchy "LED:led|TurnTimer:turnTimer" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv Line: 140
Warning (10036): Verilog HDL or VHDL warning at TurnTimer.sv(21): object "error" assigned a value but never read File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 21
Warning (10230): Verilog HDL assignment warning at TurnTimer.sv(51): truncated value with size 32 to match size of target (10) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 51
Warning (10230): Verilog HDL assignment warning at TurnTimer.sv(92): truncated value with size 32 to match size of target (10) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 92
Warning (10230): Verilog HDL assignment warning at TurnTimer.sv(95): truncated value with size 32 to match size of target (10) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 95
Warning (10230): Verilog HDL assignment warning at TurnTimer.sv(142): truncated value with size 46 to match size of target (34) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 142
Info (12128): Elaborating entity "Pll" for hierarchy "Pll:pll" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 109
Info (12128): Elaborating entity "Pll_altpll_0" for hierarchy "Pll:pll|Pll_altpll_0:altpll_0" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v Line: 37
Info (12128): Elaborating entity "Pll_altpll_0_stdsync_sv6" for hierarchy "Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v Line: 289
Info (12128): Elaborating entity "Pll_altpll_0_dffpipe_l2c" for hierarchy "Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_stdsync_sv6:stdsync2|Pll_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v Line: 117
Info (12128): Elaborating entity "Pll_altpll_0_altpll_rrh2" for hierarchy "Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_altpll_rrh2:sd1" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v Line: 295
Info (12128): Elaborating entity "Reset" for hierarchy "Reset:reset" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 116
Info (12128): Elaborating entity "DVI" for hierarchy "DVI:dvi" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 224
Warning (10230): Verilog HDL assignment warning at DVI.sv(79): truncated value with size 32 to match size of target (2) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv Line: 79
Warning (10230): Verilog HDL assignment warning at DVI.sv(85): truncated value with size 32 to match size of target (11) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv Line: 85
Warning (10230): Verilog HDL assignment warning at DVI.sv(87): truncated value with size 32 to match size of target (11) File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv Line: 87
Info (12128): Elaborating entity "VideoFifo" for hierarchy "DVI:dvi|VideoFifo:videoFifo" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv Line: 36
Info (12128): Elaborating entity "dcfifo" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v Line: 84
Info (12133): Instantiated megafunction "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v Line: 84
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_oei1.tdf
    Info (12023): Found entity 1: dcfifo_oei1 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_oei1" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_graycounter_rn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf
    Info (12023): Found entity 1: a_graycounter_n5c File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_graycounter_n5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_n5c" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p421.tdf
    Info (12023): Found entity 1: altsyncram_p421 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_p421.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p421" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf
    Info (12023): Found entity 1: dffpipe_pu8 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_pu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pu8" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_pu8:rdfull_reg" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_brp" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_i9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_3v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_i9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|cmpr_f66:rdempty_eq_comp" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf Line: 76
Info (12128): Elaborating entity "SDRAM" for hierarchy "SDRAM:sdram" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 248
Info (12128): Elaborating entity "SDRAM_SDRAM" for hierarchy "SDRAM:sdram|SDRAM_SDRAM:sdram" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v Line: 52
Info (12128): Elaborating entity "SDRAM_SDRAM_input_efifo_module" for hierarchy "SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v Line: 298
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SDRAM:sdram|altera_reset_controller:rst_controller" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v Line: 115
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 39
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 72
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 105
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 138
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 171
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 204
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 237
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 270
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 303
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 336
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 369
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 402
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 435
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 468
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 501
        Warning (14320): Synthesized away node "LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf Line: 534
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LED:led|TurnTimer:turnTimer|Mult0" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 142
Info (12130): Elaborated megafunction instantiation "LED:led|TurnTimer:turnTimer|lpm_mult:Mult0" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 142
Info (12133): Instantiated megafunction "LED:led|TurnTimer:turnTimer|lpm_mult:Mult0" with the following parameter: File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv Line: 142
    Info (12134): Parameter "LPM_WIDTHA" = "44"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "54"
    Info (12134): Parameter "LPM_WIDTHR" = "54"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pgt.tdf
    Info (12023): Found entity 1: mult_pgt File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/mult_pgt.tdf Line: 31
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 44 buffer(s)
    Info (13019): Ignored 44 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "CKE" is stuck at VCC File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 21
    Warning (13410): Pin "DQM[0]" is stuck at GND File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 24
    Warning (13410): Pin "DQM[1]" is stuck at GND File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 69 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "QE[0]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 14
    Warning (15610): No output dependent on input pin "QE[1]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 14
    Warning (15610): No output dependent on input pin "QE[2]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 14
    Warning (15610): No output dependent on input pin "QE[8]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 14
    Warning (15610): No output dependent on input pin "QE[9]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 14
    Warning (15610): No output dependent on input pin "QE[16]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 14
    Warning (15610): No output dependent on input pin "QE[17]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 14
    Warning (15610): No output dependent on input pin "QE[18]" File: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv Line: 14
Info (21057): Implemented 1234 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1131 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Sun Feb 20 15:06:57 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/output_files/top.map.smsg.


