digraph "CFG for '_Z10stencil_1dPfS_' function" {
	label="CFG for '_Z10stencil_1dPfS_' function";

	Node0x5b3e5b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = add i32 %10, %3\l  %12 = add nuw nsw i32 %3, 4\l  %13 = sext i32 %11 to i64\l  %14 = getelementptr inbounds float, float addrspace(1)* %0, i64 %13\l  %15 = load float, float addrspace(1)* %14, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %16 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %12\l  store float %15, float addrspace(3)* %16, align 4, !tbaa !7\l  %17 = icmp ult i32 %3, 4\l  br i1 %17, label %18, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5b3e5b0:s0 -> Node0x5b41110;
	Node0x5b3e5b0:s1 -> Node0x5b41160;
	Node0x5b41110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = add nsw i32 %11, -4\l  %20 = sext i32 %19 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %23 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %3\l  store float %22, float addrspace(3)* %23, align 4, !tbaa !7\l  %24 = add nsw i32 %11, 512\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %28 = add nuw nsw i32 %3, 516\l  %29 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %28\l  store float %27, float addrspace(3)* %29, align 4, !tbaa !7\l  br label %30\l}"];
	Node0x5b41110 -> Node0x5b41160;
	Node0x5b41160 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %31 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @coef, i64 0, i64 1), align 4, !tbaa !7\l  %32 = add nuw nsw i32 %3, 5\l  %33 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %32\l  %34 = load float, float addrspace(3)* %33, align 4, !tbaa !7\l  %35 = add nuw nsw i32 %3, 3\l  %36 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %35\l  %37 = load float, float addrspace(3)* %36, align 4, !tbaa !7\l  %38 = fsub contract float %34, %37\l  %39 = fmul contract float %31, %38\l  %40 = fadd contract float %39, 0.000000e+00\l  %41 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @coef, i64 0, i64 2), align 8, !tbaa !7\l  %42 = add nuw nsw i32 %3, 6\l  %43 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %42\l  %44 = load float, float addrspace(3)* %43, align 4, !tbaa !7\l  %45 = add nuw nsw i32 %3, 2\l  %46 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %45\l  %47 = load float, float addrspace(3)* %46, align 4, !tbaa !7\l  %48 = fsub contract float %44, %47\l  %49 = fmul contract float %41, %48\l  %50 = fadd contract float %40, %49\l  %51 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @coef, i64 0, i64 3), align 4, !tbaa !7\l  %52 = add nuw nsw i32 %3, 7\l  %53 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %52\l  %54 = load float, float addrspace(3)* %53, align 4, !tbaa !7\l  %55 = add nuw nsw i32 %3, 1\l  %56 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %55\l  %57 = load float, float addrspace(3)* %56, align 4, !tbaa !7\l  %58 = fsub contract float %54, %57\l  %59 = fmul contract float %51, %58\l  %60 = fadd contract float %50, %59\l  %61 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @coef, i64 0, i64 4), align 16, !tbaa !7\l  %62 = add nuw nsw i32 %3, 8\l  %63 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %62\l  %64 = load float, float addrspace(3)* %63, align 4, !tbaa !7\l  %65 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_E4smem, i32 0, i32 %3\l  %66 = load float, float addrspace(3)* %65, align 4, !tbaa !7\l  %67 = fsub contract float %64, %66\l  %68 = fmul contract float %61, %67\l  %69 = fadd contract float %60, %68\l  %70 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %69, float addrspace(1)* %70, align 4, !tbaa !7\l  ret void\l}"];
}
