set a(0-18337) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-48 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-20365 {}}} SUCCS {{66 0 0 0-18340 {}} {258 0 0 0-18303 {}} {256 0 0 0-20365 {}}} CYCLES {}}
set a(0-18338) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-49 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-20362 {}}} SUCCS {{66 0 0 0-18340 {}} {130 0 0 0-18303 {}} {256 0 0 0-20362 {}}} CYCLES {}}
set a(0-18339) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-50 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-18303 {}}} CYCLES {}}
set a(0-18340) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-51 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-18338 {}} {66 0 0 0-18337 {}}} SUCCS {{66 0 0 0-20356 {}} {66 0 0 0-20359 {}} {66 0 0 0-20362 {}} {66 0 0 0-20365 {}} {66 0 0 0-20368 {}}} CYCLES {}}
set a(0-18341) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-52 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-18342 {}} {130 0 0 0-18303 {}}} CYCLES {}}
set a(0-18342) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-53 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-18341 {}}} SUCCS {{131 0 0 0-18343 {}} {130 0 0 0-18303 {}} {130 0 0 0-20352 {}} {130 0 0 0-20353 {}} {146 0 0 0-20354 {}}} CYCLES {}}
set a(0-18343) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-18342 {}} {772 0 0 0-18303 {}}} SUCCS {{259 0 0 0-18303 {}}} CYCLES {}}
set a(0-18344) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-55 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-20351 {}}} SUCCS {{259 0 0 0-18345 {}} {130 0 0 0-18304 {}} {256 0 0 0-20351 {}}} CYCLES {}}
set a(0-18345) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-56 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-18344 {}}} SUCCS {{258 0 0 0-18304 {}}} CYCLES {}}
set a(0-18346) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(12:5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-57 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-18304 {}}} SUCCS {{258 0 0 0-18304 {}}} CYCLES {}}
set a(0-18347) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-58 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-18304 {}}} SUCCS {{259 0 0 0-18304 {}}} CYCLES {}}
set a(0-18348) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-59 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0 0-20343 {}}} SUCCS {{259 0 0 0-18349 {}} {256 0 0 0-20343 {}}} CYCLES {}}
set a(0-18349) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-60 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{259 0 0 0-18348 {}}} SUCCS {{128 0 0 0-18361 {}} {64 0 0 0-18305 {}}} CYCLES {}}
set a(0-18350) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-61 LOC {0 1.0 1 0.33917115 1 0.33917115 1 0.33917115 1 0.881875} PREDS {} SUCCS {{259 0 0 0-18351 {}} {130 0 0 0-18305 {}}} CYCLES {}}
set a(0-18351) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-62 LOC {0 1.0 1 0.33917115 1 0.33917115 1 0.881875} PREDS {{259 0 0 0-18350 {}}} SUCCS {{259 0 0 0-18352 {}} {130 0 0 0-18305 {}}} CYCLES {}}
set a(0-18352) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-63 LOC {1 0.0 1 0.33917115 1 0.33917115 1 0.457296025 1 0.999999875} PREDS {{259 0 0 0-18351 {}}} SUCCS {{259 0 0 0-18353 {}} {130 0 0 0-18305 {}} {258 0 0 0-18420 {}} {258 0 0 0-18479 {}} {258 0 0 0-18604 {}} {258 0 0 0-18853 {}} {258 0 0 0-19350 {}}} CYCLES {}}
set a(0-18353) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-64 LOC {1 0.118125 1 0.47707269999999996 1 0.47707269999999996 1 0.545822575 2 0.108322575} PREDS {{259 0 0 0-18352 {}}} SUCCS {{258 0 0 0-18356 {}} {130 0 0 0-18305 {}}} CYCLES {}}
set a(0-18354) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-65 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.1083227} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18355 {}} {130 0 0 0-18305 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18355) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-66 LOC {0 1.0 1 0.0 1 0.0 2 0.1083227} PREDS {{259 0 0 0-18354 {}}} SUCCS {{259 0 0 0-18356 {}} {130 0 0 0-18305 {}}} CYCLES {}}
set a(0-18356) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.63 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-67 LOC {1 0.18687499999999999 1 0.5458227 1 0.5458227 1 0.9999998945 2 0.5624998945} PREDS {{259 0 0 0-18355 {}} {258 0 0 0-18353 {}}} SUCCS {{259 0 0 0-18357 {}} {258 0 0 0-18359 {}} {130 0 0 0-18305 {}}} CYCLES {}}
set a(0-18357) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-68 LOC {1 0.6410523 2 0.5625 2 0.5625 2 0.5625} PREDS {{259 0 0 0-18356 {}}} SUCCS {{259 0 3.000 0-18358 {}} {130 0 0 0-18305 {}}} CYCLES {}}
set a(0-18358) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-69 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-18357 {}}} SUCCS {{258 0 0 0-18305 {}}} CYCLES {}}
set a(0-18359) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-70 LOC {1 0.6410523 2 0.5625 2 0.5625 2 0.5625} PREDS {{258 0 0 0-18356 {}}} SUCCS {{259 0 3.000 0-18360 {}} {130 0 0 0-18305 {}}} CYCLES {}}
set a(0-18360) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-71 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-18359 {}}} SUCCS {{258 0 0 0-18305 {}}} CYCLES {}}
set a(0-18361) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-72 LOC {0 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-18349 {}} {772 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18305 {}}} CYCLES {}}
set a(0-18362) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-73 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.345} PREDS {{774 0 0 0-18409 {}}} SUCCS {{259 0 0 0-18363 {}} {130 0 0 0-18408 {}} {256 0 0 0-18409 {}}} CYCLES {}}
set a(0-18363) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(11-5) TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-74 LOC {0 1.0 1 0.0 1 0.0 5 0.345} PREDS {{259 0 0 0-18362 {}}} SUCCS {{258 0 0 0-18366 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18364) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-75 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.345} PREDS {} SUCCS {{259 0 0 0-18365 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18365) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#1 TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-76 LOC {0 1.0 1 0.0 1 0.0 5 0.345} PREDS {{259 0 0 0-18364 {}}} SUCCS {{259 0 0 0-18366 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18366) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.99 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-77 LOC {1 0.0 1 0.345 1 0.345 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-18365 {}} {258 0 0 0-18363 {}}} SUCCS {{258 0 0 0-18369 {}} {258 0 0 0-18393 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18367) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18409 {}}} SUCCS {{259 0 0 0-18368 {}} {130 0 0 0-18408 {}} {256 0 0 0-18409 {}}} CYCLES {}}
set a(0-18368) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(4-0)#1 TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-79 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18367 {}}} SUCCS {{259 0 0 0-18369 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18369) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-80 LOC {1 0.12375 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-18368 {}} {258 0 0 0-18366 {}}} SUCCS {{259 0 3.750 0-18370 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18370) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-81 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18369 {}} {774 0 3.750 0-18401 {}} {774 0 3.750 0-18394 {}}} SUCCS {{258 0 0 0-18386 {}} {256 0 0 0-18394 {}} {258 0 0 0-18396 {}} {256 0 0 0-18401 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18371) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-82 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18372 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18372) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#2 TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-83 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18371 {}}} SUCCS {{259 0 0 0-18373 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18373) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-84 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18372 {}}} SUCCS {{258 0 0 0-18375 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18374) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-85 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18375 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18375) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.07 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-86 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18374 {}} {258 0 0 0-18373 {}}} SUCCS {{258 0 0 0-18378 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18376) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-87 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18409 {}}} SUCCS {{259 0 0 0-18377 {}} {130 0 0 0-18408 {}} {256 0 0 0-18409 {}}} CYCLES {}}
set a(0-18377) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(11-0)#5 TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-88 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18376 {}}} SUCCS {{259 0 0 0-18378 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18378) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-89 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18377 {}} {258 0 0 0-18375 {}}} SUCCS {{259 0 3.750 0-18379 {}} {258 0 3.750 0-18401 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-90 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18378 {}} {774 0 3.750 0-18401 {}} {774 0 3.750 0-18394 {}}} SUCCS {{259 0 0 0-18380 {}} {256 0 0 0-18394 {}} {256 0 0 0-18401 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18380) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-91 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18379 {}} {128 0 0 0-18384 {}}} SUCCS {{258 0 0 0-18384 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18381) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-92 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18384 {}}} SUCCS {{258 0 0 0-18384 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18382) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-93 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18384 {}}} SUCCS {{258 0 0 0-18384 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18383) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-94 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18384 {}}} SUCCS {{259 0 0 0-18384 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18384) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-95 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18383 {}} {258 0 0 0-18382 {}} {258 0 0 0-18381 {}} {258 0 0 0-18380 {}}} SUCCS {{128 0 0 0-18380 {}} {128 0 0 0-18381 {}} {128 0 0 0-18382 {}} {128 0 0 0-18383 {}} {259 0 0 0-18385 {}}} CYCLES {}}
set a(0-18385) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-96 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18384 {}}} SUCCS {{259 0 0 0-18386 {}} {258 0 0 0-18395 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18386) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-97 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18385 {}} {258 0 0 0-18370 {}}} SUCCS {{259 0 0 0-18387 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18387) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-98 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18386 {}} {128 0 0 0-18389 {}}} SUCCS {{258 0 0 0-18389 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18388) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-99 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18389 {}}} SUCCS {{259 0 0 0-18389 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18389) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-100 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18388 {}} {258 0 0 0-18387 {}}} SUCCS {{128 0 0 0-18387 {}} {128 0 0 0-18388 {}} {259 0 0 0-18390 {}}} CYCLES {}}
set a(0-18390) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-101 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18389 {}}} SUCCS {{258 0 3.750 0-18394 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18391) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-102 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-18409 {}}} SUCCS {{259 0 0 0-18392 {}} {130 0 0 0-18408 {}} {256 0 0 0-18409 {}}} CYCLES {}}
set a(0-18392) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(4-0) TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-103 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-18391 {}}} SUCCS {{259 0 0 0-18393 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18393) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-104 LOC {1 0.12375 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18392 {}} {258 0 0 0-18366 {}}} SUCCS {{259 0 3.750 0-18394 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18394) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-105 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18394 {}} {259 0 3.750 0-18393 {}} {258 0 3.750 0-18390 {}} {256 0 0 0-18379 {}} {256 0 0 0-18370 {}} {774 0 0 0-18401 {}}} SUCCS {{774 0 3.750 0-18370 {}} {774 0 3.750 0-18379 {}} {774 0 0 0-18394 {}} {258 0 0 0-18401 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18395) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-106 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18385 {}}} SUCCS {{259 0 0 0-18396 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18396) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-107 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18395 {}} {258 0 0 0-18370 {}}} SUCCS {{259 0 0 0-18397 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18397) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-108 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18396 {}} {128 0 0 0-18399 {}}} SUCCS {{258 0 0 0-18399 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18398) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-109 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18399 {}}} SUCCS {{259 0 0 0-18399 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18399) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-110 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18398 {}} {258 0 0 0-18397 {}}} SUCCS {{128 0 0 0-18397 {}} {128 0 0 0-18398 {}} {259 0 0 0-18400 {}}} CYCLES {}}
set a(0-18400) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-111 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18399 {}}} SUCCS {{259 0 3.750 0-18401 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18401) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-112 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18401 {}} {259 0 3.750 0-18400 {}} {258 0 0 0-18394 {}} {256 0 0 0-18379 {}} {258 0 3.750 0-18378 {}} {256 0 0 0-18370 {}}} SUCCS {{774 0 3.750 0-18370 {}} {774 0 3.750 0-18379 {}} {774 0 0 0-18394 {}} {774 0 0 0-18401 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18402) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-113 LOC {0 1.0 1 0.6812500499999999 1 0.6812500499999999 1 0.6812500499999999 9 0.6812500499999999} PREDS {{774 0 0 0-18409 {}}} SUCCS {{259 0 0 0-18403 {}} {130 0 0 0-18408 {}} {256 0 0 0-18409 {}}} CYCLES {}}
set a(0-18403) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-114 LOC {1 0.0 1 0.6812500499999999 1 0.6812500499999999 1 0.851874925 9 0.851874925} PREDS {{259 0 0 0-18402 {}}} SUCCS {{259 0 0 0-18404 {}} {130 0 0 0-18408 {}} {258 0 0 0-18409 {}}} CYCLES {}}
set a(0-18404) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-12) TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-115 LOC {1 0.170625 1 0.85187505 1 0.85187505 9 0.85187505} PREDS {{259 0 0 0-18403 {}}} SUCCS {{259 0 0 0-18405 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18405) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,1,1,21) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.18 ns} PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-116 LOC {1 0.170625 1 0.85187505 1 0.85187505 1 0.999999925 9 0.999999925} PREDS {{259 0 0 0-18404 {}}} SUCCS {{259 0 0 0-18406 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18406) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20) TYPE READSLICE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-117 LOC {1 0.31874995 1 1.0 1 1.0 9 1.0} PREDS {{259 0 0 0-18405 {}}} SUCCS {{259 0 0 0-18407 {}} {130 0 0 0-18408 {}}} CYCLES {}}
set a(0-18407) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-118 LOC {1 0.31874995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18406 {}}} SUCCS {{259 0 0 0-18408 {}}} CYCLES {}}
set a(0-18408) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18305 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-119 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18407 {}} {130 0 0 0-18406 {}} {130 0 0 0-18405 {}} {130 0 0 0-18404 {}} {130 0 0 0-18403 {}} {130 0 0 0-18402 {}} {130 0 0 0-18401 {}} {130 0 0 0-18400 {}} {130 0 0 0-18398 {}} {130 0 0 0-18397 {}} {130 0 0 0-18396 {}} {130 0 0 0-18395 {}} {130 0 0 0-18394 {}} {130 0 0 0-18393 {}} {130 0 0 0-18392 {}} {130 0 0 0-18391 {}} {130 0 0 0-18390 {}} {130 0 0 0-18388 {}} {130 0 0 0-18387 {}} {130 0 0 0-18386 {}} {130 0 0 0-18385 {}} {130 0 0 0-18383 {}} {130 0 0 0-18382 {}} {130 0 0 0-18381 {}} {130 0 0 0-18380 {}} {130 0 0 0-18379 {}} {130 0 0 0-18378 {}} {130 0 0 0-18377 {}} {130 0 0 0-18376 {}} {130 0 0 0-18375 {}} {130 0 0 0-18374 {}} {130 0 0 0-18373 {}} {130 0 0 0-18372 {}} {130 0 0 0-18371 {}} {130 0 0 0-18370 {}} {130 0 0 0-18369 {}} {130 0 0 0-18368 {}} {130 0 0 0-18367 {}} {130 0 0 0-18366 {}} {130 0 0 0-18365 {}} {130 0 0 0-18364 {}} {130 0 0 0-18363 {}} {130 0 0 0-18362 {}}} SUCCS {{129 0 0 0-18409 {}}} CYCLES {}}
set a(0-18409) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18305 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18409 {}} {129 0 0 0-18408 {}} {258 0 0 0-18403 {}} {256 0 0 0-18402 {}} {256 0 0 0-18391 {}} {256 0 0 0-18376 {}} {256 0 0 0-18367 {}} {256 0 0 0-18362 {}}} SUCCS {{774 0 0 0-18362 {}} {774 0 0 0-18367 {}} {774 0 0 0-18376 {}} {774 0 0 0-18391 {}} {774 0 0 0-18402 {}} {772 0 0 0-18409 {}}} CYCLES {}}
set a(0-18305) {CHI {0-18362 0-18363 0-18364 0-18365 0-18366 0-18367 0-18368 0-18369 0-18370 0-18371 0-18372 0-18373 0-18374 0-18375 0-18376 0-18377 0-18378 0-18379 0-18380 0-18381 0-18382 0-18383 0-18384 0-18385 0-18386 0-18387 0-18388 0-18389 0-18390 0-18391 0-18392 0-18393 0-18394 0-18395 0-18396 0-18397 0-18398 0-18399 0-18400 0-18401 0-18402 0-18403 0-18404 0-18405 0-18406 0-18407 0-18408 0-18409} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-120 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-18361 {}} {258 0 0 0-18360 {}} {130 0 0 0-18359 {}} {258 0 0 0-18358 {}} {130 0 0 0-18357 {}} {130 0 0 0-18356 {}} {130 0 0 0-18355 {}} {130 0 0 0-18354 {}} {130 0 0 0-18353 {}} {130 0 0 0-18352 {}} {130 0 0 0-18351 {}} {130 0 0 0-18350 {}} {64 0 0 0-18349 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18361 {}} {131 0 0 0-18410 {}} {130 0 0 0-18411 {}} {130 0 0 0-18412 {}} {130 0 0 0-18413 {}} {130 0 0 0-18414 {}} {130 0 0 0-18415 {}} {130 0 0 0-18416 {}} {130 0 0 0-18417 {}} {130 0 0 0-18418 {}} {130 0 0 0-18419 {}} {64 0 0 0-18306 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18410) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-121 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{131 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18411 {}} {130 0 0 0-18419 {}}} CYCLES {}}
set a(0-18411) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-122 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-18410 {}} {130 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18412 {}} {130 0 0 0-18419 {}}} CYCLES {}}
set a(0-18412) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-123 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-18411 {}} {130 0 0 0-18305 {}}} SUCCS {{258 0 0 0-18416 {}} {130 0 0 0-18419 {}}} CYCLES {}}
set a(0-18413) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-124 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{130 0 0 0-18305 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18414 {}} {130 0 0 0-18419 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18414) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#4 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-125 LOC {3 1.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{259 0 0 0-18413 {}} {130 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18415 {}} {130 0 0 0-18419 {}}} CYCLES {}}
set a(0-18415) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-126 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-18414 {}} {130 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18416 {}} {130 0 0 0-18419 {}}} CYCLES {}}
set a(0-18416) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-127 LOC {4 0.0 4 0.8650000499999999 4 0.8650000499999999 4 0.9999999249999999 4 0.9999999249999999} PREDS {{259 0 0 0-18415 {}} {258 0 0 0-18412 {}} {130 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18417 {}} {130 0 0 0-18419 {}}} CYCLES {}}
set a(0-18417) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-128 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-18416 {}} {130 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18418 {}} {130 0 0 0-18419 {}}} CYCLES {}}
set a(0-18418) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-129 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-18417 {}} {130 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18419 {}}} CYCLES {}}
set a(0-18419) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-130 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-18418 {}} {130 0 0 0-18417 {}} {130 0 0 0-18416 {}} {130 0 0 0-18415 {}} {130 0 0 0-18414 {}} {130 0 0 0-18413 {}} {130 0 0 0-18412 {}} {130 0 0 0-18411 {}} {130 0 0 0-18410 {}} {130 0 0 0-18305 {}}} SUCCS {{128 0 0 0-18427 {}} {64 0 0 0-18306 {}}} CYCLES {}}
set a(0-18420) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-131 LOC {1 0.118125 2 0.01979615 2 0.01979615 2 0.088546025 3 0.088546025} PREDS {{258 0 0 0-18352 {}}} SUCCS {{258 0 0 0-18424 {}} {130 0 0 0-18306 {}} {258 0 0 0-18549 {}} {258 0 0 0-18674 {}} {258 0 0 0-18798 {}} {258 0 0 0-18923 {}} {258 0 0 0-19047 {}} {258 0 0 0-19171 {}} {258 0 0 0-19295 {}} {258 0 0 0-19420 {}} {258 0 0 0-19544 {}} {258 0 0 0-19668 {}} {258 0 0 0-19792 {}} {258 0 0 0-19916 {}} {258 0 0 0-20040 {}} {258 0 0 0-20164 {}} {258 0 0 0-20287 {}}} CYCLES {}}
set a(0-18421) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-132 LOC {0 1.0 2 0.0 2 0.0 2 0.0 3 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18422 {}} {130 0 0 0-18306 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18422) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#5 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-133 LOC {0 1.0 2 0.0 2 0.0 3 0.08854614999999999} PREDS {{259 0 0 0-18421 {}}} SUCCS {{259 0 0 0-18423 {}} {130 0 0 0-18306 {}}} CYCLES {}}
set a(0-18423) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-134 LOC {0 1.0 2 0.08854614999999999 2 0.08854614999999999 3 0.08854614999999999} PREDS {{259 0 0 0-18422 {}}} SUCCS {{259 0 0 0-18424 {}} {130 0 0 0-18306 {}}} CYCLES {}}
set a(0-18424) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-135 LOC {1 0.18687499999999999 2 0.08854614999999999 2 0.08854614999999999 2 0.5624999104999999 3 0.5624999104999999} PREDS {{259 0 0 0-18423 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-18425 {}} {258 0 3.000 0-18426 {}} {130 0 0 0-18306 {}}} CYCLES {}}
set a(0-18425) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-136 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 3.000 0-18424 {}}} SUCCS {{258 0 0 0-18306 {}}} CYCLES {}}
set a(0-18426) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-137 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{258 0 3.000 0-18424 {}}} SUCCS {{258 0 0 0-18306 {}}} CYCLES {}}
set a(0-18427) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#2(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-138 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-18419 {}} {772 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18306 {}}} CYCLES {}}
set a(0-18428) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-139 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-18468 {}}} SUCCS {{259 0 0 0-18429 {}} {130 0 0 0-18467 {}} {256 0 0 0-18468 {}}} CYCLES {}}
set a(0-18429) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(12:0))(11-0) TYPE READSLICE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-140 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18428 {}}} SUCCS {{258 0 0 0-18433 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18430) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-141 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-18431 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18431) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#6 TYPE READSLICE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-142 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18430 {}}} SUCCS {{259 0 0 0-18432 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18432) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-143 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-18431 {}}} SUCCS {{259 0 0 0-18433 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18433) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-144 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-18432 {}} {258 0 0 0-18429 {}}} SUCCS {{259 0 3.750 0-18434 {}} {258 0 3.750 0-18455 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18434) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-145 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18433 {}} {774 0 3.750 0-18462 {}} {774 0 3.750 0-18455 {}}} SUCCS {{258 0 0 0-18450 {}} {256 0 0 0-18455 {}} {258 0 0 0-18457 {}} {256 0 0 0-18462 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18435) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-146 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18436 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18436) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#7 TYPE READSLICE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-147 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18435 {}}} SUCCS {{259 0 0 0-18437 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18437) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-148 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18436 {}}} SUCCS {{258 0 0 0-18439 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18438) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-149 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18439 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18439) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.07 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-150 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18438 {}} {258 0 0 0-18437 {}}} SUCCS {{258 0 0 0-18442 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18440) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-151 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18468 {}}} SUCCS {{259 0 0 0-18441 {}} {130 0 0 0-18467 {}} {256 0 0 0-18468 {}}} CYCLES {}}
set a(0-18441) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(12:0))(11-0)#1 TYPE READSLICE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-152 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18440 {}}} SUCCS {{259 0 0 0-18442 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18442) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-153 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18441 {}} {258 0 0 0-18439 {}}} SUCCS {{259 0 3.750 0-18443 {}} {258 0 3.750 0-18462 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18443) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-154 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18442 {}} {774 0 3.750 0-18462 {}} {774 0 3.750 0-18455 {}}} SUCCS {{259 0 0 0-18444 {}} {256 0 0 0-18455 {}} {256 0 0 0-18462 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18444) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-155 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18443 {}} {128 0 0 0-18448 {}}} SUCCS {{258 0 0 0-18448 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18445) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-156 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18448 {}}} SUCCS {{258 0 0 0-18448 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18446) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-157 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18448 {}}} SUCCS {{258 0 0 0-18448 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18447) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-158 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18448 {}}} SUCCS {{259 0 0 0-18448 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18448) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-159 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18447 {}} {258 0 0 0-18446 {}} {258 0 0 0-18445 {}} {258 0 0 0-18444 {}}} SUCCS {{128 0 0 0-18444 {}} {128 0 0 0-18445 {}} {128 0 0 0-18446 {}} {128 0 0 0-18447 {}} {259 0 0 0-18449 {}}} CYCLES {}}
set a(0-18449) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-160 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18448 {}}} SUCCS {{259 0 0 0-18450 {}} {258 0 0 0-18456 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18450) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-161 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18449 {}} {258 0 0 0-18434 {}}} SUCCS {{259 0 0 0-18451 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18451) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-162 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18450 {}} {128 0 0 0-18453 {}}} SUCCS {{258 0 0 0-18453 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18452) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-163 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18453 {}}} SUCCS {{259 0 0 0-18453 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18453) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-164 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18452 {}} {258 0 0 0-18451 {}}} SUCCS {{128 0 0 0-18451 {}} {128 0 0 0-18452 {}} {259 0 0 0-18454 {}}} CYCLES {}}
set a(0-18454) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-165 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18453 {}}} SUCCS {{259 0 3.750 0-18455 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18455) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-166 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18455 {}} {259 0 3.750 0-18454 {}} {256 0 0 0-18443 {}} {256 0 0 0-18434 {}} {258 0 3.750 0-18433 {}} {774 0 0 0-18462 {}}} SUCCS {{774 0 3.750 0-18434 {}} {774 0 3.750 0-18443 {}} {774 0 0 0-18455 {}} {258 0 0 0-18462 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18456) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-167 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18449 {}}} SUCCS {{259 0 0 0-18457 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18457) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-168 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18456 {}} {258 0 0 0-18434 {}}} SUCCS {{259 0 0 0-18458 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18458) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-169 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18457 {}} {128 0 0 0-18460 {}}} SUCCS {{258 0 0 0-18460 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18459) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-170 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18460 {}}} SUCCS {{259 0 0 0-18460 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18460) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-171 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18459 {}} {258 0 0 0-18458 {}}} SUCCS {{128 0 0 0-18458 {}} {128 0 0 0-18459 {}} {259 0 0 0-18461 {}}} CYCLES {}}
set a(0-18461) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-172 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18460 {}}} SUCCS {{259 0 3.750 0-18462 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18462) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-173 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18462 {}} {259 0 3.750 0-18461 {}} {258 0 0 0-18455 {}} {256 0 0 0-18443 {}} {258 0 3.750 0-18442 {}} {256 0 0 0-18434 {}}} SUCCS {{774 0 3.750 0-18434 {}} {774 0 3.750 0-18443 {}} {774 0 0 0-18455 {}} {774 0 0 0-18462 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18463) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-174 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18468 {}}} SUCCS {{259 0 0 0-18464 {}} {130 0 0 0-18467 {}} {256 0 0 0-18468 {}}} CYCLES {}}
set a(0-18464) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(12:0))(11-0)#2 TYPE READSLICE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-175 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18463 {}}} SUCCS {{259 0 0 0-18465 {}} {130 0 0 0-18467 {}}} CYCLES {}}
set a(0-18465) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-176 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18464 {}}} SUCCS {{259 0 0 0-18466 {}} {130 0 0 0-18467 {}} {258 0 0 0-18468 {}}} CYCLES {}}
set a(0-18466) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(12:0))(12) TYPE READSLICE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-177 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18465 {}}} SUCCS {{259 0 0 0-18467 {}}} CYCLES {}}
set a(0-18467) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18306 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-178 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18466 {}} {130 0 0 0-18465 {}} {130 0 0 0-18464 {}} {130 0 0 0-18463 {}} {130 0 0 0-18462 {}} {130 0 0 0-18461 {}} {130 0 0 0-18459 {}} {130 0 0 0-18458 {}} {130 0 0 0-18457 {}} {130 0 0 0-18456 {}} {130 0 0 0-18455 {}} {130 0 0 0-18454 {}} {130 0 0 0-18452 {}} {130 0 0 0-18451 {}} {130 0 0 0-18450 {}} {130 0 0 0-18449 {}} {130 0 0 0-18447 {}} {130 0 0 0-18446 {}} {130 0 0 0-18445 {}} {130 0 0 0-18444 {}} {130 0 0 0-18443 {}} {130 0 0 0-18442 {}} {130 0 0 0-18441 {}} {130 0 0 0-18440 {}} {130 0 0 0-18439 {}} {130 0 0 0-18438 {}} {130 0 0 0-18437 {}} {130 0 0 0-18436 {}} {130 0 0 0-18435 {}} {130 0 0 0-18434 {}} {130 0 0 0-18433 {}} {130 0 0 0-18432 {}} {130 0 0 0-18431 {}} {130 0 0 0-18430 {}} {130 0 0 0-18429 {}} {130 0 0 0-18428 {}}} SUCCS {{129 0 0 0-18468 {}}} CYCLES {}}
set a(0-18468) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18306 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18468 {}} {129 0 0 0-18467 {}} {258 0 0 0-18465 {}} {256 0 0 0-18463 {}} {256 0 0 0-18440 {}} {256 0 0 0-18428 {}}} SUCCS {{774 0 0 0-18428 {}} {774 0 0 0-18440 {}} {774 0 0 0-18463 {}} {772 0 0 0-18468 {}}} CYCLES {}}
set a(0-18306) {CHI {0-18428 0-18429 0-18430 0-18431 0-18432 0-18433 0-18434 0-18435 0-18436 0-18437 0-18438 0-18439 0-18440 0-18441 0-18442 0-18443 0-18444 0-18445 0-18446 0-18447 0-18448 0-18449 0-18450 0-18451 0-18452 0-18453 0-18454 0-18455 0-18456 0-18457 0-18458 0-18459 0-18460 0-18461 0-18462 0-18463 0-18464 0-18465 0-18466 0-18467 0-18468} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-179 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-18427 {}} {258 0 0 0-18426 {}} {258 0 0 0-18425 {}} {130 0 0 0-18424 {}} {130 0 0 0-18423 {}} {130 0 0 0-18422 {}} {130 0 0 0-18421 {}} {130 0 0 0-18420 {}} {64 0 0 0-18419 {}} {64 0 0 0-18305 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18427 {}} {131 0 0 0-18469 {}} {130 0 0 0-18470 {}} {130 0 0 0-18471 {}} {130 0 0 0-18472 {}} {130 0 0 0-18473 {}} {130 0 0 0-18474 {}} {130 0 0 0-18475 {}} {130 0 0 0-18476 {}} {130 0 0 0-18477 {}} {130 0 0 0-18478 {}} {64 0 0 0-18307 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18469) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-180 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{131 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18470 {}} {130 0 0 0-18478 {}}} CYCLES {}}
set a(0-18470) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-181 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-18469 {}} {130 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18471 {}} {130 0 0 0-18478 {}}} CYCLES {}}
set a(0-18471) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-182 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-18470 {}} {130 0 0 0-18306 {}}} SUCCS {{258 0 0 0-18475 {}} {130 0 0 0-18478 {}}} CYCLES {}}
set a(0-18472) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-183 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8650000499999999} PREDS {{130 0 0 0-18306 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18473 {}} {130 0 0 0-18478 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18473) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#8 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-184 LOC {4 1.0 5 0.0 5 0.0 5 0.8650000499999999} PREDS {{259 0 0 0-18472 {}} {130 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18474 {}} {130 0 0 0-18478 {}}} CYCLES {}}
set a(0-18474) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-185 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-18473 {}} {130 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18475 {}} {130 0 0 0-18478 {}}} CYCLES {}}
set a(0-18475) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-186 LOC {5 0.0 5 0.8650000499999999 5 0.8650000499999999 5 0.9999999249999999 5 0.9999999249999999} PREDS {{259 0 0 0-18474 {}} {258 0 0 0-18471 {}} {130 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18476 {}} {130 0 0 0-18478 {}}} CYCLES {}}
set a(0-18476) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-187 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-18475 {}} {130 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18477 {}} {130 0 0 0-18478 {}}} CYCLES {}}
set a(0-18477) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-188 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-18476 {}} {130 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18478 {}}} CYCLES {}}
set a(0-18478) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-189 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-18477 {}} {130 0 0 0-18476 {}} {130 0 0 0-18475 {}} {130 0 0 0-18474 {}} {130 0 0 0-18473 {}} {130 0 0 0-18472 {}} {130 0 0 0-18471 {}} {130 0 0 0-18470 {}} {130 0 0 0-18469 {}} {130 0 0 0-18306 {}}} SUCCS {{128 0 0 0-18488 {}} {64 0 0 0-18307 {}}} CYCLES {}}
set a(0-18479) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-190 LOC {1 0.118125 3 0.01979615 3 0.01979615 3 0.088546025 4 0.088546025} PREDS {{258 0 0 0-18352 {}}} SUCCS {{258 0 0 0-18483 {}} {130 0 0 0-18307 {}} {258 0 0 0-18732 {}} {258 0 0 0-18981 {}} {258 0 0 0-19229 {}} {258 0 0 0-19478 {}} {258 0 0 0-19726 {}} {258 0 0 0-19974 {}} {258 0 0 0-20222 {}}} CYCLES {}}
set a(0-18480) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-191 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18481 {}} {130 0 0 0-18307 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18481) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#9 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-192 LOC {0 1.0 3 0.0 3 0.0 4 0.08854614999999999} PREDS {{259 0 0 0-18480 {}}} SUCCS {{259 0 0 0-18482 {}} {130 0 0 0-18307 {}}} CYCLES {}}
set a(0-18482) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-193 LOC {0 1.0 3 0.08854614999999999 3 0.08854614999999999 4 0.08854614999999999} PREDS {{259 0 0 0-18481 {}}} SUCCS {{259 0 0 0-18483 {}} {130 0 0 0-18307 {}}} CYCLES {}}
set a(0-18483) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-194 LOC {1 0.18687499999999999 3 0.08854614999999999 3 0.08854614999999999 3 0.5624999104999999 4 0.5624999104999999} PREDS {{259 0 0 0-18482 {}} {258 0 0 0-18479 {}}} SUCCS {{259 0 0 0-18484 {}} {258 0 0 0-18486 {}} {130 0 0 0-18307 {}}} CYCLES {}}
set a(0-18484) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#63 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-195 LOC {1 0.66082885 3 0.5625 3 0.5625 4 0.5625} PREDS {{259 0 0 0-18483 {}}} SUCCS {{259 0 3.000 0-18485 {}} {130 0 0 0-18307 {}}} CYCLES {}}
set a(0-18485) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-196 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.000 0-18484 {}}} SUCCS {{258 0 0 0-18307 {}}} CYCLES {}}
set a(0-18486) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-197 LOC {1 0.66082885 3 0.5625 3 0.5625 4 0.5625} PREDS {{258 0 0 0-18483 {}}} SUCCS {{259 0 3.000 0-18487 {}} {130 0 0 0-18307 {}}} CYCLES {}}
set a(0-18487) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-198 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.000 0-18486 {}}} SUCCS {{258 0 0 0-18307 {}}} CYCLES {}}
set a(0-18488) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#3(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-199 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-18478 {}} {772 0 0 0-18307 {}}} SUCCS {{259 0 0 0-18307 {}}} CYCLES {}}
set a(0-18489) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-200 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{774 0 0 0-18535 {}}} SUCCS {{259 0 0 0-18490 {}} {130 0 0 0-18534 {}} {256 0 0 0-18535 {}}} CYCLES {}}
set a(0-18490) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(11-1) TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-201 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-18489 {}}} SUCCS {{258 0 0 0-18494 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18491) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-202 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-18492 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18492) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#10 TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-203 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-18491 {}}} SUCCS {{259 0 0 0-18493 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18493) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-204 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 5 0.33749999999999997} PREDS {{259 0 0 0-18492 {}}} SUCCS {{259 0 0 0-18494 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18494) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.05 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-205 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-18493 {}} {258 0 0 0-18490 {}}} SUCCS {{258 0 0 0-18497 {}} {258 0 0 0-18521 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18495) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-206 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18535 {}}} SUCCS {{259 0 0 0-18496 {}} {130 0 0 0-18534 {}} {256 0 0 0-18535 {}}} CYCLES {}}
set a(0-18496) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(0)#1 TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-207 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18495 {}}} SUCCS {{259 0 0 0-18497 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18497) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-208 LOC {1 0.13125 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-18496 {}} {258 0 0 0-18494 {}}} SUCCS {{259 0 3.750 0-18498 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-209 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18497 {}} {774 0 3.750 0-18529 {}} {774 0 3.750 0-18522 {}}} SUCCS {{258 0 0 0-18514 {}} {256 0 0 0-18522 {}} {258 0 0 0-18524 {}} {256 0 0 0-18529 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18499) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-210 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18500 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18500) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#11 TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-211 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18499 {}}} SUCCS {{259 0 0 0-18501 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18501) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-212 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18500 {}}} SUCCS {{258 0 0 0-18503 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18502) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-213 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18503 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18503) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.07 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-214 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18502 {}} {258 0 0 0-18501 {}}} SUCCS {{258 0 0 0-18506 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18504) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-215 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18535 {}}} SUCCS {{259 0 0 0-18505 {}} {130 0 0 0-18534 {}} {256 0 0 0-18535 {}}} CYCLES {}}
set a(0-18505) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(11-0) TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-216 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18504 {}}} SUCCS {{259 0 0 0-18506 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18506) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-217 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18505 {}} {258 0 0 0-18503 {}}} SUCCS {{259 0 3.750 0-18507 {}} {258 0 3.750 0-18529 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18507) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-218 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18506 {}} {774 0 3.750 0-18529 {}} {774 0 3.750 0-18522 {}}} SUCCS {{259 0 0 0-18508 {}} {256 0 0 0-18522 {}} {256 0 0 0-18529 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18508) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-219 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18507 {}} {128 0 0 0-18512 {}}} SUCCS {{258 0 0 0-18512 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18509) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-220 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18512 {}}} SUCCS {{258 0 0 0-18512 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18510) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-221 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18512 {}}} SUCCS {{258 0 0 0-18512 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18511) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-222 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18512 {}}} SUCCS {{259 0 0 0-18512 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18512) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-223 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18511 {}} {258 0 0 0-18510 {}} {258 0 0 0-18509 {}} {258 0 0 0-18508 {}}} SUCCS {{128 0 0 0-18508 {}} {128 0 0 0-18509 {}} {128 0 0 0-18510 {}} {128 0 0 0-18511 {}} {259 0 0 0-18513 {}}} CYCLES {}}
set a(0-18513) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-224 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18512 {}}} SUCCS {{259 0 0 0-18514 {}} {258 0 0 0-18523 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18514) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-225 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18513 {}} {258 0 0 0-18498 {}}} SUCCS {{259 0 0 0-18515 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18515) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-226 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18514 {}} {128 0 0 0-18517 {}}} SUCCS {{258 0 0 0-18517 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18516) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-227 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18517 {}}} SUCCS {{259 0 0 0-18517 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18517) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-228 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18516 {}} {258 0 0 0-18515 {}}} SUCCS {{128 0 0 0-18515 {}} {128 0 0 0-18516 {}} {259 0 0 0-18518 {}}} CYCLES {}}
set a(0-18518) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-229 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18517 {}}} SUCCS {{258 0 3.750 0-18522 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18519) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-230 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-18535 {}}} SUCCS {{259 0 0 0-18520 {}} {130 0 0 0-18534 {}} {256 0 0 0-18535 {}}} CYCLES {}}
set a(0-18520) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(0) TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-231 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-18519 {}}} SUCCS {{259 0 0 0-18521 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18521) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-232 LOC {1 0.13125 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18520 {}} {258 0 0 0-18494 {}}} SUCCS {{259 0 3.750 0-18522 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18522) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-233 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18522 {}} {259 0 3.750 0-18521 {}} {258 0 3.750 0-18518 {}} {256 0 0 0-18507 {}} {256 0 0 0-18498 {}} {774 0 0 0-18529 {}}} SUCCS {{774 0 3.750 0-18498 {}} {774 0 3.750 0-18507 {}} {774 0 0 0-18522 {}} {258 0 0 0-18529 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18523) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-234 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18513 {}}} SUCCS {{259 0 0 0-18524 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18524) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-235 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18523 {}} {258 0 0 0-18498 {}}} SUCCS {{259 0 0 0-18525 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18525) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-236 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18524 {}} {128 0 0 0-18527 {}}} SUCCS {{258 0 0 0-18527 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18526) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-237 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18527 {}}} SUCCS {{259 0 0 0-18527 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18527) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-238 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18526 {}} {258 0 0 0-18525 {}}} SUCCS {{128 0 0 0-18525 {}} {128 0 0 0-18526 {}} {259 0 0 0-18528 {}}} CYCLES {}}
set a(0-18528) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-239 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18527 {}}} SUCCS {{259 0 3.750 0-18529 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18529) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-240 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18529 {}} {259 0 3.750 0-18528 {}} {258 0 0 0-18522 {}} {256 0 0 0-18507 {}} {258 0 3.750 0-18506 {}} {256 0 0 0-18498 {}}} SUCCS {{774 0 3.750 0-18498 {}} {774 0 3.750 0-18507 {}} {774 0 0 0-18522 {}} {774 0 0 0-18529 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18530) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-241 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18535 {}}} SUCCS {{259 0 0 0-18531 {}} {130 0 0 0-18534 {}} {256 0 0 0-18535 {}}} CYCLES {}}
set a(0-18531) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(11-0)#1 TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-242 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18530 {}}} SUCCS {{259 0 0 0-18532 {}} {130 0 0 0-18534 {}}} CYCLES {}}
set a(0-18532) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-243 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18531 {}}} SUCCS {{259 0 0 0-18533 {}} {130 0 0 0-18534 {}} {258 0 0 0-18535 {}}} CYCLES {}}
set a(0-18533) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(12:0))(12) TYPE READSLICE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-244 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18532 {}}} SUCCS {{259 0 0 0-18534 {}}} CYCLES {}}
set a(0-18534) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18307 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-245 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18533 {}} {130 0 0 0-18532 {}} {130 0 0 0-18531 {}} {130 0 0 0-18530 {}} {130 0 0 0-18529 {}} {130 0 0 0-18528 {}} {130 0 0 0-18526 {}} {130 0 0 0-18525 {}} {130 0 0 0-18524 {}} {130 0 0 0-18523 {}} {130 0 0 0-18522 {}} {130 0 0 0-18521 {}} {130 0 0 0-18520 {}} {130 0 0 0-18519 {}} {130 0 0 0-18518 {}} {130 0 0 0-18516 {}} {130 0 0 0-18515 {}} {130 0 0 0-18514 {}} {130 0 0 0-18513 {}} {130 0 0 0-18511 {}} {130 0 0 0-18510 {}} {130 0 0 0-18509 {}} {130 0 0 0-18508 {}} {130 0 0 0-18507 {}} {130 0 0 0-18506 {}} {130 0 0 0-18505 {}} {130 0 0 0-18504 {}} {130 0 0 0-18503 {}} {130 0 0 0-18502 {}} {130 0 0 0-18501 {}} {130 0 0 0-18500 {}} {130 0 0 0-18499 {}} {130 0 0 0-18498 {}} {130 0 0 0-18497 {}} {130 0 0 0-18496 {}} {130 0 0 0-18495 {}} {130 0 0 0-18494 {}} {130 0 0 0-18493 {}} {130 0 0 0-18492 {}} {130 0 0 0-18491 {}} {130 0 0 0-18490 {}} {130 0 0 0-18489 {}}} SUCCS {{129 0 0 0-18535 {}}} CYCLES {}}
set a(0-18535) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18307 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18535 {}} {129 0 0 0-18534 {}} {258 0 0 0-18532 {}} {256 0 0 0-18530 {}} {256 0 0 0-18519 {}} {256 0 0 0-18504 {}} {256 0 0 0-18495 {}} {256 0 0 0-18489 {}}} SUCCS {{774 0 0 0-18489 {}} {774 0 0 0-18495 {}} {774 0 0 0-18504 {}} {774 0 0 0-18519 {}} {774 0 0 0-18530 {}} {772 0 0 0-18535 {}}} CYCLES {}}
set a(0-18307) {CHI {0-18489 0-18490 0-18491 0-18492 0-18493 0-18494 0-18495 0-18496 0-18497 0-18498 0-18499 0-18500 0-18501 0-18502 0-18503 0-18504 0-18505 0-18506 0-18507 0-18508 0-18509 0-18510 0-18511 0-18512 0-18513 0-18514 0-18515 0-18516 0-18517 0-18518 0-18519 0-18520 0-18521 0-18522 0-18523 0-18524 0-18525 0-18526 0-18527 0-18528 0-18529 0-18530 0-18531 0-18532 0-18533 0-18534 0-18535} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-246 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-18488 {}} {258 0 0 0-18487 {}} {130 0 0 0-18486 {}} {258 0 0 0-18485 {}} {130 0 0 0-18484 {}} {130 0 0 0-18483 {}} {130 0 0 0-18482 {}} {130 0 0 0-18481 {}} {130 0 0 0-18480 {}} {130 0 0 0-18479 {}} {64 0 0 0-18478 {}} {64 0 0 0-18306 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18488 {}} {131 0 0 0-18536 {}} {130 0 0 0-18537 {}} {130 0 0 0-18538 {}} {130 0 0 0-18539 {}} {130 0 0 0-18540 {}} {130 0 0 0-18541 {}} {130 0 0 0-18542 {}} {130 0 0 0-18543 {}} {130 0 0 0-18544 {}} {130 0 0 0-18545 {}} {64 0 0 0-18308 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18536) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-247 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{131 0 0 0-18307 {}}} SUCCS {{259 0 0 0-18537 {}} {130 0 0 0-18545 {}}} CYCLES {}}
set a(0-18537) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-248 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-18536 {}} {130 0 0 0-18307 {}}} SUCCS {{259 0 0 0-18538 {}} {130 0 0 0-18545 {}}} CYCLES {}}
set a(0-18538) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-249 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-18537 {}} {130 0 0 0-18307 {}}} SUCCS {{258 0 0 0-18542 {}} {130 0 0 0-18545 {}}} CYCLES {}}
set a(0-18539) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-250 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{130 0 0 0-18307 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18540 {}} {130 0 0 0-18545 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18540) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#13 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-251 LOC {5 1.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{259 0 0 0-18539 {}} {130 0 0 0-18307 {}}} SUCCS {{259 0 0 0-18541 {}} {130 0 0 0-18545 {}}} CYCLES {}}
set a(0-18541) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-252 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-18540 {}} {130 0 0 0-18307 {}}} SUCCS {{259 0 0 0-18542 {}} {130 0 0 0-18545 {}}} CYCLES {}}
set a(0-18542) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.05 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-253 LOC {6 0.0 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-18541 {}} {258 0 0 0-18538 {}} {130 0 0 0-18307 {}}} SUCCS {{259 0 0 0-18543 {}} {130 0 0 0-18545 {}}} CYCLES {}}
set a(0-18543) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-254 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-18542 {}} {130 0 0 0-18307 {}}} SUCCS {{259 0 0 0-18544 {}} {130 0 0 0-18545 {}}} CYCLES {}}
set a(0-18544) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-255 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-18543 {}} {130 0 0 0-18307 {}}} SUCCS {{259 0 0 0-18545 {}}} CYCLES {}}
set a(0-18545) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-256 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-18544 {}} {130 0 0 0-18543 {}} {130 0 0 0-18542 {}} {130 0 0 0-18541 {}} {130 0 0 0-18540 {}} {130 0 0 0-18539 {}} {130 0 0 0-18538 {}} {130 0 0 0-18537 {}} {130 0 0 0-18536 {}} {130 0 0 0-18307 {}}} SUCCS {{128 0 0 0-18552 {}} {64 0 0 0-18308 {}}} CYCLES {}}
set a(0-18546) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-257 LOC {0 1.0 4 0.0 4 0.0 4 0.0 5 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18547 {}} {130 0 0 0-18308 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18547) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#3 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-258 LOC {0 1.0 4 0.0 4 0.0 5 0.08854614999999999} PREDS {{259 0 0 0-18546 {}}} SUCCS {{259 0 0 0-18548 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18548) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-259 LOC {0 1.0 4 0.08854614999999999 4 0.08854614999999999 5 0.08854614999999999} PREDS {{259 0 0 0-18547 {}}} SUCCS {{259 0 0 0-18549 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18549) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-260 LOC {1 0.18687499999999999 4 0.08854614999999999 4 0.08854614999999999 4 0.5624999104999999 5 0.5624999104999999} PREDS {{259 0 0 0-18548 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-18550 {}} {258 0 3.000 0-18551 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18550) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-261 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-18549 {}}} SUCCS {{258 0 0 0-18308 {}}} CYCLES {}}
set a(0-18551) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-262 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 6 0.2999998749999999} PREDS {{258 0 3.000 0-18549 {}}} SUCCS {{258 0 0 0-18308 {}}} CYCLES {}}
set a(0-18552) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#4(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-263 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-18545 {}} {772 0 0 0-18308 {}}} SUCCS {{259 0 0 0-18308 {}}} CYCLES {}}
set a(0-18553) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-18593 {}}} SUCCS {{259 0 0 0-18554 {}} {130 0 0 0-18592 {}} {256 0 0 0-18593 {}}} CYCLES {}}
set a(0-18554) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(12:0))(11-0) TYPE READSLICE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-265 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18553 {}}} SUCCS {{258 0 0 0-18558 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18555) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-266 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-18556 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18556) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#14 TYPE READSLICE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-267 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18555 {}}} SUCCS {{259 0 0 0-18557 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18557) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-268 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-18556 {}}} SUCCS {{259 0 0 0-18558 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18558) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-269 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-18557 {}} {258 0 0 0-18554 {}}} SUCCS {{259 0 3.750 0-18559 {}} {258 0 3.750 0-18580 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18559) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-270 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18558 {}} {774 0 3.750 0-18587 {}} {774 0 3.750 0-18580 {}}} SUCCS {{258 0 0 0-18575 {}} {256 0 0 0-18580 {}} {258 0 0 0-18582 {}} {256 0 0 0-18587 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18560) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-271 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18561 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18561) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#15 TYPE READSLICE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-272 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18560 {}}} SUCCS {{259 0 0 0-18562 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18562) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-273 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18561 {}}} SUCCS {{258 0 0 0-18564 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18563) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-274 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18564 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18564) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.07 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-275 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18563 {}} {258 0 0 0-18562 {}}} SUCCS {{258 0 0 0-18567 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18565) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-276 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18593 {}}} SUCCS {{259 0 0 0-18566 {}} {130 0 0 0-18592 {}} {256 0 0 0-18593 {}}} CYCLES {}}
set a(0-18566) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(12:0))(11-0)#1 TYPE READSLICE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-277 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18565 {}}} SUCCS {{259 0 0 0-18567 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18567) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-278 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18566 {}} {258 0 0 0-18564 {}}} SUCCS {{259 0 3.750 0-18568 {}} {258 0 3.750 0-18587 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18568) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-279 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18567 {}} {774 0 3.750 0-18587 {}} {774 0 3.750 0-18580 {}}} SUCCS {{259 0 0 0-18569 {}} {256 0 0 0-18580 {}} {256 0 0 0-18587 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18569) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-280 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18568 {}} {128 0 0 0-18573 {}}} SUCCS {{258 0 0 0-18573 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18570) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-281 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18573 {}}} SUCCS {{258 0 0 0-18573 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18571) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-282 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18573 {}}} SUCCS {{258 0 0 0-18573 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18572) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-283 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18573 {}}} SUCCS {{259 0 0 0-18573 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18573) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-284 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18572 {}} {258 0 0 0-18571 {}} {258 0 0 0-18570 {}} {258 0 0 0-18569 {}}} SUCCS {{128 0 0 0-18569 {}} {128 0 0 0-18570 {}} {128 0 0 0-18571 {}} {128 0 0 0-18572 {}} {259 0 0 0-18574 {}}} CYCLES {}}
set a(0-18574) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-285 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18573 {}}} SUCCS {{259 0 0 0-18575 {}} {258 0 0 0-18581 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18575) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-286 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18574 {}} {258 0 0 0-18559 {}}} SUCCS {{259 0 0 0-18576 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18576) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-287 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18575 {}} {128 0 0 0-18578 {}}} SUCCS {{258 0 0 0-18578 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18577) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-288 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18578 {}}} SUCCS {{259 0 0 0-18578 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18578) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-289 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18577 {}} {258 0 0 0-18576 {}}} SUCCS {{128 0 0 0-18576 {}} {128 0 0 0-18577 {}} {259 0 0 0-18579 {}}} CYCLES {}}
set a(0-18579) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-290 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18578 {}}} SUCCS {{259 0 3.750 0-18580 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18580) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-291 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18580 {}} {259 0 3.750 0-18579 {}} {256 0 0 0-18568 {}} {256 0 0 0-18559 {}} {258 0 3.750 0-18558 {}} {774 0 0 0-18587 {}}} SUCCS {{774 0 3.750 0-18559 {}} {774 0 3.750 0-18568 {}} {774 0 0 0-18580 {}} {258 0 0 0-18587 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18581) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-292 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18574 {}}} SUCCS {{259 0 0 0-18582 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18582) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-293 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18581 {}} {258 0 0 0-18559 {}}} SUCCS {{259 0 0 0-18583 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18583) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-294 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18582 {}} {128 0 0 0-18585 {}}} SUCCS {{258 0 0 0-18585 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18584) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-295 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18585 {}}} SUCCS {{259 0 0 0-18585 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18585) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-296 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18584 {}} {258 0 0 0-18583 {}}} SUCCS {{128 0 0 0-18583 {}} {128 0 0 0-18584 {}} {259 0 0 0-18586 {}}} CYCLES {}}
set a(0-18586) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-297 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18585 {}}} SUCCS {{259 0 3.750 0-18587 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18587) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-298 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18587 {}} {259 0 3.750 0-18586 {}} {258 0 0 0-18580 {}} {256 0 0 0-18568 {}} {258 0 3.750 0-18567 {}} {256 0 0 0-18559 {}}} SUCCS {{774 0 3.750 0-18559 {}} {774 0 3.750 0-18568 {}} {774 0 0 0-18580 {}} {774 0 0 0-18587 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18588) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-299 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18593 {}}} SUCCS {{259 0 0 0-18589 {}} {130 0 0 0-18592 {}} {256 0 0 0-18593 {}}} CYCLES {}}
set a(0-18589) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(12:0))(11-0)#2 TYPE READSLICE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-300 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18588 {}}} SUCCS {{259 0 0 0-18590 {}} {130 0 0 0-18592 {}}} CYCLES {}}
set a(0-18590) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-301 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18589 {}}} SUCCS {{259 0 0 0-18591 {}} {130 0 0 0-18592 {}} {258 0 0 0-18593 {}}} CYCLES {}}
set a(0-18591) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(12:0))(12) TYPE READSLICE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-302 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18590 {}}} SUCCS {{259 0 0 0-18592 {}}} CYCLES {}}
set a(0-18592) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18308 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-303 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18591 {}} {130 0 0 0-18590 {}} {130 0 0 0-18589 {}} {130 0 0 0-18588 {}} {130 0 0 0-18587 {}} {130 0 0 0-18586 {}} {130 0 0 0-18584 {}} {130 0 0 0-18583 {}} {130 0 0 0-18582 {}} {130 0 0 0-18581 {}} {130 0 0 0-18580 {}} {130 0 0 0-18579 {}} {130 0 0 0-18577 {}} {130 0 0 0-18576 {}} {130 0 0 0-18575 {}} {130 0 0 0-18574 {}} {130 0 0 0-18572 {}} {130 0 0 0-18571 {}} {130 0 0 0-18570 {}} {130 0 0 0-18569 {}} {130 0 0 0-18568 {}} {130 0 0 0-18567 {}} {130 0 0 0-18566 {}} {130 0 0 0-18565 {}} {130 0 0 0-18564 {}} {130 0 0 0-18563 {}} {130 0 0 0-18562 {}} {130 0 0 0-18561 {}} {130 0 0 0-18560 {}} {130 0 0 0-18559 {}} {130 0 0 0-18558 {}} {130 0 0 0-18557 {}} {130 0 0 0-18556 {}} {130 0 0 0-18555 {}} {130 0 0 0-18554 {}} {130 0 0 0-18553 {}}} SUCCS {{129 0 0 0-18593 {}}} CYCLES {}}
set a(0-18593) {AREA_SCORE {} NAME asn(VEC_LOOP:j#4(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18308 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18593 {}} {129 0 0 0-18592 {}} {258 0 0 0-18590 {}} {256 0 0 0-18588 {}} {256 0 0 0-18565 {}} {256 0 0 0-18553 {}}} SUCCS {{774 0 0 0-18553 {}} {774 0 0 0-18565 {}} {774 0 0 0-18588 {}} {772 0 0 0-18593 {}}} CYCLES {}}
set a(0-18308) {CHI {0-18553 0-18554 0-18555 0-18556 0-18557 0-18558 0-18559 0-18560 0-18561 0-18562 0-18563 0-18564 0-18565 0-18566 0-18567 0-18568 0-18569 0-18570 0-18571 0-18572 0-18573 0-18574 0-18575 0-18576 0-18577 0-18578 0-18579 0-18580 0-18581 0-18582 0-18583 0-18584 0-18585 0-18586 0-18587 0-18588 0-18589 0-18590 0-18591 0-18592 0-18593} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-304 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-18552 {}} {258 0 0 0-18551 {}} {258 0 0 0-18550 {}} {130 0 0 0-18549 {}} {130 0 0 0-18548 {}} {130 0 0 0-18547 {}} {130 0 0 0-18546 {}} {64 0 0 0-18545 {}} {64 0 0 0-18307 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18552 {}} {131 0 0 0-18594 {}} {130 0 0 0-18595 {}} {130 0 0 0-18596 {}} {130 0 0 0-18597 {}} {130 0 0 0-18598 {}} {130 0 0 0-18599 {}} {130 0 0 0-18600 {}} {130 0 0 0-18601 {}} {130 0 0 0-18602 {}} {130 0 0 0-18603 {}} {64 0 0 0-18309 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18594) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-305 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{131 0 0 0-18308 {}}} SUCCS {{259 0 0 0-18595 {}} {130 0 0 0-18603 {}}} CYCLES {}}
set a(0-18595) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-306 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-18594 {}} {130 0 0 0-18308 {}}} SUCCS {{259 0 0 0-18596 {}} {130 0 0 0-18603 {}}} CYCLES {}}
set a(0-18596) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-307 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-18595 {}} {130 0 0 0-18308 {}}} SUCCS {{258 0 0 0-18600 {}} {130 0 0 0-18603 {}}} CYCLES {}}
set a(0-18597) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-308 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8650000499999999} PREDS {{130 0 0 0-18308 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18598 {}} {130 0 0 0-18603 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18598) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#16 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-309 LOC {6 1.0 7 0.0 7 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-18597 {}} {130 0 0 0-18308 {}}} SUCCS {{259 0 0 0-18599 {}} {130 0 0 0-18603 {}}} CYCLES {}}
set a(0-18599) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-310 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-18598 {}} {130 0 0 0-18308 {}}} SUCCS {{259 0 0 0-18600 {}} {130 0 0 0-18603 {}}} CYCLES {}}
set a(0-18600) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-311 LOC {7 0.0 7 0.8650000499999999 7 0.8650000499999999 7 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-18599 {}} {258 0 0 0-18596 {}} {130 0 0 0-18308 {}}} SUCCS {{259 0 0 0-18601 {}} {130 0 0 0-18603 {}}} CYCLES {}}
set a(0-18601) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-312 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18600 {}} {130 0 0 0-18308 {}}} SUCCS {{259 0 0 0-18602 {}} {130 0 0 0-18603 {}}} CYCLES {}}
set a(0-18602) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-313 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18601 {}} {130 0 0 0-18308 {}}} SUCCS {{259 0 0 0-18603 {}}} CYCLES {}}
set a(0-18603) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-314 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18602 {}} {130 0 0 0-18601 {}} {130 0 0 0-18600 {}} {130 0 0 0-18599 {}} {130 0 0 0-18598 {}} {130 0 0 0-18597 {}} {130 0 0 0-18596 {}} {130 0 0 0-18595 {}} {130 0 0 0-18594 {}} {130 0 0 0-18308 {}}} SUCCS {{128 0 0 0-18613 {}} {64 0 0 0-18309 {}}} CYCLES {}}
set a(0-18604) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-315 LOC {1 0.118125 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 6 0.088546025} PREDS {{258 0 0 0-18352 {}}} SUCCS {{258 0 0 0-18608 {}} {130 0 0 0-18309 {}} {258 0 0 0-19105 {}} {258 0 0 0-19602 {}} {258 0 0 0-20098 {}}} CYCLES {}}
set a(0-18605) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-316 LOC {0 1.0 5 0.0 5 0.0 5 0.0 6 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18606 {}} {130 0 0 0-18309 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18606) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#17 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-317 LOC {0 1.0 5 0.0 5 0.0 6 0.08854614999999999} PREDS {{259 0 0 0-18605 {}}} SUCCS {{259 0 0 0-18607 {}} {130 0 0 0-18309 {}}} CYCLES {}}
set a(0-18607) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-318 LOC {0 1.0 5 0.08854614999999999 5 0.08854614999999999 6 0.08854614999999999} PREDS {{259 0 0 0-18606 {}}} SUCCS {{259 0 0 0-18608 {}} {130 0 0 0-18309 {}}} CYCLES {}}
set a(0-18608) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-319 LOC {1 0.18687499999999999 5 0.08854614999999999 5 0.08854614999999999 5 0.5624999104999999 6 0.5624999104999999} PREDS {{259 0 0 0-18607 {}} {258 0 0 0-18604 {}}} SUCCS {{259 0 0 0-18609 {}} {258 0 0 0-18611 {}} {130 0 0 0-18309 {}}} CYCLES {}}
set a(0-18609) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#64 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-320 LOC {1 0.66082885 5 0.5625 5 0.5625 6 0.5625} PREDS {{259 0 0 0-18608 {}}} SUCCS {{259 0 3.000 0-18610 {}} {130 0 0 0-18309 {}}} CYCLES {}}
set a(0-18610) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-321 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.000 0-18609 {}}} SUCCS {{258 0 0 0-18309 {}}} CYCLES {}}
set a(0-18611) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-322 LOC {1 0.66082885 5 0.5625 5 0.5625 6 0.5625} PREDS {{258 0 0 0-18608 {}}} SUCCS {{259 0 3.000 0-18612 {}} {130 0 0 0-18309 {}}} CYCLES {}}
set a(0-18612) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-323 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.000 0-18611 {}}} SUCCS {{258 0 0 0-18309 {}}} CYCLES {}}
set a(0-18613) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#5(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-324 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-18603 {}} {772 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18309 {}}} CYCLES {}}
set a(0-18614) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-325 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-18660 {}}} SUCCS {{259 0 0 0-18615 {}} {130 0 0 0-18659 {}} {256 0 0 0-18660 {}}} CYCLES {}}
set a(0-18615) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(12:0))(11-2) TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-326 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-18614 {}}} SUCCS {{258 0 0 0-18619 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18616) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-327 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-18617 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18617) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#18 TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-328 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-18616 {}}} SUCCS {{259 0 0 0-18618 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18618) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-329 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-18617 {}}} SUCCS {{259 0 0 0-18619 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18619) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.03 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-330 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-18618 {}} {258 0 0 0-18615 {}}} SUCCS {{258 0 0 0-18622 {}} {258 0 0 0-18646 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18620) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-331 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18660 {}}} SUCCS {{259 0 0 0-18621 {}} {130 0 0 0-18659 {}} {256 0 0 0-18660 {}}} CYCLES {}}
set a(0-18621) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(12:0))(1-0)#1 TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-332 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18620 {}}} SUCCS {{259 0 0 0-18622 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18622) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-333 LOC {1 0.129375 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-18621 {}} {258 0 0 0-18619 {}}} SUCCS {{259 0 3.750 0-18623 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18623) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-334 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18622 {}} {774 0 3.750 0-18654 {}} {774 0 3.750 0-18647 {}}} SUCCS {{258 0 0 0-18639 {}} {256 0 0 0-18647 {}} {258 0 0 0-18649 {}} {256 0 0 0-18654 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18624) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-335 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18625 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18625) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#19 TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-336 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18624 {}}} SUCCS {{259 0 0 0-18626 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18626) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-337 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18625 {}}} SUCCS {{258 0 0 0-18628 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18627) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-338 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18628 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18628) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.07 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-339 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18627 {}} {258 0 0 0-18626 {}}} SUCCS {{258 0 0 0-18631 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18629) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-340 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18660 {}}} SUCCS {{259 0 0 0-18630 {}} {130 0 0 0-18659 {}} {256 0 0 0-18660 {}}} CYCLES {}}
set a(0-18630) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(12:0))(11-0) TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-341 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18629 {}}} SUCCS {{259 0 0 0-18631 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18631) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-342 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18630 {}} {258 0 0 0-18628 {}}} SUCCS {{259 0 3.750 0-18632 {}} {258 0 3.750 0-18654 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18632) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-343 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18631 {}} {774 0 3.750 0-18654 {}} {774 0 3.750 0-18647 {}}} SUCCS {{259 0 0 0-18633 {}} {256 0 0 0-18647 {}} {256 0 0 0-18654 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18633) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-344 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18632 {}} {128 0 0 0-18637 {}}} SUCCS {{258 0 0 0-18637 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18634) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-345 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18637 {}}} SUCCS {{258 0 0 0-18637 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18635) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-346 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18637 {}}} SUCCS {{258 0 0 0-18637 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18636) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-347 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18637 {}}} SUCCS {{259 0 0 0-18637 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18637) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-348 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18636 {}} {258 0 0 0-18635 {}} {258 0 0 0-18634 {}} {258 0 0 0-18633 {}}} SUCCS {{128 0 0 0-18633 {}} {128 0 0 0-18634 {}} {128 0 0 0-18635 {}} {128 0 0 0-18636 {}} {259 0 0 0-18638 {}}} CYCLES {}}
set a(0-18638) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-349 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18637 {}}} SUCCS {{259 0 0 0-18639 {}} {258 0 0 0-18648 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18639) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-350 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18638 {}} {258 0 0 0-18623 {}}} SUCCS {{259 0 0 0-18640 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18640) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-351 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18639 {}} {128 0 0 0-18642 {}}} SUCCS {{258 0 0 0-18642 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18641) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-352 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18642 {}}} SUCCS {{259 0 0 0-18642 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18642) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-353 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18641 {}} {258 0 0 0-18640 {}}} SUCCS {{128 0 0 0-18640 {}} {128 0 0 0-18641 {}} {259 0 0 0-18643 {}}} CYCLES {}}
set a(0-18643) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-354 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18642 {}}} SUCCS {{258 0 3.750 0-18647 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18644) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-355 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-18660 {}}} SUCCS {{259 0 0 0-18645 {}} {130 0 0 0-18659 {}} {256 0 0 0-18660 {}}} CYCLES {}}
set a(0-18645) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(12:0))(1-0) TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-356 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-18644 {}}} SUCCS {{259 0 0 0-18646 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18646) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-357 LOC {1 0.129375 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18645 {}} {258 0 0 0-18619 {}}} SUCCS {{259 0 3.750 0-18647 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18647) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-358 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18647 {}} {259 0 3.750 0-18646 {}} {258 0 3.750 0-18643 {}} {256 0 0 0-18632 {}} {256 0 0 0-18623 {}} {774 0 0 0-18654 {}}} SUCCS {{774 0 3.750 0-18623 {}} {774 0 3.750 0-18632 {}} {774 0 0 0-18647 {}} {258 0 0 0-18654 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18648) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-359 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18638 {}}} SUCCS {{259 0 0 0-18649 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18649) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-360 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18648 {}} {258 0 0 0-18623 {}}} SUCCS {{259 0 0 0-18650 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18650) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-361 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18649 {}} {128 0 0 0-18652 {}}} SUCCS {{258 0 0 0-18652 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18651) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-362 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18652 {}}} SUCCS {{259 0 0 0-18652 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18652) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-363 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18651 {}} {258 0 0 0-18650 {}}} SUCCS {{128 0 0 0-18650 {}} {128 0 0 0-18651 {}} {259 0 0 0-18653 {}}} CYCLES {}}
set a(0-18653) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-364 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18652 {}}} SUCCS {{259 0 3.750 0-18654 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18654) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-365 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18654 {}} {259 0 3.750 0-18653 {}} {258 0 0 0-18647 {}} {256 0 0 0-18632 {}} {258 0 3.750 0-18631 {}} {256 0 0 0-18623 {}}} SUCCS {{774 0 3.750 0-18623 {}} {774 0 3.750 0-18632 {}} {774 0 0 0-18647 {}} {774 0 0 0-18654 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18655) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-366 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18660 {}}} SUCCS {{259 0 0 0-18656 {}} {130 0 0 0-18659 {}} {256 0 0 0-18660 {}}} CYCLES {}}
set a(0-18656) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(12:0))(11-0)#1 TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-367 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18655 {}}} SUCCS {{259 0 0 0-18657 {}} {130 0 0 0-18659 {}}} CYCLES {}}
set a(0-18657) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-368 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18656 {}}} SUCCS {{259 0 0 0-18658 {}} {130 0 0 0-18659 {}} {258 0 0 0-18660 {}}} CYCLES {}}
set a(0-18658) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(12:0))(12) TYPE READSLICE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-369 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18657 {}}} SUCCS {{259 0 0 0-18659 {}}} CYCLES {}}
set a(0-18659) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18309 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-370 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18658 {}} {130 0 0 0-18657 {}} {130 0 0 0-18656 {}} {130 0 0 0-18655 {}} {130 0 0 0-18654 {}} {130 0 0 0-18653 {}} {130 0 0 0-18651 {}} {130 0 0 0-18650 {}} {130 0 0 0-18649 {}} {130 0 0 0-18648 {}} {130 0 0 0-18647 {}} {130 0 0 0-18646 {}} {130 0 0 0-18645 {}} {130 0 0 0-18644 {}} {130 0 0 0-18643 {}} {130 0 0 0-18641 {}} {130 0 0 0-18640 {}} {130 0 0 0-18639 {}} {130 0 0 0-18638 {}} {130 0 0 0-18636 {}} {130 0 0 0-18635 {}} {130 0 0 0-18634 {}} {130 0 0 0-18633 {}} {130 0 0 0-18632 {}} {130 0 0 0-18631 {}} {130 0 0 0-18630 {}} {130 0 0 0-18629 {}} {130 0 0 0-18628 {}} {130 0 0 0-18627 {}} {130 0 0 0-18626 {}} {130 0 0 0-18625 {}} {130 0 0 0-18624 {}} {130 0 0 0-18623 {}} {130 0 0 0-18622 {}} {130 0 0 0-18621 {}} {130 0 0 0-18620 {}} {130 0 0 0-18619 {}} {130 0 0 0-18618 {}} {130 0 0 0-18617 {}} {130 0 0 0-18616 {}} {130 0 0 0-18615 {}} {130 0 0 0-18614 {}}} SUCCS {{129 0 0 0-18660 {}}} CYCLES {}}
set a(0-18660) {AREA_SCORE {} NAME asn(VEC_LOOP:j#5(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18309 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18660 {}} {129 0 0 0-18659 {}} {258 0 0 0-18657 {}} {256 0 0 0-18655 {}} {256 0 0 0-18644 {}} {256 0 0 0-18629 {}} {256 0 0 0-18620 {}} {256 0 0 0-18614 {}}} SUCCS {{774 0 0 0-18614 {}} {774 0 0 0-18620 {}} {774 0 0 0-18629 {}} {774 0 0 0-18644 {}} {774 0 0 0-18655 {}} {772 0 0 0-18660 {}}} CYCLES {}}
set a(0-18309) {CHI {0-18614 0-18615 0-18616 0-18617 0-18618 0-18619 0-18620 0-18621 0-18622 0-18623 0-18624 0-18625 0-18626 0-18627 0-18628 0-18629 0-18630 0-18631 0-18632 0-18633 0-18634 0-18635 0-18636 0-18637 0-18638 0-18639 0-18640 0-18641 0-18642 0-18643 0-18644 0-18645 0-18646 0-18647 0-18648 0-18649 0-18650 0-18651 0-18652 0-18653 0-18654 0-18655 0-18656 0-18657 0-18658 0-18659 0-18660} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-371 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18613 {}} {258 0 0 0-18612 {}} {130 0 0 0-18611 {}} {258 0 0 0-18610 {}} {130 0 0 0-18609 {}} {130 0 0 0-18608 {}} {130 0 0 0-18607 {}} {130 0 0 0-18606 {}} {130 0 0 0-18605 {}} {130 0 0 0-18604 {}} {64 0 0 0-18603 {}} {64 0 0 0-18308 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18613 {}} {131 0 0 0-18661 {}} {130 0 0 0-18662 {}} {130 0 0 0-18663 {}} {130 0 0 0-18664 {}} {130 0 0 0-18665 {}} {130 0 0 0-18666 {}} {130 0 0 0-18667 {}} {130 0 0 0-18668 {}} {130 0 0 0-18669 {}} {130 0 0 0-18670 {}} {64 0 0 0-18310 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18661) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-372 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{131 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18662 {}} {130 0 0 0-18670 {}}} CYCLES {}}
set a(0-18662) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-373 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-18661 {}} {130 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18663 {}} {130 0 0 0-18670 {}}} CYCLES {}}
set a(0-18663) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-374 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-18662 {}} {130 0 0 0-18309 {}}} SUCCS {{258 0 0 0-18667 {}} {130 0 0 0-18670 {}}} CYCLES {}}
set a(0-18664) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-375 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8650000499999999} PREDS {{130 0 0 0-18309 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18665 {}} {130 0 0 0-18670 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18665) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#20 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-376 LOC {7 1.0 8 0.0 8 0.0 8 0.8650000499999999} PREDS {{259 0 0 0-18664 {}} {130 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18666 {}} {130 0 0 0-18670 {}}} CYCLES {}}
set a(0-18666) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-377 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-18665 {}} {130 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18667 {}} {130 0 0 0-18670 {}}} CYCLES {}}
set a(0-18667) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-378 LOC {8 0.0 8 0.8650000499999999 8 0.8650000499999999 8 0.9999999249999999 8 0.9999999249999999} PREDS {{259 0 0 0-18666 {}} {258 0 0 0-18663 {}} {130 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18668 {}} {130 0 0 0-18670 {}}} CYCLES {}}
set a(0-18668) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-379 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-18667 {}} {130 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18669 {}} {130 0 0 0-18670 {}}} CYCLES {}}
set a(0-18669) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-380 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-18668 {}} {130 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18670 {}}} CYCLES {}}
set a(0-18670) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-381 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-18669 {}} {130 0 0 0-18668 {}} {130 0 0 0-18667 {}} {130 0 0 0-18666 {}} {130 0 0 0-18665 {}} {130 0 0 0-18664 {}} {130 0 0 0-18663 {}} {130 0 0 0-18662 {}} {130 0 0 0-18661 {}} {130 0 0 0-18309 {}}} SUCCS {{128 0 0 0-18677 {}} {64 0 0 0-18310 {}}} CYCLES {}}
set a(0-18671) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-382 LOC {0 1.0 6 0.0 6 0.0 6 0.0 7 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18672 {}} {130 0 0 0-18310 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18672) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#21 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-383 LOC {0 1.0 6 0.0 6 0.0 7 0.08854614999999999} PREDS {{259 0 0 0-18671 {}}} SUCCS {{259 0 0 0-18673 {}} {130 0 0 0-18310 {}}} CYCLES {}}
set a(0-18673) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-384 LOC {0 1.0 6 0.08854614999999999 6 0.08854614999999999 7 0.08854614999999999} PREDS {{259 0 0 0-18672 {}}} SUCCS {{259 0 0 0-18674 {}} {130 0 0 0-18310 {}}} CYCLES {}}
set a(0-18674) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-385 LOC {1 0.18687499999999999 6 0.08854614999999999 6 0.08854614999999999 6 0.5624999104999999 7 0.5624999104999999} PREDS {{259 0 0 0-18673 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-18675 {}} {258 0 3.000 0-18676 {}} {130 0 0 0-18310 {}}} CYCLES {}}
set a(0-18675) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-386 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 3.000 0-18674 {}}} SUCCS {{258 0 0 0-18310 {}}} CYCLES {}}
set a(0-18676) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-387 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 8 0.2999998749999999} PREDS {{258 0 3.000 0-18674 {}}} SUCCS {{258 0 0 0-18310 {}}} CYCLES {}}
set a(0-18677) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#6(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-388 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-18670 {}} {772 0 0 0-18310 {}}} SUCCS {{259 0 0 0-18310 {}}} CYCLES {}}
set a(0-18678) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-389 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-18718 {}}} SUCCS {{259 0 0 0-18679 {}} {130 0 0 0-18717 {}} {256 0 0 0-18718 {}}} CYCLES {}}
set a(0-18679) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(12:0))(11-0) TYPE READSLICE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-390 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18678 {}}} SUCCS {{258 0 0 0-18683 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18680) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-391 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-18681 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18681) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#22 TYPE READSLICE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-392 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18680 {}}} SUCCS {{259 0 0 0-18682 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18682) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-393 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-18681 {}}} SUCCS {{259 0 0 0-18683 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18683) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-394 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-18682 {}} {258 0 0 0-18679 {}}} SUCCS {{259 0 3.750 0-18684 {}} {258 0 3.750 0-18705 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18684) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-395 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18683 {}} {774 0 3.750 0-18712 {}} {774 0 3.750 0-18705 {}}} SUCCS {{258 0 0 0-18700 {}} {256 0 0 0-18705 {}} {258 0 0 0-18707 {}} {256 0 0 0-18712 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18685) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-396 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18686 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18686) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#23 TYPE READSLICE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-397 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18685 {}}} SUCCS {{259 0 0 0-18687 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18687) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-398 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18686 {}}} SUCCS {{258 0 0 0-18689 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18688) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-399 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18689 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18689) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.07 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-400 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18688 {}} {258 0 0 0-18687 {}}} SUCCS {{258 0 0 0-18692 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18690) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-401 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18718 {}}} SUCCS {{259 0 0 0-18691 {}} {130 0 0 0-18717 {}} {256 0 0 0-18718 {}}} CYCLES {}}
set a(0-18691) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(12:0))(11-0)#1 TYPE READSLICE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-402 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18690 {}}} SUCCS {{259 0 0 0-18692 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18692) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-403 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18691 {}} {258 0 0 0-18689 {}}} SUCCS {{259 0 3.750 0-18693 {}} {258 0 3.750 0-18712 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18693) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-404 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18692 {}} {774 0 3.750 0-18712 {}} {774 0 3.750 0-18705 {}}} SUCCS {{259 0 0 0-18694 {}} {256 0 0 0-18705 {}} {256 0 0 0-18712 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18694) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-405 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18693 {}} {128 0 0 0-18698 {}}} SUCCS {{258 0 0 0-18698 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18695) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-406 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18698 {}}} SUCCS {{258 0 0 0-18698 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18696) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-407 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18698 {}}} SUCCS {{258 0 0 0-18698 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18697) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-408 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18698 {}}} SUCCS {{259 0 0 0-18698 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18698) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-409 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18697 {}} {258 0 0 0-18696 {}} {258 0 0 0-18695 {}} {258 0 0 0-18694 {}}} SUCCS {{128 0 0 0-18694 {}} {128 0 0 0-18695 {}} {128 0 0 0-18696 {}} {128 0 0 0-18697 {}} {259 0 0 0-18699 {}}} CYCLES {}}
set a(0-18699) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-410 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18698 {}}} SUCCS {{259 0 0 0-18700 {}} {258 0 0 0-18706 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18700) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-411 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18699 {}} {258 0 0 0-18684 {}}} SUCCS {{259 0 0 0-18701 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18701) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-412 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18700 {}} {128 0 0 0-18703 {}}} SUCCS {{258 0 0 0-18703 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18702) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-413 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18703 {}}} SUCCS {{259 0 0 0-18703 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18703) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-414 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18702 {}} {258 0 0 0-18701 {}}} SUCCS {{128 0 0 0-18701 {}} {128 0 0 0-18702 {}} {259 0 0 0-18704 {}}} CYCLES {}}
set a(0-18704) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-415 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18703 {}}} SUCCS {{259 0 3.750 0-18705 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18705) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-416 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18705 {}} {259 0 3.750 0-18704 {}} {256 0 0 0-18693 {}} {256 0 0 0-18684 {}} {258 0 3.750 0-18683 {}} {774 0 0 0-18712 {}}} SUCCS {{774 0 3.750 0-18684 {}} {774 0 3.750 0-18693 {}} {774 0 0 0-18705 {}} {258 0 0 0-18712 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18706) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-417 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18699 {}}} SUCCS {{259 0 0 0-18707 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18707) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-418 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18706 {}} {258 0 0 0-18684 {}}} SUCCS {{259 0 0 0-18708 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18708) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-419 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18707 {}} {128 0 0 0-18710 {}}} SUCCS {{258 0 0 0-18710 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18709) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-420 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18710 {}}} SUCCS {{259 0 0 0-18710 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18710) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-421 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18709 {}} {258 0 0 0-18708 {}}} SUCCS {{128 0 0 0-18708 {}} {128 0 0 0-18709 {}} {259 0 0 0-18711 {}}} CYCLES {}}
set a(0-18711) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-422 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18710 {}}} SUCCS {{259 0 3.750 0-18712 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18712) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-423 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18712 {}} {259 0 3.750 0-18711 {}} {258 0 0 0-18705 {}} {256 0 0 0-18693 {}} {258 0 3.750 0-18692 {}} {256 0 0 0-18684 {}}} SUCCS {{774 0 3.750 0-18684 {}} {774 0 3.750 0-18693 {}} {774 0 0 0-18705 {}} {774 0 0 0-18712 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18713) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-424 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18718 {}}} SUCCS {{259 0 0 0-18714 {}} {130 0 0 0-18717 {}} {256 0 0 0-18718 {}}} CYCLES {}}
set a(0-18714) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(12:0))(11-0)#2 TYPE READSLICE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-425 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18713 {}}} SUCCS {{259 0 0 0-18715 {}} {130 0 0 0-18717 {}}} CYCLES {}}
set a(0-18715) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-426 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18714 {}}} SUCCS {{259 0 0 0-18716 {}} {130 0 0 0-18717 {}} {258 0 0 0-18718 {}}} CYCLES {}}
set a(0-18716) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(12:0))(12) TYPE READSLICE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-427 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18715 {}}} SUCCS {{259 0 0 0-18717 {}}} CYCLES {}}
set a(0-18717) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18310 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-428 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18716 {}} {130 0 0 0-18715 {}} {130 0 0 0-18714 {}} {130 0 0 0-18713 {}} {130 0 0 0-18712 {}} {130 0 0 0-18711 {}} {130 0 0 0-18709 {}} {130 0 0 0-18708 {}} {130 0 0 0-18707 {}} {130 0 0 0-18706 {}} {130 0 0 0-18705 {}} {130 0 0 0-18704 {}} {130 0 0 0-18702 {}} {130 0 0 0-18701 {}} {130 0 0 0-18700 {}} {130 0 0 0-18699 {}} {130 0 0 0-18697 {}} {130 0 0 0-18696 {}} {130 0 0 0-18695 {}} {130 0 0 0-18694 {}} {130 0 0 0-18693 {}} {130 0 0 0-18692 {}} {130 0 0 0-18691 {}} {130 0 0 0-18690 {}} {130 0 0 0-18689 {}} {130 0 0 0-18688 {}} {130 0 0 0-18687 {}} {130 0 0 0-18686 {}} {130 0 0 0-18685 {}} {130 0 0 0-18684 {}} {130 0 0 0-18683 {}} {130 0 0 0-18682 {}} {130 0 0 0-18681 {}} {130 0 0 0-18680 {}} {130 0 0 0-18679 {}} {130 0 0 0-18678 {}}} SUCCS {{129 0 0 0-18718 {}}} CYCLES {}}
set a(0-18718) {AREA_SCORE {} NAME asn(VEC_LOOP:j#6(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18310 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18718 {}} {129 0 0 0-18717 {}} {258 0 0 0-18715 {}} {256 0 0 0-18713 {}} {256 0 0 0-18690 {}} {256 0 0 0-18678 {}}} SUCCS {{774 0 0 0-18678 {}} {774 0 0 0-18690 {}} {774 0 0 0-18713 {}} {772 0 0 0-18718 {}}} CYCLES {}}
set a(0-18310) {CHI {0-18678 0-18679 0-18680 0-18681 0-18682 0-18683 0-18684 0-18685 0-18686 0-18687 0-18688 0-18689 0-18690 0-18691 0-18692 0-18693 0-18694 0-18695 0-18696 0-18697 0-18698 0-18699 0-18700 0-18701 0-18702 0-18703 0-18704 0-18705 0-18706 0-18707 0-18708 0-18709 0-18710 0-18711 0-18712 0-18713 0-18714 0-18715 0-18716 0-18717 0-18718} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-429 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-18677 {}} {258 0 0 0-18676 {}} {258 0 0 0-18675 {}} {130 0 0 0-18674 {}} {130 0 0 0-18673 {}} {130 0 0 0-18672 {}} {130 0 0 0-18671 {}} {64 0 0 0-18670 {}} {64 0 0 0-18309 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18677 {}} {131 0 0 0-18719 {}} {130 0 0 0-18720 {}} {130 0 0 0-18721 {}} {130 0 0 0-18722 {}} {130 0 0 0-18723 {}} {130 0 0 0-18724 {}} {130 0 0 0-18725 {}} {130 0 0 0-18726 {}} {130 0 0 0-18727 {}} {130 0 0 0-18728 {}} {64 0 0 0-18311 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18719) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-430 LOC {8 1.0 9 0.8650000499999999 9 0.8650000499999999 9 0.8650000499999999} PREDS {{131 0 0 0-18310 {}}} SUCCS {{259 0 0 0-18720 {}} {130 0 0 0-18728 {}}} CYCLES {}}
set a(0-18720) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-431 LOC {8 1.0 9 0.8650000499999999 9 0.8650000499999999 9 0.8650000499999999} PREDS {{259 0 0 0-18719 {}} {130 0 0 0-18310 {}}} SUCCS {{259 0 0 0-18721 {}} {130 0 0 0-18728 {}}} CYCLES {}}
set a(0-18721) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-432 LOC {8 1.0 9 0.8650000499999999 9 0.8650000499999999 9 0.8650000499999999} PREDS {{259 0 0 0-18720 {}} {130 0 0 0-18310 {}}} SUCCS {{258 0 0 0-18725 {}} {130 0 0 0-18728 {}}} CYCLES {}}
set a(0-18722) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-433 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.8650000499999999} PREDS {{130 0 0 0-18310 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18723 {}} {130 0 0 0-18728 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18723) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#25 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-434 LOC {8 1.0 9 0.0 9 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18722 {}} {130 0 0 0-18310 {}}} SUCCS {{259 0 0 0-18724 {}} {130 0 0 0-18728 {}}} CYCLES {}}
set a(0-18724) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-435 LOC {8 1.0 9 0.8650000499999999 9 0.8650000499999999 9 0.8650000499999999} PREDS {{259 0 0 0-18723 {}} {130 0 0 0-18310 {}}} SUCCS {{259 0 0 0-18725 {}} {130 0 0 0-18728 {}}} CYCLES {}}
set a(0-18725) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-436 LOC {9 0.0 9 0.8650000499999999 9 0.8650000499999999 9 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18724 {}} {258 0 0 0-18721 {}} {130 0 0 0-18310 {}}} SUCCS {{259 0 0 0-18726 {}} {130 0 0 0-18728 {}}} CYCLES {}}
set a(0-18726) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-437 LOC {9 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18725 {}} {130 0 0 0-18310 {}}} SUCCS {{259 0 0 0-18727 {}} {130 0 0 0-18728 {}}} CYCLES {}}
set a(0-18727) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-438 LOC {9 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18726 {}} {130 0 0 0-18310 {}}} SUCCS {{259 0 0 0-18728 {}}} CYCLES {}}
set a(0-18728) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-439 LOC {9 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18727 {}} {130 0 0 0-18726 {}} {130 0 0 0-18725 {}} {130 0 0 0-18724 {}} {130 0 0 0-18723 {}} {130 0 0 0-18722 {}} {130 0 0 0-18721 {}} {130 0 0 0-18720 {}} {130 0 0 0-18719 {}} {130 0 0 0-18310 {}}} SUCCS {{128 0 0 0-18737 {}} {64 0 0 0-18311 {}}} CYCLES {}}
set a(0-18729) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-440 LOC {0 1.0 7 0.0 7 0.0 7 0.0 8 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18730 {}} {130 0 0 0-18311 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18730) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#12 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-441 LOC {0 1.0 7 0.0 7 0.0 8 0.08854614999999999} PREDS {{259 0 0 0-18729 {}}} SUCCS {{259 0 0 0-18731 {}} {130 0 0 0-18311 {}}} CYCLES {}}
set a(0-18731) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-442 LOC {0 1.0 7 0.08854614999999999 7 0.08854614999999999 8 0.08854614999999999} PREDS {{259 0 0 0-18730 {}}} SUCCS {{259 0 0 0-18732 {}} {130 0 0 0-18311 {}}} CYCLES {}}
set a(0-18732) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-443 LOC {1 0.18687499999999999 7 0.08854614999999999 7 0.08854614999999999 7 0.5624999104999999 8 0.5624999104999999} PREDS {{259 0 0 0-18731 {}} {258 0 0 0-18479 {}}} SUCCS {{259 0 0 0-18733 {}} {258 0 0 0-18735 {}} {130 0 0 0-18311 {}}} CYCLES {}}
set a(0-18733) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#65 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-444 LOC {1 0.66082885 7 0.5625 7 0.5625 8 0.5625} PREDS {{259 0 0 0-18732 {}}} SUCCS {{259 0 3.000 0-18734 {}} {130 0 0 0-18311 {}}} CYCLES {}}
set a(0-18734) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-445 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.000 0-18733 {}}} SUCCS {{258 0 0 0-18311 {}}} CYCLES {}}
set a(0-18735) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-446 LOC {1 0.66082885 7 0.5625 7 0.5625 8 0.5625} PREDS {{258 0 0 0-18732 {}}} SUCCS {{259 0 3.000 0-18736 {}} {130 0 0 0-18311 {}}} CYCLES {}}
set a(0-18736) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-447 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.000 0-18735 {}}} SUCCS {{258 0 0 0-18311 {}}} CYCLES {}}
set a(0-18737) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#7(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-448 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-18728 {}} {772 0 0 0-18311 {}}} SUCCS {{259 0 0 0-18311 {}}} CYCLES {}}
set a(0-18738) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{774 0 0 0-18784 {}}} SUCCS {{259 0 0 0-18739 {}} {130 0 0 0-18783 {}} {256 0 0 0-18784 {}}} CYCLES {}}
set a(0-18739) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(12:0))(11-1) TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-450 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-18738 {}}} SUCCS {{258 0 0 0-18743 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18740) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-18741 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18741) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#26 TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-452 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-18740 {}}} SUCCS {{259 0 0 0-18742 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18742) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-453 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 5 0.33749999999999997} PREDS {{259 0 0 0-18741 {}}} SUCCS {{259 0 0 0-18743 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18743) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.05 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-454 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-18742 {}} {258 0 0 0-18739 {}}} SUCCS {{258 0 0 0-18746 {}} {258 0 0 0-18770 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18744) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-455 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18784 {}}} SUCCS {{259 0 0 0-18745 {}} {130 0 0 0-18783 {}} {256 0 0 0-18784 {}}} CYCLES {}}
set a(0-18745) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(12:0))(0)#1 TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-456 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18744 {}}} SUCCS {{259 0 0 0-18746 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18746) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-457 LOC {1 0.13125 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-18745 {}} {258 0 0 0-18743 {}}} SUCCS {{259 0 3.750 0-18747 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18747) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-458 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18746 {}} {774 0 3.750 0-18778 {}} {774 0 3.750 0-18771 {}}} SUCCS {{258 0 0 0-18763 {}} {256 0 0 0-18771 {}} {258 0 0 0-18773 {}} {256 0 0 0-18778 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18748) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-459 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18749 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18749) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#27 TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-460 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18748 {}}} SUCCS {{259 0 0 0-18750 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18750) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-461 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18749 {}}} SUCCS {{258 0 0 0-18752 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18751) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-462 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18752 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18752) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.07 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-463 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18751 {}} {258 0 0 0-18750 {}}} SUCCS {{258 0 0 0-18755 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18753) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-464 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18784 {}}} SUCCS {{259 0 0 0-18754 {}} {130 0 0 0-18783 {}} {256 0 0 0-18784 {}}} CYCLES {}}
set a(0-18754) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(12:0))(11-0) TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-465 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18753 {}}} SUCCS {{259 0 0 0-18755 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18755) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-466 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18754 {}} {258 0 0 0-18752 {}}} SUCCS {{259 0 3.750 0-18756 {}} {258 0 3.750 0-18778 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18756) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-467 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18755 {}} {774 0 3.750 0-18778 {}} {774 0 3.750 0-18771 {}}} SUCCS {{259 0 0 0-18757 {}} {256 0 0 0-18771 {}} {256 0 0 0-18778 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18757) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-468 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18756 {}} {128 0 0 0-18761 {}}} SUCCS {{258 0 0 0-18761 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18758) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-469 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18761 {}}} SUCCS {{258 0 0 0-18761 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18759) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-470 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18761 {}}} SUCCS {{258 0 0 0-18761 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18760) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-471 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18761 {}}} SUCCS {{259 0 0 0-18761 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18761) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-472 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18760 {}} {258 0 0 0-18759 {}} {258 0 0 0-18758 {}} {258 0 0 0-18757 {}}} SUCCS {{128 0 0 0-18757 {}} {128 0 0 0-18758 {}} {128 0 0 0-18759 {}} {128 0 0 0-18760 {}} {259 0 0 0-18762 {}}} CYCLES {}}
set a(0-18762) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-473 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18761 {}}} SUCCS {{259 0 0 0-18763 {}} {258 0 0 0-18772 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18763) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-474 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18762 {}} {258 0 0 0-18747 {}}} SUCCS {{259 0 0 0-18764 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18764) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-475 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18763 {}} {128 0 0 0-18766 {}}} SUCCS {{258 0 0 0-18766 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18765) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-476 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18766 {}}} SUCCS {{259 0 0 0-18766 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18766) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-477 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18765 {}} {258 0 0 0-18764 {}}} SUCCS {{128 0 0 0-18764 {}} {128 0 0 0-18765 {}} {259 0 0 0-18767 {}}} CYCLES {}}
set a(0-18767) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-478 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18766 {}}} SUCCS {{258 0 3.750 0-18771 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18768) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-479 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-18784 {}}} SUCCS {{259 0 0 0-18769 {}} {130 0 0 0-18783 {}} {256 0 0 0-18784 {}}} CYCLES {}}
set a(0-18769) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(12:0))(0) TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-480 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-18768 {}}} SUCCS {{259 0 0 0-18770 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18770) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-481 LOC {1 0.13125 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18769 {}} {258 0 0 0-18743 {}}} SUCCS {{259 0 3.750 0-18771 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18771) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-482 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18771 {}} {259 0 3.750 0-18770 {}} {258 0 3.750 0-18767 {}} {256 0 0 0-18756 {}} {256 0 0 0-18747 {}} {774 0 0 0-18778 {}}} SUCCS {{774 0 3.750 0-18747 {}} {774 0 3.750 0-18756 {}} {774 0 0 0-18771 {}} {258 0 0 0-18778 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18772) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-483 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18762 {}}} SUCCS {{259 0 0 0-18773 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18773) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-484 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18772 {}} {258 0 0 0-18747 {}}} SUCCS {{259 0 0 0-18774 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18774) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-485 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18773 {}} {128 0 0 0-18776 {}}} SUCCS {{258 0 0 0-18776 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18775) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-486 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18776 {}}} SUCCS {{259 0 0 0-18776 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18776) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-487 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18775 {}} {258 0 0 0-18774 {}}} SUCCS {{128 0 0 0-18774 {}} {128 0 0 0-18775 {}} {259 0 0 0-18777 {}}} CYCLES {}}
set a(0-18777) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-488 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18776 {}}} SUCCS {{259 0 3.750 0-18778 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18778) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-489 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18778 {}} {259 0 3.750 0-18777 {}} {258 0 0 0-18771 {}} {256 0 0 0-18756 {}} {258 0 3.750 0-18755 {}} {256 0 0 0-18747 {}}} SUCCS {{774 0 3.750 0-18747 {}} {774 0 3.750 0-18756 {}} {774 0 0 0-18771 {}} {774 0 0 0-18778 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18779) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-490 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18784 {}}} SUCCS {{259 0 0 0-18780 {}} {130 0 0 0-18783 {}} {256 0 0 0-18784 {}}} CYCLES {}}
set a(0-18780) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(12:0))(11-0)#1 TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-491 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18779 {}}} SUCCS {{259 0 0 0-18781 {}} {130 0 0 0-18783 {}}} CYCLES {}}
set a(0-18781) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-492 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18780 {}}} SUCCS {{259 0 0 0-18782 {}} {130 0 0 0-18783 {}} {258 0 0 0-18784 {}}} CYCLES {}}
set a(0-18782) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(12:0))(12) TYPE READSLICE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-493 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18781 {}}} SUCCS {{259 0 0 0-18783 {}}} CYCLES {}}
set a(0-18783) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18311 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-494 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18782 {}} {130 0 0 0-18781 {}} {130 0 0 0-18780 {}} {130 0 0 0-18779 {}} {130 0 0 0-18778 {}} {130 0 0 0-18777 {}} {130 0 0 0-18775 {}} {130 0 0 0-18774 {}} {130 0 0 0-18773 {}} {130 0 0 0-18772 {}} {130 0 0 0-18771 {}} {130 0 0 0-18770 {}} {130 0 0 0-18769 {}} {130 0 0 0-18768 {}} {130 0 0 0-18767 {}} {130 0 0 0-18765 {}} {130 0 0 0-18764 {}} {130 0 0 0-18763 {}} {130 0 0 0-18762 {}} {130 0 0 0-18760 {}} {130 0 0 0-18759 {}} {130 0 0 0-18758 {}} {130 0 0 0-18757 {}} {130 0 0 0-18756 {}} {130 0 0 0-18755 {}} {130 0 0 0-18754 {}} {130 0 0 0-18753 {}} {130 0 0 0-18752 {}} {130 0 0 0-18751 {}} {130 0 0 0-18750 {}} {130 0 0 0-18749 {}} {130 0 0 0-18748 {}} {130 0 0 0-18747 {}} {130 0 0 0-18746 {}} {130 0 0 0-18745 {}} {130 0 0 0-18744 {}} {130 0 0 0-18743 {}} {130 0 0 0-18742 {}} {130 0 0 0-18741 {}} {130 0 0 0-18740 {}} {130 0 0 0-18739 {}} {130 0 0 0-18738 {}}} SUCCS {{129 0 0 0-18784 {}}} CYCLES {}}
set a(0-18784) {AREA_SCORE {} NAME asn(VEC_LOOP:j#7(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18311 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18784 {}} {129 0 0 0-18783 {}} {258 0 0 0-18781 {}} {256 0 0 0-18779 {}} {256 0 0 0-18768 {}} {256 0 0 0-18753 {}} {256 0 0 0-18744 {}} {256 0 0 0-18738 {}}} SUCCS {{774 0 0 0-18738 {}} {774 0 0 0-18744 {}} {774 0 0 0-18753 {}} {774 0 0 0-18768 {}} {774 0 0 0-18779 {}} {772 0 0 0-18784 {}}} CYCLES {}}
set a(0-18311) {CHI {0-18738 0-18739 0-18740 0-18741 0-18742 0-18743 0-18744 0-18745 0-18746 0-18747 0-18748 0-18749 0-18750 0-18751 0-18752 0-18753 0-18754 0-18755 0-18756 0-18757 0-18758 0-18759 0-18760 0-18761 0-18762 0-18763 0-18764 0-18765 0-18766 0-18767 0-18768 0-18769 0-18770 0-18771 0-18772 0-18773 0-18774 0-18775 0-18776 0-18777 0-18778 0-18779 0-18780 0-18781 0-18782 0-18783 0-18784} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-495 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18737 {}} {258 0 0 0-18736 {}} {130 0 0 0-18735 {}} {258 0 0 0-18734 {}} {130 0 0 0-18733 {}} {130 0 0 0-18732 {}} {130 0 0 0-18731 {}} {130 0 0 0-18730 {}} {130 0 0 0-18729 {}} {64 0 0 0-18728 {}} {64 0 0 0-18310 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18737 {}} {131 0 0 0-18785 {}} {130 0 0 0-18786 {}} {130 0 0 0-18787 {}} {130 0 0 0-18788 {}} {130 0 0 0-18789 {}} {130 0 0 0-18790 {}} {130 0 0 0-18791 {}} {130 0 0 0-18792 {}} {130 0 0 0-18793 {}} {130 0 0 0-18794 {}} {64 0 0 0-18312 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18785) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-4) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-496 LOC {9 1.0 10 0.870625 10 0.870625 10 0.870625} PREDS {{131 0 0 0-18311 {}}} SUCCS {{259 0 0 0-18786 {}} {130 0 0 0-18794 {}}} CYCLES {}}
set a(0-18786) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-497 LOC {9 1.0 10 0.870625 10 0.870625 10 0.870625} PREDS {{259 0 0 0-18785 {}} {130 0 0 0-18311 {}}} SUCCS {{259 0 0 0-18787 {}} {130 0 0 0-18794 {}}} CYCLES {}}
set a(0-18787) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-498 LOC {9 1.0 10 0.870625 10 0.870625 10 0.870625} PREDS {{259 0 0 0-18786 {}} {130 0 0 0-18311 {}}} SUCCS {{258 0 0 0-18791 {}} {130 0 0 0-18794 {}}} CYCLES {}}
set a(0-18788) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-499 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.870625} PREDS {{130 0 0 0-18311 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18789 {}} {130 0 0 0-18794 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18789) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#28 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-500 LOC {9 1.0 10 0.0 10 0.0 10 0.870625} PREDS {{259 0 0 0-18788 {}} {130 0 0 0-18311 {}}} SUCCS {{259 0 0 0-18790 {}} {130 0 0 0-18794 {}}} CYCLES {}}
set a(0-18790) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-501 LOC {9 1.0 10 0.870625 10 0.870625 10 0.870625} PREDS {{259 0 0 0-18789 {}} {130 0 0 0-18311 {}}} SUCCS {{259 0 0 0-18791 {}} {130 0 0 0-18794 {}}} CYCLES {}}
set a(0-18791) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.03 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-502 LOC {10 0.0 10 0.870625 10 0.870625 10 0.999999875 10 0.999999875} PREDS {{259 0 0 0-18790 {}} {258 0 0 0-18787 {}} {130 0 0 0-18311 {}}} SUCCS {{259 0 0 0-18792 {}} {130 0 0 0-18794 {}}} CYCLES {}}
set a(0-18792) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(9) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-503 LOC {10 0.129375 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-18791 {}} {130 0 0 0-18311 {}}} SUCCS {{259 0 0 0-18793 {}} {130 0 0 0-18794 {}}} CYCLES {}}
set a(0-18793) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-504 LOC {10 0.129375 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-18792 {}} {130 0 0 0-18311 {}}} SUCCS {{259 0 0 0-18794 {}}} CYCLES {}}
set a(0-18794) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-505 LOC {10 0.129375 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-18793 {}} {130 0 0 0-18792 {}} {130 0 0 0-18791 {}} {130 0 0 0-18790 {}} {130 0 0 0-18789 {}} {130 0 0 0-18788 {}} {130 0 0 0-18787 {}} {130 0 0 0-18786 {}} {130 0 0 0-18785 {}} {130 0 0 0-18311 {}}} SUCCS {{128 0 0 0-18801 {}} {64 0 0 0-18312 {}}} CYCLES {}}
set a(0-18795) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-506 LOC {0 1.0 8 0.0 8 0.0 8 0.0 9 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18796 {}} {130 0 0 0-18312 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18796) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#29 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-507 LOC {0 1.0 8 0.0 8 0.0 9 0.08854614999999999} PREDS {{259 0 0 0-18795 {}}} SUCCS {{259 0 0 0-18797 {}} {130 0 0 0-18312 {}}} CYCLES {}}
set a(0-18797) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-508 LOC {0 1.0 8 0.08854614999999999 8 0.08854614999999999 9 0.08854614999999999} PREDS {{259 0 0 0-18796 {}}} SUCCS {{259 0 0 0-18798 {}} {130 0 0 0-18312 {}}} CYCLES {}}
set a(0-18798) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-509 LOC {1 0.18687499999999999 8 0.08854614999999999 8 0.08854614999999999 8 0.5624999104999999 9 0.5624999104999999} PREDS {{259 0 0 0-18797 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-18799 {}} {258 0 3.000 0-18800 {}} {130 0 0 0-18312 {}}} CYCLES {}}
set a(0-18799) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-510 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 3.000 0-18798 {}}} SUCCS {{258 0 0 0-18312 {}}} CYCLES {}}
set a(0-18800) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-511 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 10 0.2999998749999999} PREDS {{258 0 3.000 0-18798 {}}} SUCCS {{258 0 0 0-18312 {}}} CYCLES {}}
set a(0-18801) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#8(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-512 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-18794 {}} {772 0 0 0-18312 {}}} SUCCS {{259 0 0 0-18312 {}}} CYCLES {}}
set a(0-18802) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-513 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-18842 {}}} SUCCS {{259 0 0 0-18803 {}} {130 0 0 0-18841 {}} {256 0 0 0-18842 {}}} CYCLES {}}
set a(0-18803) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(12:0))(11-0) TYPE READSLICE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-514 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18802 {}}} SUCCS {{258 0 0 0-18807 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18804) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-515 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-18805 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18805) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#30 TYPE READSLICE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-516 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18804 {}}} SUCCS {{259 0 0 0-18806 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18806) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-517 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-18805 {}}} SUCCS {{259 0 0 0-18807 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18807) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-518 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-18806 {}} {258 0 0 0-18803 {}}} SUCCS {{259 0 3.750 0-18808 {}} {258 0 3.750 0-18829 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18808) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-519 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18807 {}} {774 0 3.750 0-18836 {}} {774 0 3.750 0-18829 {}}} SUCCS {{258 0 0 0-18824 {}} {256 0 0 0-18829 {}} {258 0 0 0-18831 {}} {256 0 0 0-18836 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18809) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-520 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18810 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18810) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#31 TYPE READSLICE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-521 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18809 {}}} SUCCS {{259 0 0 0-18811 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18811) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-522 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18810 {}}} SUCCS {{258 0 0 0-18813 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18812) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-523 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18813 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18813) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.07 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-524 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18812 {}} {258 0 0 0-18811 {}}} SUCCS {{258 0 0 0-18816 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18814) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-525 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18842 {}}} SUCCS {{259 0 0 0-18815 {}} {130 0 0 0-18841 {}} {256 0 0 0-18842 {}}} CYCLES {}}
set a(0-18815) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(12:0))(11-0)#1 TYPE READSLICE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-526 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18814 {}}} SUCCS {{259 0 0 0-18816 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18816) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-527 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18815 {}} {258 0 0 0-18813 {}}} SUCCS {{259 0 3.750 0-18817 {}} {258 0 3.750 0-18836 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18817) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-528 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18816 {}} {774 0 3.750 0-18836 {}} {774 0 3.750 0-18829 {}}} SUCCS {{259 0 0 0-18818 {}} {256 0 0 0-18829 {}} {256 0 0 0-18836 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18818) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-529 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18817 {}} {128 0 0 0-18822 {}}} SUCCS {{258 0 0 0-18822 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18819) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-530 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18822 {}}} SUCCS {{258 0 0 0-18822 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18820) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-531 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18822 {}}} SUCCS {{258 0 0 0-18822 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18821) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-532 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18822 {}}} SUCCS {{259 0 0 0-18822 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18822) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-533 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18821 {}} {258 0 0 0-18820 {}} {258 0 0 0-18819 {}} {258 0 0 0-18818 {}}} SUCCS {{128 0 0 0-18818 {}} {128 0 0 0-18819 {}} {128 0 0 0-18820 {}} {128 0 0 0-18821 {}} {259 0 0 0-18823 {}}} CYCLES {}}
set a(0-18823) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-534 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18822 {}}} SUCCS {{259 0 0 0-18824 {}} {258 0 0 0-18830 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18824) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-535 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18823 {}} {258 0 0 0-18808 {}}} SUCCS {{259 0 0 0-18825 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18825) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-536 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18824 {}} {128 0 0 0-18827 {}}} SUCCS {{258 0 0 0-18827 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18826) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-537 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18827 {}}} SUCCS {{259 0 0 0-18827 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18827) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-538 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18826 {}} {258 0 0 0-18825 {}}} SUCCS {{128 0 0 0-18825 {}} {128 0 0 0-18826 {}} {259 0 0 0-18828 {}}} CYCLES {}}
set a(0-18828) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-539 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18827 {}}} SUCCS {{259 0 3.750 0-18829 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18829) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-540 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18829 {}} {259 0 3.750 0-18828 {}} {256 0 0 0-18817 {}} {256 0 0 0-18808 {}} {258 0 3.750 0-18807 {}} {774 0 0 0-18836 {}}} SUCCS {{774 0 3.750 0-18808 {}} {774 0 3.750 0-18817 {}} {774 0 0 0-18829 {}} {258 0 0 0-18836 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18830) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-541 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18823 {}}} SUCCS {{259 0 0 0-18831 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18831) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-542 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18830 {}} {258 0 0 0-18808 {}}} SUCCS {{259 0 0 0-18832 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18832) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-543 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18831 {}} {128 0 0 0-18834 {}}} SUCCS {{258 0 0 0-18834 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18833) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-544 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18834 {}}} SUCCS {{259 0 0 0-18834 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18834) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-545 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18833 {}} {258 0 0 0-18832 {}}} SUCCS {{128 0 0 0-18832 {}} {128 0 0 0-18833 {}} {259 0 0 0-18835 {}}} CYCLES {}}
set a(0-18835) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-546 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18834 {}}} SUCCS {{259 0 3.750 0-18836 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18836) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-547 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18836 {}} {259 0 3.750 0-18835 {}} {258 0 0 0-18829 {}} {256 0 0 0-18817 {}} {258 0 3.750 0-18816 {}} {256 0 0 0-18808 {}}} SUCCS {{774 0 3.750 0-18808 {}} {774 0 3.750 0-18817 {}} {774 0 0 0-18829 {}} {774 0 0 0-18836 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18837) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-548 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18842 {}}} SUCCS {{259 0 0 0-18838 {}} {130 0 0 0-18841 {}} {256 0 0 0-18842 {}}} CYCLES {}}
set a(0-18838) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(12:0))(11-0)#2 TYPE READSLICE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-549 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18837 {}}} SUCCS {{259 0 0 0-18839 {}} {130 0 0 0-18841 {}}} CYCLES {}}
set a(0-18839) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-550 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18838 {}}} SUCCS {{259 0 0 0-18840 {}} {130 0 0 0-18841 {}} {258 0 0 0-18842 {}}} CYCLES {}}
set a(0-18840) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(12:0))(12) TYPE READSLICE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-551 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18839 {}}} SUCCS {{259 0 0 0-18841 {}}} CYCLES {}}
set a(0-18841) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18312 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-552 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18840 {}} {130 0 0 0-18839 {}} {130 0 0 0-18838 {}} {130 0 0 0-18837 {}} {130 0 0 0-18836 {}} {130 0 0 0-18835 {}} {130 0 0 0-18833 {}} {130 0 0 0-18832 {}} {130 0 0 0-18831 {}} {130 0 0 0-18830 {}} {130 0 0 0-18829 {}} {130 0 0 0-18828 {}} {130 0 0 0-18826 {}} {130 0 0 0-18825 {}} {130 0 0 0-18824 {}} {130 0 0 0-18823 {}} {130 0 0 0-18821 {}} {130 0 0 0-18820 {}} {130 0 0 0-18819 {}} {130 0 0 0-18818 {}} {130 0 0 0-18817 {}} {130 0 0 0-18816 {}} {130 0 0 0-18815 {}} {130 0 0 0-18814 {}} {130 0 0 0-18813 {}} {130 0 0 0-18812 {}} {130 0 0 0-18811 {}} {130 0 0 0-18810 {}} {130 0 0 0-18809 {}} {130 0 0 0-18808 {}} {130 0 0 0-18807 {}} {130 0 0 0-18806 {}} {130 0 0 0-18805 {}} {130 0 0 0-18804 {}} {130 0 0 0-18803 {}} {130 0 0 0-18802 {}}} SUCCS {{129 0 0 0-18842 {}}} CYCLES {}}
set a(0-18842) {AREA_SCORE {} NAME asn(VEC_LOOP:j#8(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18312 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18842 {}} {129 0 0 0-18841 {}} {258 0 0 0-18839 {}} {256 0 0 0-18837 {}} {256 0 0 0-18814 {}} {256 0 0 0-18802 {}}} SUCCS {{774 0 0 0-18802 {}} {774 0 0 0-18814 {}} {774 0 0 0-18837 {}} {772 0 0 0-18842 {}}} CYCLES {}}
set a(0-18312) {CHI {0-18802 0-18803 0-18804 0-18805 0-18806 0-18807 0-18808 0-18809 0-18810 0-18811 0-18812 0-18813 0-18814 0-18815 0-18816 0-18817 0-18818 0-18819 0-18820 0-18821 0-18822 0-18823 0-18824 0-18825 0-18826 0-18827 0-18828 0-18829 0-18830 0-18831 0-18832 0-18833 0-18834 0-18835 0-18836 0-18837 0-18838 0-18839 0-18840 0-18841 0-18842} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-553 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-18801 {}} {258 0 0 0-18800 {}} {258 0 0 0-18799 {}} {130 0 0 0-18798 {}} {130 0 0 0-18797 {}} {130 0 0 0-18796 {}} {130 0 0 0-18795 {}} {64 0 0 0-18794 {}} {64 0 0 0-18311 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18801 {}} {131 0 0 0-18843 {}} {130 0 0 0-18844 {}} {130 0 0 0-18845 {}} {130 0 0 0-18846 {}} {130 0 0 0-18847 {}} {130 0 0 0-18848 {}} {130 0 0 0-18849 {}} {130 0 0 0-18850 {}} {130 0 0 0-18851 {}} {130 0 0 0-18852 {}} {64 0 0 0-18313 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18843) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-554 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{131 0 0 0-18312 {}}} SUCCS {{259 0 0 0-18844 {}} {130 0 0 0-18852 {}}} CYCLES {}}
set a(0-18844) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-555 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-18843 {}} {130 0 0 0-18312 {}}} SUCCS {{259 0 0 0-18845 {}} {130 0 0 0-18852 {}}} CYCLES {}}
set a(0-18845) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-556 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-18844 {}} {130 0 0 0-18312 {}}} SUCCS {{258 0 0 0-18849 {}} {130 0 0 0-18852 {}}} CYCLES {}}
set a(0-18846) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-557 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.8650000499999999} PREDS {{130 0 0 0-18312 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18847 {}} {130 0 0 0-18852 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18847) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#32 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-558 LOC {10 1.0 11 0.0 11 0.0 11 0.8650000499999999} PREDS {{259 0 0 0-18846 {}} {130 0 0 0-18312 {}}} SUCCS {{259 0 0 0-18848 {}} {130 0 0 0-18852 {}}} CYCLES {}}
set a(0-18848) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-559 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-18847 {}} {130 0 0 0-18312 {}}} SUCCS {{259 0 0 0-18849 {}} {130 0 0 0-18852 {}}} CYCLES {}}
set a(0-18849) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-560 LOC {11 0.0 11 0.8650000499999999 11 0.8650000499999999 11 0.9999999249999999 11 0.9999999249999999} PREDS {{259 0 0 0-18848 {}} {258 0 0 0-18845 {}} {130 0 0 0-18312 {}}} SUCCS {{259 0 0 0-18850 {}} {130 0 0 0-18852 {}}} CYCLES {}}
set a(0-18850) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-561 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-18849 {}} {130 0 0 0-18312 {}}} SUCCS {{259 0 0 0-18851 {}} {130 0 0 0-18852 {}}} CYCLES {}}
set a(0-18851) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-562 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-18850 {}} {130 0 0 0-18312 {}}} SUCCS {{259 0 0 0-18852 {}}} CYCLES {}}
set a(0-18852) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-563 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-18851 {}} {130 0 0 0-18850 {}} {130 0 0 0-18849 {}} {130 0 0 0-18848 {}} {130 0 0 0-18847 {}} {130 0 0 0-18846 {}} {130 0 0 0-18845 {}} {130 0 0 0-18844 {}} {130 0 0 0-18843 {}} {130 0 0 0-18312 {}}} SUCCS {{128 0 0 0-18862 {}} {64 0 0 0-18313 {}}} CYCLES {}}
set a(0-18853) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-564 LOC {1 0.118125 5 0.9312499999999999 5 0.9312499999999999 5 0.9999998749999999 10 0.088546025} PREDS {{258 0 0 0-18352 {}}} SUCCS {{258 0 0 0-18857 {}} {130 0 0 0-18313 {}} {258 0 0 0-19850 {}}} CYCLES {}}
set a(0-18854) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-565 LOC {0 1.0 9 0.0 9 0.0 9 0.0 10 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18855 {}} {130 0 0 0-18313 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18855) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#33 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-566 LOC {0 1.0 9 0.0 9 0.0 10 0.08854614999999999} PREDS {{259 0 0 0-18854 {}}} SUCCS {{259 0 0 0-18856 {}} {130 0 0 0-18313 {}}} CYCLES {}}
set a(0-18856) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-567 LOC {0 1.0 9 0.08854614999999999 9 0.08854614999999999 10 0.08854614999999999} PREDS {{259 0 0 0-18855 {}}} SUCCS {{259 0 0 0-18857 {}} {130 0 0 0-18313 {}}} CYCLES {}}
set a(0-18857) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-568 LOC {1 0.18687499999999999 9 0.08854614999999999 9 0.08854614999999999 9 0.5624999104999999 10 0.5624999104999999} PREDS {{259 0 0 0-18856 {}} {258 0 0 0-18853 {}}} SUCCS {{259 0 0 0-18858 {}} {258 0 0 0-18860 {}} {130 0 0 0-18313 {}}} CYCLES {}}
set a(0-18858) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#66 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-569 LOC {1 0.66082885 9 0.5625 9 0.5625 10 0.5625} PREDS {{259 0 0 0-18857 {}}} SUCCS {{259 0 3.000 0-18859 {}} {130 0 0 0-18313 {}}} CYCLES {}}
set a(0-18859) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-570 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.000 0-18858 {}}} SUCCS {{258 0 0 0-18313 {}}} CYCLES {}}
set a(0-18860) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-571 LOC {1 0.66082885 9 0.5625 9 0.5625 10 0.5625} PREDS {{258 0 0 0-18857 {}}} SUCCS {{259 0 3.000 0-18861 {}} {130 0 0 0-18313 {}}} CYCLES {}}
set a(0-18861) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-572 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.000 0-18860 {}}} SUCCS {{258 0 0 0-18313 {}}} CYCLES {}}
set a(0-18862) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#9(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-573 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-18852 {}} {772 0 0 0-18313 {}}} SUCCS {{259 0 0 0-18313 {}}} CYCLES {}}
set a(0-18863) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-574 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-18909 {}}} SUCCS {{259 0 0 0-18864 {}} {130 0 0 0-18908 {}} {256 0 0 0-18909 {}}} CYCLES {}}
set a(0-18864) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(12:0))(11-3) TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-575 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-18863 {}}} SUCCS {{258 0 0 0-18868 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18865) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-576 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-18866 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18866) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#34 TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-577 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-18865 {}}} SUCCS {{259 0 0 0-18867 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18867) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-578 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18868 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18868) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.02 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-579 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-18867 {}} {258 0 0 0-18864 {}}} SUCCS {{258 0 0 0-18871 {}} {258 0 0 0-18895 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18869) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-580 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18909 {}}} SUCCS {{259 0 0 0-18870 {}} {130 0 0 0-18908 {}} {256 0 0 0-18909 {}}} CYCLES {}}
set a(0-18870) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(12:0))(2-0)#1 TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-581 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18869 {}}} SUCCS {{259 0 0 0-18871 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18871) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-582 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-18870 {}} {258 0 0 0-18868 {}}} SUCCS {{259 0 3.750 0-18872 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18872) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-583 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18871 {}} {774 0 3.750 0-18903 {}} {774 0 3.750 0-18896 {}}} SUCCS {{258 0 0 0-18888 {}} {256 0 0 0-18896 {}} {258 0 0 0-18898 {}} {256 0 0 0-18903 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18873) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-584 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18874 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18874) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#35 TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-585 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18873 {}}} SUCCS {{259 0 0 0-18875 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18875) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-586 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18874 {}}} SUCCS {{258 0 0 0-18877 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18876) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-587 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18877 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18877) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#34 TYPE ACCU DELAY {1.07 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-588 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18876 {}} {258 0 0 0-18875 {}}} SUCCS {{258 0 0 0-18880 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18878) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-589 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18909 {}}} SUCCS {{259 0 0 0-18879 {}} {130 0 0 0-18908 {}} {256 0 0 0-18909 {}}} CYCLES {}}
set a(0-18879) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(12:0))(11-0) TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-590 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18878 {}}} SUCCS {{259 0 0 0-18880 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18880) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-591 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18879 {}} {258 0 0 0-18877 {}}} SUCCS {{259 0 3.750 0-18881 {}} {258 0 3.750 0-18903 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18881) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-592 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18880 {}} {774 0 3.750 0-18903 {}} {774 0 3.750 0-18896 {}}} SUCCS {{259 0 0 0-18882 {}} {256 0 0 0-18896 {}} {256 0 0 0-18903 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18882) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-593 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18881 {}} {128 0 0 0-18886 {}}} SUCCS {{258 0 0 0-18886 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18883) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-594 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18886 {}}} SUCCS {{258 0 0 0-18886 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18884) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-595 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18886 {}}} SUCCS {{258 0 0 0-18886 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18885) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-596 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18886 {}}} SUCCS {{259 0 0 0-18886 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18886) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-597 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18885 {}} {258 0 0 0-18884 {}} {258 0 0 0-18883 {}} {258 0 0 0-18882 {}}} SUCCS {{128 0 0 0-18882 {}} {128 0 0 0-18883 {}} {128 0 0 0-18884 {}} {128 0 0 0-18885 {}} {259 0 0 0-18887 {}}} CYCLES {}}
set a(0-18887) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-598 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18886 {}}} SUCCS {{259 0 0 0-18888 {}} {258 0 0 0-18897 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18888) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-599 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18887 {}} {258 0 0 0-18872 {}}} SUCCS {{259 0 0 0-18889 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18889) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-600 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18888 {}} {128 0 0 0-18891 {}}} SUCCS {{258 0 0 0-18891 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18890) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-601 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18891 {}}} SUCCS {{259 0 0 0-18891 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18891) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-602 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18890 {}} {258 0 0 0-18889 {}}} SUCCS {{128 0 0 0-18889 {}} {128 0 0 0-18890 {}} {259 0 0 0-18892 {}}} CYCLES {}}
set a(0-18892) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-603 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18891 {}}} SUCCS {{258 0 3.750 0-18896 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18893) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-604 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-18909 {}}} SUCCS {{259 0 0 0-18894 {}} {130 0 0 0-18908 {}} {256 0 0 0-18909 {}}} CYCLES {}}
set a(0-18894) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(12:0))(2-0) TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-605 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-18893 {}}} SUCCS {{259 0 0 0-18895 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18895) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-606 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18894 {}} {258 0 0 0-18868 {}}} SUCCS {{259 0 3.750 0-18896 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18896) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-607 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18896 {}} {259 0 3.750 0-18895 {}} {258 0 3.750 0-18892 {}} {256 0 0 0-18881 {}} {256 0 0 0-18872 {}} {774 0 0 0-18903 {}}} SUCCS {{774 0 3.750 0-18872 {}} {774 0 3.750 0-18881 {}} {774 0 0 0-18896 {}} {258 0 0 0-18903 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18897) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-608 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18887 {}}} SUCCS {{259 0 0 0-18898 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18898) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-609 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18897 {}} {258 0 0 0-18872 {}}} SUCCS {{259 0 0 0-18899 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18899) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-610 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18898 {}} {128 0 0 0-18901 {}}} SUCCS {{258 0 0 0-18901 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18900) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-611 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18901 {}}} SUCCS {{259 0 0 0-18901 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18901) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-612 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18900 {}} {258 0 0 0-18899 {}}} SUCCS {{128 0 0 0-18899 {}} {128 0 0 0-18900 {}} {259 0 0 0-18902 {}}} CYCLES {}}
set a(0-18902) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-613 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18901 {}}} SUCCS {{259 0 3.750 0-18903 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18903) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-614 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18903 {}} {259 0 3.750 0-18902 {}} {258 0 0 0-18896 {}} {256 0 0 0-18881 {}} {258 0 3.750 0-18880 {}} {256 0 0 0-18872 {}}} SUCCS {{774 0 3.750 0-18872 {}} {774 0 3.750 0-18881 {}} {774 0 0 0-18896 {}} {774 0 0 0-18903 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18904) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-615 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18909 {}}} SUCCS {{259 0 0 0-18905 {}} {130 0 0 0-18908 {}} {256 0 0 0-18909 {}}} CYCLES {}}
set a(0-18905) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(12:0))(11-0)#1 TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-616 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18904 {}}} SUCCS {{259 0 0 0-18906 {}} {130 0 0 0-18908 {}}} CYCLES {}}
set a(0-18906) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-617 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18905 {}}} SUCCS {{259 0 0 0-18907 {}} {130 0 0 0-18908 {}} {258 0 0 0-18909 {}}} CYCLES {}}
set a(0-18907) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(12:0))(12) TYPE READSLICE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-618 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18906 {}}} SUCCS {{259 0 0 0-18908 {}}} CYCLES {}}
set a(0-18908) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18313 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-619 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18907 {}} {130 0 0 0-18906 {}} {130 0 0 0-18905 {}} {130 0 0 0-18904 {}} {130 0 0 0-18903 {}} {130 0 0 0-18902 {}} {130 0 0 0-18900 {}} {130 0 0 0-18899 {}} {130 0 0 0-18898 {}} {130 0 0 0-18897 {}} {130 0 0 0-18896 {}} {130 0 0 0-18895 {}} {130 0 0 0-18894 {}} {130 0 0 0-18893 {}} {130 0 0 0-18892 {}} {130 0 0 0-18890 {}} {130 0 0 0-18889 {}} {130 0 0 0-18888 {}} {130 0 0 0-18887 {}} {130 0 0 0-18885 {}} {130 0 0 0-18884 {}} {130 0 0 0-18883 {}} {130 0 0 0-18882 {}} {130 0 0 0-18881 {}} {130 0 0 0-18880 {}} {130 0 0 0-18879 {}} {130 0 0 0-18878 {}} {130 0 0 0-18877 {}} {130 0 0 0-18876 {}} {130 0 0 0-18875 {}} {130 0 0 0-18874 {}} {130 0 0 0-18873 {}} {130 0 0 0-18872 {}} {130 0 0 0-18871 {}} {130 0 0 0-18870 {}} {130 0 0 0-18869 {}} {130 0 0 0-18868 {}} {130 0 0 0-18867 {}} {130 0 0 0-18866 {}} {130 0 0 0-18865 {}} {130 0 0 0-18864 {}} {130 0 0 0-18863 {}}} SUCCS {{129 0 0 0-18909 {}}} CYCLES {}}
set a(0-18909) {AREA_SCORE {} NAME asn(VEC_LOOP:j#9(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18313 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18909 {}} {129 0 0 0-18908 {}} {258 0 0 0-18906 {}} {256 0 0 0-18904 {}} {256 0 0 0-18893 {}} {256 0 0 0-18878 {}} {256 0 0 0-18869 {}} {256 0 0 0-18863 {}}} SUCCS {{774 0 0 0-18863 {}} {774 0 0 0-18869 {}} {774 0 0 0-18878 {}} {774 0 0 0-18893 {}} {774 0 0 0-18904 {}} {772 0 0 0-18909 {}}} CYCLES {}}
set a(0-18313) {CHI {0-18863 0-18864 0-18865 0-18866 0-18867 0-18868 0-18869 0-18870 0-18871 0-18872 0-18873 0-18874 0-18875 0-18876 0-18877 0-18878 0-18879 0-18880 0-18881 0-18882 0-18883 0-18884 0-18885 0-18886 0-18887 0-18888 0-18889 0-18890 0-18891 0-18892 0-18893 0-18894 0-18895 0-18896 0-18897 0-18898 0-18899 0-18900 0-18901 0-18902 0-18903 0-18904 0-18905 0-18906 0-18907 0-18908 0-18909} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-620 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-18862 {}} {258 0 0 0-18861 {}} {130 0 0 0-18860 {}} {258 0 0 0-18859 {}} {130 0 0 0-18858 {}} {130 0 0 0-18857 {}} {130 0 0 0-18856 {}} {130 0 0 0-18855 {}} {130 0 0 0-18854 {}} {130 0 0 0-18853 {}} {64 0 0 0-18852 {}} {64 0 0 0-18312 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18862 {}} {131 0 0 0-18910 {}} {130 0 0 0-18911 {}} {130 0 0 0-18912 {}} {130 0 0 0-18913 {}} {130 0 0 0-18914 {}} {130 0 0 0-18915 {}} {130 0 0 0-18916 {}} {130 0 0 0-18917 {}} {130 0 0 0-18918 {}} {130 0 0 0-18919 {}} {64 0 0 0-18314 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18910) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-621 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{131 0 0 0-18313 {}}} SUCCS {{259 0 0 0-18911 {}} {130 0 0 0-18919 {}}} CYCLES {}}
set a(0-18911) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-622 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-18910 {}} {130 0 0 0-18313 {}}} SUCCS {{259 0 0 0-18912 {}} {130 0 0 0-18919 {}}} CYCLES {}}
set a(0-18912) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-623 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-18911 {}} {130 0 0 0-18313 {}}} SUCCS {{258 0 0 0-18916 {}} {130 0 0 0-18919 {}}} CYCLES {}}
set a(0-18913) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-624 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.8650000499999999} PREDS {{130 0 0 0-18313 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18914 {}} {130 0 0 0-18919 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18914) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#36 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-625 LOC {11 1.0 12 0.0 12 0.0 12 0.8650000499999999} PREDS {{259 0 0 0-18913 {}} {130 0 0 0-18313 {}}} SUCCS {{259 0 0 0-18915 {}} {130 0 0 0-18919 {}}} CYCLES {}}
set a(0-18915) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-626 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-18914 {}} {130 0 0 0-18313 {}}} SUCCS {{259 0 0 0-18916 {}} {130 0 0 0-18919 {}}} CYCLES {}}
set a(0-18916) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-627 LOC {12 0.0 12 0.8650000499999999 12 0.8650000499999999 12 0.9999999249999999 12 0.9999999249999999} PREDS {{259 0 0 0-18915 {}} {258 0 0 0-18912 {}} {130 0 0 0-18313 {}}} SUCCS {{259 0 0 0-18917 {}} {130 0 0 0-18919 {}}} CYCLES {}}
set a(0-18917) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-628 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-18916 {}} {130 0 0 0-18313 {}}} SUCCS {{259 0 0 0-18918 {}} {130 0 0 0-18919 {}}} CYCLES {}}
set a(0-18918) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-629 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-18917 {}} {130 0 0 0-18313 {}}} SUCCS {{259 0 0 0-18919 {}}} CYCLES {}}
set a(0-18919) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-630 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-18918 {}} {130 0 0 0-18917 {}} {130 0 0 0-18916 {}} {130 0 0 0-18915 {}} {130 0 0 0-18914 {}} {130 0 0 0-18913 {}} {130 0 0 0-18912 {}} {130 0 0 0-18911 {}} {130 0 0 0-18910 {}} {130 0 0 0-18313 {}}} SUCCS {{128 0 0 0-18926 {}} {64 0 0 0-18314 {}}} CYCLES {}}
set a(0-18920) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-631 LOC {0 1.0 10 0.0 10 0.0 10 0.0 11 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18921 {}} {130 0 0 0-18314 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18921) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#37 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-632 LOC {0 1.0 10 0.0 10 0.0 11 0.08854614999999999} PREDS {{259 0 0 0-18920 {}}} SUCCS {{259 0 0 0-18922 {}} {130 0 0 0-18314 {}}} CYCLES {}}
set a(0-18922) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-633 LOC {0 1.0 10 0.08854614999999999 10 0.08854614999999999 11 0.08854614999999999} PREDS {{259 0 0 0-18921 {}}} SUCCS {{259 0 0 0-18923 {}} {130 0 0 0-18314 {}}} CYCLES {}}
set a(0-18923) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-634 LOC {1 0.18687499999999999 10 0.08854614999999999 10 0.08854614999999999 10 0.5624999104999999 11 0.5624999104999999} PREDS {{259 0 0 0-18922 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-18924 {}} {258 0 3.000 0-18925 {}} {130 0 0 0-18314 {}}} CYCLES {}}
set a(0-18924) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-635 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 3.000 0-18923 {}}} SUCCS {{258 0 0 0-18314 {}}} CYCLES {}}
set a(0-18925) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-636 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{258 0 3.000 0-18923 {}}} SUCCS {{258 0 0 0-18314 {}}} CYCLES {}}
set a(0-18926) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#10(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-637 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-18919 {}} {772 0 0 0-18314 {}}} SUCCS {{259 0 0 0-18314 {}}} CYCLES {}}
set a(0-18927) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-18967 {}}} SUCCS {{259 0 0 0-18928 {}} {130 0 0 0-18966 {}} {256 0 0 0-18967 {}}} CYCLES {}}
set a(0-18928) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(12:0))(11-0) TYPE READSLICE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-639 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18927 {}}} SUCCS {{258 0 0 0-18932 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18929) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-640 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-18930 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18930) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#38 TYPE READSLICE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-641 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-18929 {}}} SUCCS {{259 0 0 0-18931 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18931) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-642 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-18930 {}}} SUCCS {{259 0 0 0-18932 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18932) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-643 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-18931 {}} {258 0 0 0-18928 {}}} SUCCS {{259 0 3.750 0-18933 {}} {258 0 3.750 0-18954 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18933) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-644 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18932 {}} {774 0 3.750 0-18961 {}} {774 0 3.750 0-18954 {}}} SUCCS {{258 0 0 0-18949 {}} {256 0 0 0-18954 {}} {258 0 0 0-18956 {}} {256 0 0 0-18961 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18934) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-645 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18935 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18935) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#39 TYPE READSLICE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-646 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18934 {}}} SUCCS {{259 0 0 0-18936 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18936) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-647 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18935 {}}} SUCCS {{258 0 0 0-18938 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18937) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-648 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18938 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18938) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#35 TYPE ACCU DELAY {1.07 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-649 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-18937 {}} {258 0 0 0-18936 {}}} SUCCS {{258 0 0 0-18941 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18939) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-650 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-18967 {}}} SUCCS {{259 0 0 0-18940 {}} {130 0 0 0-18966 {}} {256 0 0 0-18967 {}}} CYCLES {}}
set a(0-18940) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(12:0))(11-0)#1 TYPE READSLICE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-651 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-18939 {}}} SUCCS {{259 0 0 0-18941 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18941) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-652 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-18940 {}} {258 0 0 0-18938 {}}} SUCCS {{259 0 3.750 0-18942 {}} {258 0 3.750 0-18961 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18942) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-653 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18941 {}} {774 0 3.750 0-18961 {}} {774 0 3.750 0-18954 {}}} SUCCS {{259 0 0 0-18943 {}} {256 0 0 0-18954 {}} {256 0 0 0-18961 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18943) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-654 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18942 {}} {128 0 0 0-18947 {}}} SUCCS {{258 0 0 0-18947 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18944) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-655 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18947 {}}} SUCCS {{258 0 0 0-18947 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18945) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-656 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18947 {}}} SUCCS {{258 0 0 0-18947 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18946) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-657 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18947 {}}} SUCCS {{259 0 0 0-18947 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18947) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-658 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18946 {}} {258 0 0 0-18945 {}} {258 0 0 0-18944 {}} {258 0 0 0-18943 {}}} SUCCS {{128 0 0 0-18943 {}} {128 0 0 0-18944 {}} {128 0 0 0-18945 {}} {128 0 0 0-18946 {}} {259 0 0 0-18948 {}}} CYCLES {}}
set a(0-18948) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-659 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-18947 {}}} SUCCS {{259 0 0 0-18949 {}} {258 0 0 0-18955 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18949) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-660 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-18948 {}} {258 0 0 0-18933 {}}} SUCCS {{259 0 0 0-18950 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18950) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-661 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-18949 {}} {128 0 0 0-18952 {}}} SUCCS {{258 0 0 0-18952 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18951) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-662 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-18952 {}}} SUCCS {{259 0 0 0-18952 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18952) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-663 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-18951 {}} {258 0 0 0-18950 {}}} SUCCS {{128 0 0 0-18950 {}} {128 0 0 0-18951 {}} {259 0 0 0-18953 {}}} CYCLES {}}
set a(0-18953) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-664 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-18952 {}}} SUCCS {{259 0 3.750 0-18954 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18954) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-665 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-18954 {}} {259 0 3.750 0-18953 {}} {256 0 0 0-18942 {}} {256 0 0 0-18933 {}} {258 0 3.750 0-18932 {}} {774 0 0 0-18961 {}}} SUCCS {{774 0 3.750 0-18933 {}} {774 0 3.750 0-18942 {}} {774 0 0 0-18954 {}} {258 0 0 0-18961 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18955) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-666 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-18948 {}}} SUCCS {{259 0 0 0-18956 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18956) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-667 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-18955 {}} {258 0 0 0-18933 {}}} SUCCS {{259 0 0 0-18957 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18957) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-668 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-18956 {}} {128 0 0 0-18959 {}}} SUCCS {{258 0 0 0-18959 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18958) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-669 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-18959 {}}} SUCCS {{259 0 0 0-18959 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18959) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-670 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-18958 {}} {258 0 0 0-18957 {}}} SUCCS {{128 0 0 0-18957 {}} {128 0 0 0-18958 {}} {259 0 0 0-18960 {}}} CYCLES {}}
set a(0-18960) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-671 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-18959 {}}} SUCCS {{259 0 3.750 0-18961 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18961) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-672 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-18961 {}} {259 0 3.750 0-18960 {}} {258 0 0 0-18954 {}} {256 0 0 0-18942 {}} {258 0 3.750 0-18941 {}} {256 0 0 0-18933 {}}} SUCCS {{774 0 3.750 0-18933 {}} {774 0 3.750 0-18942 {}} {774 0 0 0-18954 {}} {774 0 0 0-18961 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18962) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-673 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-18967 {}}} SUCCS {{259 0 0 0-18963 {}} {130 0 0 0-18966 {}} {256 0 0 0-18967 {}}} CYCLES {}}
set a(0-18963) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(12:0))(11-0)#2 TYPE READSLICE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-674 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-18962 {}}} SUCCS {{259 0 0 0-18964 {}} {130 0 0 0-18966 {}}} CYCLES {}}
set a(0-18964) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-675 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-18963 {}}} SUCCS {{259 0 0 0-18965 {}} {130 0 0 0-18966 {}} {258 0 0 0-18967 {}}} CYCLES {}}
set a(0-18965) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(12:0))(12) TYPE READSLICE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-676 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18964 {}}} SUCCS {{259 0 0 0-18966 {}}} CYCLES {}}
set a(0-18966) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18314 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-677 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-18965 {}} {130 0 0 0-18964 {}} {130 0 0 0-18963 {}} {130 0 0 0-18962 {}} {130 0 0 0-18961 {}} {130 0 0 0-18960 {}} {130 0 0 0-18958 {}} {130 0 0 0-18957 {}} {130 0 0 0-18956 {}} {130 0 0 0-18955 {}} {130 0 0 0-18954 {}} {130 0 0 0-18953 {}} {130 0 0 0-18951 {}} {130 0 0 0-18950 {}} {130 0 0 0-18949 {}} {130 0 0 0-18948 {}} {130 0 0 0-18946 {}} {130 0 0 0-18945 {}} {130 0 0 0-18944 {}} {130 0 0 0-18943 {}} {130 0 0 0-18942 {}} {130 0 0 0-18941 {}} {130 0 0 0-18940 {}} {130 0 0 0-18939 {}} {130 0 0 0-18938 {}} {130 0 0 0-18937 {}} {130 0 0 0-18936 {}} {130 0 0 0-18935 {}} {130 0 0 0-18934 {}} {130 0 0 0-18933 {}} {130 0 0 0-18932 {}} {130 0 0 0-18931 {}} {130 0 0 0-18930 {}} {130 0 0 0-18929 {}} {130 0 0 0-18928 {}} {130 0 0 0-18927 {}}} SUCCS {{129 0 0 0-18967 {}}} CYCLES {}}
set a(0-18967) {AREA_SCORE {} NAME asn(VEC_LOOP:j#10(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18314 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-18967 {}} {129 0 0 0-18966 {}} {258 0 0 0-18964 {}} {256 0 0 0-18962 {}} {256 0 0 0-18939 {}} {256 0 0 0-18927 {}}} SUCCS {{774 0 0 0-18927 {}} {774 0 0 0-18939 {}} {774 0 0 0-18962 {}} {772 0 0 0-18967 {}}} CYCLES {}}
set a(0-18314) {CHI {0-18927 0-18928 0-18929 0-18930 0-18931 0-18932 0-18933 0-18934 0-18935 0-18936 0-18937 0-18938 0-18939 0-18940 0-18941 0-18942 0-18943 0-18944 0-18945 0-18946 0-18947 0-18948 0-18949 0-18950 0-18951 0-18952 0-18953 0-18954 0-18955 0-18956 0-18957 0-18958 0-18959 0-18960 0-18961 0-18962 0-18963 0-18964 0-18965 0-18966 0-18967} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-678 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-18926 {}} {258 0 0 0-18925 {}} {258 0 0 0-18924 {}} {130 0 0 0-18923 {}} {130 0 0 0-18922 {}} {130 0 0 0-18921 {}} {130 0 0 0-18920 {}} {64 0 0 0-18919 {}} {64 0 0 0-18313 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18926 {}} {131 0 0 0-18968 {}} {130 0 0 0-18969 {}} {130 0 0 0-18970 {}} {130 0 0 0-18971 {}} {130 0 0 0-18972 {}} {130 0 0 0-18973 {}} {130 0 0 0-18974 {}} {130 0 0 0-18975 {}} {130 0 0 0-18976 {}} {130 0 0 0-18977 {}} {64 0 0 0-18315 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18968) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-679 LOC {12 1.0 13 0.8650000499999999 13 0.8650000499999999 13 0.8650000499999999} PREDS {{131 0 0 0-18314 {}}} SUCCS {{259 0 0 0-18969 {}} {130 0 0 0-18977 {}}} CYCLES {}}
set a(0-18969) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-680 LOC {12 1.0 13 0.8650000499999999 13 0.8650000499999999 13 0.8650000499999999} PREDS {{259 0 0 0-18968 {}} {130 0 0 0-18314 {}}} SUCCS {{259 0 0 0-18970 {}} {130 0 0 0-18977 {}}} CYCLES {}}
set a(0-18970) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-681 LOC {12 1.0 13 0.8650000499999999 13 0.8650000499999999 13 0.8650000499999999} PREDS {{259 0 0 0-18969 {}} {130 0 0 0-18314 {}}} SUCCS {{258 0 0 0-18974 {}} {130 0 0 0-18977 {}}} CYCLES {}}
set a(0-18971) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-682 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.8650000499999999} PREDS {{130 0 0 0-18314 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18972 {}} {130 0 0 0-18977 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18972) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#40 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-683 LOC {12 1.0 13 0.0 13 0.0 13 0.8650000499999999} PREDS {{259 0 0 0-18971 {}} {130 0 0 0-18314 {}}} SUCCS {{259 0 0 0-18973 {}} {130 0 0 0-18977 {}}} CYCLES {}}
set a(0-18973) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-684 LOC {12 1.0 13 0.8650000499999999 13 0.8650000499999999 13 0.8650000499999999} PREDS {{259 0 0 0-18972 {}} {130 0 0 0-18314 {}}} SUCCS {{259 0 0 0-18974 {}} {130 0 0 0-18977 {}}} CYCLES {}}
set a(0-18974) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-685 LOC {13 0.0 13 0.8650000499999999 13 0.8650000499999999 13 0.9999999249999999 13 0.9999999249999999} PREDS {{259 0 0 0-18973 {}} {258 0 0 0-18970 {}} {130 0 0 0-18314 {}}} SUCCS {{259 0 0 0-18975 {}} {130 0 0 0-18977 {}}} CYCLES {}}
set a(0-18975) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-686 LOC {13 0.13499995 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-18974 {}} {130 0 0 0-18314 {}}} SUCCS {{259 0 0 0-18976 {}} {130 0 0 0-18977 {}}} CYCLES {}}
set a(0-18976) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-687 LOC {13 0.13499995 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-18975 {}} {130 0 0 0-18314 {}}} SUCCS {{259 0 0 0-18977 {}}} CYCLES {}}
set a(0-18977) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-688 LOC {13 0.13499995 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-18976 {}} {130 0 0 0-18975 {}} {130 0 0 0-18974 {}} {130 0 0 0-18973 {}} {130 0 0 0-18972 {}} {130 0 0 0-18971 {}} {130 0 0 0-18970 {}} {130 0 0 0-18969 {}} {130 0 0 0-18968 {}} {130 0 0 0-18314 {}}} SUCCS {{128 0 0 0-18986 {}} {64 0 0 0-18315 {}}} CYCLES {}}
set a(0-18978) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-689 LOC {0 1.0 11 0.0 11 0.0 11 0.0 12 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-18979 {}} {130 0 0 0-18315 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-18979) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#41 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-690 LOC {0 1.0 11 0.0 11 0.0 12 0.08854614999999999} PREDS {{259 0 0 0-18978 {}}} SUCCS {{259 0 0 0-18980 {}} {130 0 0 0-18315 {}}} CYCLES {}}
set a(0-18980) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-691 LOC {0 1.0 11 0.08854614999999999 11 0.08854614999999999 12 0.08854614999999999} PREDS {{259 0 0 0-18979 {}}} SUCCS {{259 0 0 0-18981 {}} {130 0 0 0-18315 {}}} CYCLES {}}
set a(0-18981) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-692 LOC {1 0.18687499999999999 11 0.08854614999999999 11 0.08854614999999999 11 0.5624999104999999 12 0.5624999104999999} PREDS {{259 0 0 0-18980 {}} {258 0 0 0-18479 {}}} SUCCS {{259 0 0 0-18982 {}} {258 0 0 0-18984 {}} {130 0 0 0-18315 {}}} CYCLES {}}
set a(0-18982) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#67 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-693 LOC {1 0.66082885 11 0.5625 11 0.5625 12 0.5625} PREDS {{259 0 0 0-18981 {}}} SUCCS {{259 0 3.000 0-18983 {}} {130 0 0 0-18315 {}}} CYCLES {}}
set a(0-18983) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-694 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.000 0-18982 {}}} SUCCS {{258 0 0 0-18315 {}}} CYCLES {}}
set a(0-18984) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-695 LOC {1 0.66082885 11 0.5625 11 0.5625 12 0.5625} PREDS {{258 0 0 0-18981 {}}} SUCCS {{259 0 3.000 0-18985 {}} {130 0 0 0-18315 {}}} CYCLES {}}
set a(0-18985) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-696 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.000 0-18984 {}}} SUCCS {{258 0 0 0-18315 {}}} CYCLES {}}
set a(0-18986) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#11(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-697 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-18977 {}} {772 0 0 0-18315 {}}} SUCCS {{259 0 0 0-18315 {}}} CYCLES {}}
set a(0-18987) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-698 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{774 0 0 0-19033 {}}} SUCCS {{259 0 0 0-18988 {}} {130 0 0 0-19032 {}} {256 0 0 0-19033 {}}} CYCLES {}}
set a(0-18988) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(12:0))(11-1) TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-699 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-18987 {}}} SUCCS {{258 0 0 0-18992 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18989) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-700 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-18990 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18990) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#42 TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-701 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-18989 {}}} SUCCS {{259 0 0 0-18991 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18991) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-702 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 5 0.33749999999999997} PREDS {{259 0 0 0-18990 {}}} SUCCS {{259 0 0 0-18992 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18992) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.05 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-703 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-18991 {}} {258 0 0 0-18988 {}}} SUCCS {{258 0 0 0-18995 {}} {258 0 0 0-19019 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18993) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-19033 {}}} SUCCS {{259 0 0 0-18994 {}} {130 0 0 0-19032 {}} {256 0 0 0-19033 {}}} CYCLES {}}
set a(0-18994) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(12:0))(0)#1 TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-705 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18993 {}}} SUCCS {{259 0 0 0-18995 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18995) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-706 LOC {1 0.13125 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-18994 {}} {258 0 0 0-18992 {}}} SUCCS {{259 0 3.750 0-18996 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18996) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-707 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-18995 {}} {774 0 3.750 0-19027 {}} {774 0 3.750 0-19020 {}}} SUCCS {{258 0 0 0-19012 {}} {256 0 0 0-19020 {}} {258 0 0 0-19022 {}} {256 0 0 0-19027 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18997) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-708 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-18998 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18998) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#43 TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-709 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-18997 {}}} SUCCS {{259 0 0 0-18999 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-18999) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-710 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-18998 {}}} SUCCS {{258 0 0 0-19001 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19000) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-711 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19001 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19001) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#36 TYPE ACCU DELAY {1.07 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-712 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19000 {}} {258 0 0 0-18999 {}}} SUCCS {{258 0 0 0-19004 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19002) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-713 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19033 {}}} SUCCS {{259 0 0 0-19003 {}} {130 0 0 0-19032 {}} {256 0 0 0-19033 {}}} CYCLES {}}
set a(0-19003) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(12:0))(11-0) TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-714 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19002 {}}} SUCCS {{259 0 0 0-19004 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19004) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-715 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19003 {}} {258 0 0 0-19001 {}}} SUCCS {{259 0 3.750 0-19005 {}} {258 0 3.750 0-19027 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19005) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-716 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19004 {}} {774 0 3.750 0-19027 {}} {774 0 3.750 0-19020 {}}} SUCCS {{259 0 0 0-19006 {}} {256 0 0 0-19020 {}} {256 0 0 0-19027 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19006) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-717 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19005 {}} {128 0 0 0-19010 {}}} SUCCS {{258 0 0 0-19010 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19007) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-718 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19010 {}}} SUCCS {{258 0 0 0-19010 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19008) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-719 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19010 {}}} SUCCS {{258 0 0 0-19010 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19009) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-720 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19010 {}}} SUCCS {{259 0 0 0-19010 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19010) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-721 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19009 {}} {258 0 0 0-19008 {}} {258 0 0 0-19007 {}} {258 0 0 0-19006 {}}} SUCCS {{128 0 0 0-19006 {}} {128 0 0 0-19007 {}} {128 0 0 0-19008 {}} {128 0 0 0-19009 {}} {259 0 0 0-19011 {}}} CYCLES {}}
set a(0-19011) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-722 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19010 {}}} SUCCS {{259 0 0 0-19012 {}} {258 0 0 0-19021 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19012) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-723 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19011 {}} {258 0 0 0-18996 {}}} SUCCS {{259 0 0 0-19013 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19013) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-724 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19012 {}} {128 0 0 0-19015 {}}} SUCCS {{258 0 0 0-19015 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19014) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-725 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19015 {}}} SUCCS {{259 0 0 0-19015 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19015) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-726 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19014 {}} {258 0 0 0-19013 {}}} SUCCS {{128 0 0 0-19013 {}} {128 0 0 0-19014 {}} {259 0 0 0-19016 {}}} CYCLES {}}
set a(0-19016) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-727 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19015 {}}} SUCCS {{258 0 3.750 0-19020 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19017) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-728 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-19033 {}}} SUCCS {{259 0 0 0-19018 {}} {130 0 0 0-19032 {}} {256 0 0 0-19033 {}}} CYCLES {}}
set a(0-19018) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(12:0))(0) TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-729 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-19017 {}}} SUCCS {{259 0 0 0-19019 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19019) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-730 LOC {1 0.13125 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19018 {}} {258 0 0 0-18992 {}}} SUCCS {{259 0 3.750 0-19020 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19020) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-731 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19020 {}} {259 0 3.750 0-19019 {}} {258 0 3.750 0-19016 {}} {256 0 0 0-19005 {}} {256 0 0 0-18996 {}} {774 0 0 0-19027 {}}} SUCCS {{774 0 3.750 0-18996 {}} {774 0 3.750 0-19005 {}} {774 0 0 0-19020 {}} {258 0 0 0-19027 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19021) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-732 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19011 {}}} SUCCS {{259 0 0 0-19022 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19022) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-733 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19021 {}} {258 0 0 0-18996 {}}} SUCCS {{259 0 0 0-19023 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19023) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-734 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19022 {}} {128 0 0 0-19025 {}}} SUCCS {{258 0 0 0-19025 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19024) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-735 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19025 {}}} SUCCS {{259 0 0 0-19025 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19025) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-736 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19024 {}} {258 0 0 0-19023 {}}} SUCCS {{128 0 0 0-19023 {}} {128 0 0 0-19024 {}} {259 0 0 0-19026 {}}} CYCLES {}}
set a(0-19026) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-737 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19025 {}}} SUCCS {{259 0 3.750 0-19027 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19027) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-738 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19027 {}} {259 0 3.750 0-19026 {}} {258 0 0 0-19020 {}} {256 0 0 0-19005 {}} {258 0 3.750 0-19004 {}} {256 0 0 0-18996 {}}} SUCCS {{774 0 3.750 0-18996 {}} {774 0 3.750 0-19005 {}} {774 0 0 0-19020 {}} {774 0 0 0-19027 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19028) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-739 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19033 {}}} SUCCS {{259 0 0 0-19029 {}} {130 0 0 0-19032 {}} {256 0 0 0-19033 {}}} CYCLES {}}
set a(0-19029) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(12:0))(11-0)#1 TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-740 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19028 {}}} SUCCS {{259 0 0 0-19030 {}} {130 0 0 0-19032 {}}} CYCLES {}}
set a(0-19030) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-741 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19029 {}}} SUCCS {{259 0 0 0-19031 {}} {130 0 0 0-19032 {}} {258 0 0 0-19033 {}}} CYCLES {}}
set a(0-19031) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(12:0))(12) TYPE READSLICE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-742 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19030 {}}} SUCCS {{259 0 0 0-19032 {}}} CYCLES {}}
set a(0-19032) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18315 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-743 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19031 {}} {130 0 0 0-19030 {}} {130 0 0 0-19029 {}} {130 0 0 0-19028 {}} {130 0 0 0-19027 {}} {130 0 0 0-19026 {}} {130 0 0 0-19024 {}} {130 0 0 0-19023 {}} {130 0 0 0-19022 {}} {130 0 0 0-19021 {}} {130 0 0 0-19020 {}} {130 0 0 0-19019 {}} {130 0 0 0-19018 {}} {130 0 0 0-19017 {}} {130 0 0 0-19016 {}} {130 0 0 0-19014 {}} {130 0 0 0-19013 {}} {130 0 0 0-19012 {}} {130 0 0 0-19011 {}} {130 0 0 0-19009 {}} {130 0 0 0-19008 {}} {130 0 0 0-19007 {}} {130 0 0 0-19006 {}} {130 0 0 0-19005 {}} {130 0 0 0-19004 {}} {130 0 0 0-19003 {}} {130 0 0 0-19002 {}} {130 0 0 0-19001 {}} {130 0 0 0-19000 {}} {130 0 0 0-18999 {}} {130 0 0 0-18998 {}} {130 0 0 0-18997 {}} {130 0 0 0-18996 {}} {130 0 0 0-18995 {}} {130 0 0 0-18994 {}} {130 0 0 0-18993 {}} {130 0 0 0-18992 {}} {130 0 0 0-18991 {}} {130 0 0 0-18990 {}} {130 0 0 0-18989 {}} {130 0 0 0-18988 {}} {130 0 0 0-18987 {}}} SUCCS {{129 0 0 0-19033 {}}} CYCLES {}}
set a(0-19033) {AREA_SCORE {} NAME asn(VEC_LOOP:j#11(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18315 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19033 {}} {129 0 0 0-19032 {}} {258 0 0 0-19030 {}} {256 0 0 0-19028 {}} {256 0 0 0-19017 {}} {256 0 0 0-19002 {}} {256 0 0 0-18993 {}} {256 0 0 0-18987 {}}} SUCCS {{774 0 0 0-18987 {}} {774 0 0 0-18993 {}} {774 0 0 0-19002 {}} {774 0 0 0-19017 {}} {774 0 0 0-19028 {}} {772 0 0 0-19033 {}}} CYCLES {}}
set a(0-18315) {CHI {0-18987 0-18988 0-18989 0-18990 0-18991 0-18992 0-18993 0-18994 0-18995 0-18996 0-18997 0-18998 0-18999 0-19000 0-19001 0-19002 0-19003 0-19004 0-19005 0-19006 0-19007 0-19008 0-19009 0-19010 0-19011 0-19012 0-19013 0-19014 0-19015 0-19016 0-19017 0-19018 0-19019 0-19020 0-19021 0-19022 0-19023 0-19024 0-19025 0-19026 0-19027 0-19028 0-19029 0-19030 0-19031 0-19032 0-19033} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-744 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-18986 {}} {258 0 0 0-18985 {}} {130 0 0 0-18984 {}} {258 0 0 0-18983 {}} {130 0 0 0-18982 {}} {130 0 0 0-18981 {}} {130 0 0 0-18980 {}} {130 0 0 0-18979 {}} {130 0 0 0-18978 {}} {64 0 0 0-18977 {}} {64 0 0 0-18314 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-18986 {}} {131 0 0 0-19034 {}} {130 0 0 0-19035 {}} {130 0 0 0-19036 {}} {130 0 0 0-19037 {}} {130 0 0 0-19038 {}} {130 0 0 0-19039 {}} {130 0 0 0-19040 {}} {130 0 0 0-19041 {}} {130 0 0 0-19042 {}} {130 0 0 0-19043 {}} {64 0 0 0-18316 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19034) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3)#1 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-745 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{131 0 0 0-18315 {}}} SUCCS {{259 0 0 0-19035 {}} {130 0 0 0-19043 {}}} CYCLES {}}
set a(0-19035) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-746 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-19034 {}} {130 0 0 0-18315 {}}} SUCCS {{259 0 0 0-19036 {}} {130 0 0 0-19043 {}}} CYCLES {}}
set a(0-19036) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-747 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-19035 {}} {130 0 0 0-18315 {}}} SUCCS {{258 0 0 0-19040 {}} {130 0 0 0-19043 {}}} CYCLES {}}
set a(0-19037) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-748 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8687499999999999} PREDS {{130 0 0 0-18315 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19038 {}} {130 0 0 0-19043 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19038) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#45 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-749 LOC {13 1.0 14 0.0 14 0.0 14 0.8687499999999999} PREDS {{259 0 0 0-19037 {}} {130 0 0 0-18315 {}}} SUCCS {{259 0 0 0-19039 {}} {130 0 0 0-19043 {}}} CYCLES {}}
set a(0-19039) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-750 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-19038 {}} {130 0 0 0-18315 {}}} SUCCS {{259 0 0 0-19040 {}} {130 0 0 0-19043 {}}} CYCLES {}}
set a(0-19040) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.05 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-751 LOC {14 0.0 14 0.8687499999999999 14 0.8687499999999999 14 0.9999998749999999 14 0.9999998749999999} PREDS {{259 0 0 0-19039 {}} {258 0 0 0-19036 {}} {130 0 0 0-18315 {}}} SUCCS {{259 0 0 0-19041 {}} {130 0 0 0-19043 {}}} CYCLES {}}
set a(0-19041) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(10) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-752 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-19040 {}} {130 0 0 0-18315 {}}} SUCCS {{259 0 0 0-19042 {}} {130 0 0 0-19043 {}}} CYCLES {}}
set a(0-19042) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-753 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-19041 {}} {130 0 0 0-18315 {}}} SUCCS {{259 0 0 0-19043 {}}} CYCLES {}}
set a(0-19043) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-754 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-19042 {}} {130 0 0 0-19041 {}} {130 0 0 0-19040 {}} {130 0 0 0-19039 {}} {130 0 0 0-19038 {}} {130 0 0 0-19037 {}} {130 0 0 0-19036 {}} {130 0 0 0-19035 {}} {130 0 0 0-19034 {}} {130 0 0 0-18315 {}}} SUCCS {{128 0 0 0-19050 {}} {64 0 0 0-18316 {}}} CYCLES {}}
set a(0-19044) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-755 LOC {0 1.0 12 0.0 12 0.0 12 0.0 13 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19045 {}} {130 0 0 0-18316 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19045) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#24 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-756 LOC {0 1.0 12 0.0 12 0.0 13 0.08854614999999999} PREDS {{259 0 0 0-19044 {}}} SUCCS {{259 0 0 0-19046 {}} {130 0 0 0-18316 {}}} CYCLES {}}
set a(0-19046) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-757 LOC {0 1.0 12 0.08854614999999999 12 0.08854614999999999 13 0.08854614999999999} PREDS {{259 0 0 0-19045 {}}} SUCCS {{259 0 0 0-19047 {}} {130 0 0 0-18316 {}}} CYCLES {}}
set a(0-19047) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-758 LOC {1 0.18687499999999999 12 0.08854614999999999 12 0.08854614999999999 12 0.5624999104999999 13 0.5624999104999999} PREDS {{259 0 0 0-19046 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-19048 {}} {258 0 3.000 0-19049 {}} {130 0 0 0-18316 {}}} CYCLES {}}
set a(0-19048) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-759 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 3.000 0-19047 {}}} SUCCS {{258 0 0 0-18316 {}}} CYCLES {}}
set a(0-19049) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-760 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{258 0 3.000 0-19047 {}}} SUCCS {{258 0 0 0-18316 {}}} CYCLES {}}
set a(0-19050) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#12(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-761 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-19043 {}} {772 0 0 0-18316 {}}} SUCCS {{259 0 0 0-18316 {}}} CYCLES {}}
set a(0-19051) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-19091 {}}} SUCCS {{259 0 0 0-19052 {}} {130 0 0 0-19090 {}} {256 0 0 0-19091 {}}} CYCLES {}}
set a(0-19052) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(12:0))(11-0) TYPE READSLICE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-763 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19051 {}}} SUCCS {{258 0 0 0-19056 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19053) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-764 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-19054 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19054) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#46 TYPE READSLICE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-765 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19053 {}}} SUCCS {{259 0 0 0-19055 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19055) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-766 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-19054 {}}} SUCCS {{259 0 0 0-19056 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19056) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-767 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-19055 {}} {258 0 0 0-19052 {}}} SUCCS {{259 0 3.750 0-19057 {}} {258 0 3.750 0-19078 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19057) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-768 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19056 {}} {774 0 3.750 0-19085 {}} {774 0 3.750 0-19078 {}}} SUCCS {{258 0 0 0-19073 {}} {256 0 0 0-19078 {}} {258 0 0 0-19080 {}} {256 0 0 0-19085 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19058) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-769 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19059 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19059) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#47 TYPE READSLICE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-770 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19058 {}}} SUCCS {{259 0 0 0-19060 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19060) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-771 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19059 {}}} SUCCS {{258 0 0 0-19062 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19061) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-772 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19062 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19062) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#37 TYPE ACCU DELAY {1.07 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-773 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19061 {}} {258 0 0 0-19060 {}}} SUCCS {{258 0 0 0-19065 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19063) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-774 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19091 {}}} SUCCS {{259 0 0 0-19064 {}} {130 0 0 0-19090 {}} {256 0 0 0-19091 {}}} CYCLES {}}
set a(0-19064) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(12:0))(11-0)#1 TYPE READSLICE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-775 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19063 {}}} SUCCS {{259 0 0 0-19065 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19065) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-776 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19064 {}} {258 0 0 0-19062 {}}} SUCCS {{259 0 3.750 0-19066 {}} {258 0 3.750 0-19085 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19066) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-777 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19065 {}} {774 0 3.750 0-19085 {}} {774 0 3.750 0-19078 {}}} SUCCS {{259 0 0 0-19067 {}} {256 0 0 0-19078 {}} {256 0 0 0-19085 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19067) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-778 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19066 {}} {128 0 0 0-19071 {}}} SUCCS {{258 0 0 0-19071 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19068) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-779 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19071 {}}} SUCCS {{258 0 0 0-19071 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19069) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-780 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19071 {}}} SUCCS {{258 0 0 0-19071 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19070) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-781 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19071 {}}} SUCCS {{259 0 0 0-19071 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19071) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-782 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19070 {}} {258 0 0 0-19069 {}} {258 0 0 0-19068 {}} {258 0 0 0-19067 {}}} SUCCS {{128 0 0 0-19067 {}} {128 0 0 0-19068 {}} {128 0 0 0-19069 {}} {128 0 0 0-19070 {}} {259 0 0 0-19072 {}}} CYCLES {}}
set a(0-19072) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-783 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19071 {}}} SUCCS {{259 0 0 0-19073 {}} {258 0 0 0-19079 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19073) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-784 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19072 {}} {258 0 0 0-19057 {}}} SUCCS {{259 0 0 0-19074 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19074) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-785 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19073 {}} {128 0 0 0-19076 {}}} SUCCS {{258 0 0 0-19076 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19075) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-786 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19076 {}}} SUCCS {{259 0 0 0-19076 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19076) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-787 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19075 {}} {258 0 0 0-19074 {}}} SUCCS {{128 0 0 0-19074 {}} {128 0 0 0-19075 {}} {259 0 0 0-19077 {}}} CYCLES {}}
set a(0-19077) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-788 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19076 {}}} SUCCS {{259 0 3.750 0-19078 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19078) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-789 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19078 {}} {259 0 3.750 0-19077 {}} {256 0 0 0-19066 {}} {256 0 0 0-19057 {}} {258 0 3.750 0-19056 {}} {774 0 0 0-19085 {}}} SUCCS {{774 0 3.750 0-19057 {}} {774 0 3.750 0-19066 {}} {774 0 0 0-19078 {}} {258 0 0 0-19085 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19079) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-790 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19072 {}}} SUCCS {{259 0 0 0-19080 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19080) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-791 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19079 {}} {258 0 0 0-19057 {}}} SUCCS {{259 0 0 0-19081 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19081) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-792 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19080 {}} {128 0 0 0-19083 {}}} SUCCS {{258 0 0 0-19083 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19082) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-793 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19083 {}}} SUCCS {{259 0 0 0-19083 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19083) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-794 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19082 {}} {258 0 0 0-19081 {}}} SUCCS {{128 0 0 0-19081 {}} {128 0 0 0-19082 {}} {259 0 0 0-19084 {}}} CYCLES {}}
set a(0-19084) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-795 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19083 {}}} SUCCS {{259 0 3.750 0-19085 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19085) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-796 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19085 {}} {259 0 3.750 0-19084 {}} {258 0 0 0-19078 {}} {256 0 0 0-19066 {}} {258 0 3.750 0-19065 {}} {256 0 0 0-19057 {}}} SUCCS {{774 0 3.750 0-19057 {}} {774 0 3.750 0-19066 {}} {774 0 0 0-19078 {}} {774 0 0 0-19085 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19086) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-797 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19091 {}}} SUCCS {{259 0 0 0-19087 {}} {130 0 0 0-19090 {}} {256 0 0 0-19091 {}}} CYCLES {}}
set a(0-19087) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(12:0))(11-0)#2 TYPE READSLICE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-798 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19086 {}}} SUCCS {{259 0 0 0-19088 {}} {130 0 0 0-19090 {}}} CYCLES {}}
set a(0-19088) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-799 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19087 {}}} SUCCS {{259 0 0 0-19089 {}} {130 0 0 0-19090 {}} {258 0 0 0-19091 {}}} CYCLES {}}
set a(0-19089) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(12:0))(12) TYPE READSLICE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-800 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19088 {}}} SUCCS {{259 0 0 0-19090 {}}} CYCLES {}}
set a(0-19090) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18316 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-801 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19089 {}} {130 0 0 0-19088 {}} {130 0 0 0-19087 {}} {130 0 0 0-19086 {}} {130 0 0 0-19085 {}} {130 0 0 0-19084 {}} {130 0 0 0-19082 {}} {130 0 0 0-19081 {}} {130 0 0 0-19080 {}} {130 0 0 0-19079 {}} {130 0 0 0-19078 {}} {130 0 0 0-19077 {}} {130 0 0 0-19075 {}} {130 0 0 0-19074 {}} {130 0 0 0-19073 {}} {130 0 0 0-19072 {}} {130 0 0 0-19070 {}} {130 0 0 0-19069 {}} {130 0 0 0-19068 {}} {130 0 0 0-19067 {}} {130 0 0 0-19066 {}} {130 0 0 0-19065 {}} {130 0 0 0-19064 {}} {130 0 0 0-19063 {}} {130 0 0 0-19062 {}} {130 0 0 0-19061 {}} {130 0 0 0-19060 {}} {130 0 0 0-19059 {}} {130 0 0 0-19058 {}} {130 0 0 0-19057 {}} {130 0 0 0-19056 {}} {130 0 0 0-19055 {}} {130 0 0 0-19054 {}} {130 0 0 0-19053 {}} {130 0 0 0-19052 {}} {130 0 0 0-19051 {}}} SUCCS {{129 0 0 0-19091 {}}} CYCLES {}}
set a(0-19091) {AREA_SCORE {} NAME asn(VEC_LOOP:j#12(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18316 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19091 {}} {129 0 0 0-19090 {}} {258 0 0 0-19088 {}} {256 0 0 0-19086 {}} {256 0 0 0-19063 {}} {256 0 0 0-19051 {}}} SUCCS {{774 0 0 0-19051 {}} {774 0 0 0-19063 {}} {774 0 0 0-19086 {}} {772 0 0 0-19091 {}}} CYCLES {}}
set a(0-18316) {CHI {0-19051 0-19052 0-19053 0-19054 0-19055 0-19056 0-19057 0-19058 0-19059 0-19060 0-19061 0-19062 0-19063 0-19064 0-19065 0-19066 0-19067 0-19068 0-19069 0-19070 0-19071 0-19072 0-19073 0-19074 0-19075 0-19076 0-19077 0-19078 0-19079 0-19080 0-19081 0-19082 0-19083 0-19084 0-19085 0-19086 0-19087 0-19088 0-19089 0-19090 0-19091} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-802 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-19050 {}} {258 0 0 0-19049 {}} {258 0 0 0-19048 {}} {130 0 0 0-19047 {}} {130 0 0 0-19046 {}} {130 0 0 0-19045 {}} {130 0 0 0-19044 {}} {64 0 0 0-19043 {}} {64 0 0 0-18315 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19050 {}} {131 0 0 0-19092 {}} {130 0 0 0-19093 {}} {130 0 0 0-19094 {}} {130 0 0 0-19095 {}} {130 0 0 0-19096 {}} {130 0 0 0-19097 {}} {130 0 0 0-19098 {}} {130 0 0 0-19099 {}} {130 0 0 0-19100 {}} {130 0 0 0-19101 {}} {64 0 0 0-18317 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19092) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-803 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{131 0 0 0-18316 {}}} SUCCS {{259 0 0 0-19093 {}} {130 0 0 0-19101 {}}} CYCLES {}}
set a(0-19093) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-804 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-19092 {}} {130 0 0 0-18316 {}}} SUCCS {{259 0 0 0-19094 {}} {130 0 0 0-19101 {}}} CYCLES {}}
set a(0-19094) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-805 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-19093 {}} {130 0 0 0-18316 {}}} SUCCS {{258 0 0 0-19098 {}} {130 0 0 0-19101 {}}} CYCLES {}}
set a(0-19095) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-806 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.8650000499999999} PREDS {{130 0 0 0-18316 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19096 {}} {130 0 0 0-19101 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19096) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#48 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-807 LOC {14 1.0 15 0.0 15 0.0 15 0.8650000499999999} PREDS {{259 0 0 0-19095 {}} {130 0 0 0-18316 {}}} SUCCS {{259 0 0 0-19097 {}} {130 0 0 0-19101 {}}} CYCLES {}}
set a(0-19097) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-808 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-19096 {}} {130 0 0 0-18316 {}}} SUCCS {{259 0 0 0-19098 {}} {130 0 0 0-19101 {}}} CYCLES {}}
set a(0-19098) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-809 LOC {15 0.0 15 0.8650000499999999 15 0.8650000499999999 15 0.9999999249999999 15 0.9999999249999999} PREDS {{259 0 0 0-19097 {}} {258 0 0 0-19094 {}} {130 0 0 0-18316 {}}} SUCCS {{259 0 0 0-19099 {}} {130 0 0 0-19101 {}}} CYCLES {}}
set a(0-19099) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-810 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-19098 {}} {130 0 0 0-18316 {}}} SUCCS {{259 0 0 0-19100 {}} {130 0 0 0-19101 {}}} CYCLES {}}
set a(0-19100) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-811 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-19099 {}} {130 0 0 0-18316 {}}} SUCCS {{259 0 0 0-19101 {}}} CYCLES {}}
set a(0-19101) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-812 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-19100 {}} {130 0 0 0-19099 {}} {130 0 0 0-19098 {}} {130 0 0 0-19097 {}} {130 0 0 0-19096 {}} {130 0 0 0-19095 {}} {130 0 0 0-19094 {}} {130 0 0 0-19093 {}} {130 0 0 0-19092 {}} {130 0 0 0-18316 {}}} SUCCS {{128 0 0 0-19110 {}} {64 0 0 0-18317 {}}} CYCLES {}}
set a(0-19102) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-813 LOC {0 1.0 13 0.0 13 0.0 13 0.0 14 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19103 {}} {130 0 0 0-18317 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19103) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#49 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-814 LOC {0 1.0 13 0.0 13 0.0 14 0.08854614999999999} PREDS {{259 0 0 0-19102 {}}} SUCCS {{259 0 0 0-19104 {}} {130 0 0 0-18317 {}}} CYCLES {}}
set a(0-19104) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-815 LOC {0 1.0 13 0.08854614999999999 13 0.08854614999999999 14 0.08854614999999999} PREDS {{259 0 0 0-19103 {}}} SUCCS {{259 0 0 0-19105 {}} {130 0 0 0-18317 {}}} CYCLES {}}
set a(0-19105) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-816 LOC {1 0.18687499999999999 13 0.08854614999999999 13 0.08854614999999999 13 0.5624999104999999 14 0.5624999104999999} PREDS {{259 0 0 0-19104 {}} {258 0 0 0-18604 {}}} SUCCS {{259 0 0 0-19106 {}} {258 0 0 0-19108 {}} {130 0 0 0-18317 {}}} CYCLES {}}
set a(0-19106) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#68 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-817 LOC {1 0.66082885 13 0.5625 13 0.5625 14 0.5625} PREDS {{259 0 0 0-19105 {}}} SUCCS {{259 0 3.000 0-19107 {}} {130 0 0 0-18317 {}}} CYCLES {}}
set a(0-19107) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-818 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.000 0-19106 {}}} SUCCS {{258 0 0 0-18317 {}}} CYCLES {}}
set a(0-19108) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-819 LOC {1 0.66082885 13 0.5625 13 0.5625 14 0.5625} PREDS {{258 0 0 0-19105 {}}} SUCCS {{259 0 3.000 0-19109 {}} {130 0 0 0-18317 {}}} CYCLES {}}
set a(0-19109) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-820 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.000 0-19108 {}}} SUCCS {{258 0 0 0-18317 {}}} CYCLES {}}
set a(0-19110) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#13(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-821 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-19101 {}} {772 0 0 0-18317 {}}} SUCCS {{259 0 0 0-18317 {}}} CYCLES {}}
set a(0-19111) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-822 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-19157 {}}} SUCCS {{259 0 0 0-19112 {}} {130 0 0 0-19156 {}} {256 0 0 0-19157 {}}} CYCLES {}}
set a(0-19112) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(12:0))(11-2) TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-823 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-19111 {}}} SUCCS {{258 0 0 0-19116 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19113) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-824 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-19114 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19114) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#50 TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-825 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-19113 {}}} SUCCS {{259 0 0 0-19115 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19115) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-826 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-19114 {}}} SUCCS {{259 0 0 0-19116 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19116) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.03 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-827 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-19115 {}} {258 0 0 0-19112 {}}} SUCCS {{258 0 0 0-19119 {}} {258 0 0 0-19143 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19117) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-828 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-19157 {}}} SUCCS {{259 0 0 0-19118 {}} {130 0 0 0-19156 {}} {256 0 0 0-19157 {}}} CYCLES {}}
set a(0-19118) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(12:0))(1-0)#1 TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-829 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-19117 {}}} SUCCS {{259 0 0 0-19119 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19119) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-830 LOC {1 0.129375 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-19118 {}} {258 0 0 0-19116 {}}} SUCCS {{259 0 3.750 0-19120 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19120) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-831 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19119 {}} {774 0 3.750 0-19151 {}} {774 0 3.750 0-19144 {}}} SUCCS {{258 0 0 0-19136 {}} {256 0 0 0-19144 {}} {258 0 0 0-19146 {}} {256 0 0 0-19151 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19121) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-832 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19122 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19122) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#51 TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-833 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19121 {}}} SUCCS {{259 0 0 0-19123 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19123) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-834 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19122 {}}} SUCCS {{258 0 0 0-19125 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19124) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-835 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19125 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19125) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#38 TYPE ACCU DELAY {1.07 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-836 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19124 {}} {258 0 0 0-19123 {}}} SUCCS {{258 0 0 0-19128 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19126) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-837 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19157 {}}} SUCCS {{259 0 0 0-19127 {}} {130 0 0 0-19156 {}} {256 0 0 0-19157 {}}} CYCLES {}}
set a(0-19127) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(12:0))(11-0) TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-838 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19126 {}}} SUCCS {{259 0 0 0-19128 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19128) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-839 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19127 {}} {258 0 0 0-19125 {}}} SUCCS {{259 0 3.750 0-19129 {}} {258 0 3.750 0-19151 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19129) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-840 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19128 {}} {774 0 3.750 0-19151 {}} {774 0 3.750 0-19144 {}}} SUCCS {{259 0 0 0-19130 {}} {256 0 0 0-19144 {}} {256 0 0 0-19151 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19130) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-841 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19129 {}} {128 0 0 0-19134 {}}} SUCCS {{258 0 0 0-19134 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19131) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-842 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19134 {}}} SUCCS {{258 0 0 0-19134 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19132) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-843 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19134 {}}} SUCCS {{258 0 0 0-19134 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19133) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-844 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19134 {}}} SUCCS {{259 0 0 0-19134 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19134) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-845 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19133 {}} {258 0 0 0-19132 {}} {258 0 0 0-19131 {}} {258 0 0 0-19130 {}}} SUCCS {{128 0 0 0-19130 {}} {128 0 0 0-19131 {}} {128 0 0 0-19132 {}} {128 0 0 0-19133 {}} {259 0 0 0-19135 {}}} CYCLES {}}
set a(0-19135) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-846 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19134 {}}} SUCCS {{259 0 0 0-19136 {}} {258 0 0 0-19145 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19136) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-847 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19135 {}} {258 0 0 0-19120 {}}} SUCCS {{259 0 0 0-19137 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19137) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-848 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19136 {}} {128 0 0 0-19139 {}}} SUCCS {{258 0 0 0-19139 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19138) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-849 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19139 {}}} SUCCS {{259 0 0 0-19139 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19139) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-850 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19138 {}} {258 0 0 0-19137 {}}} SUCCS {{128 0 0 0-19137 {}} {128 0 0 0-19138 {}} {259 0 0 0-19140 {}}} CYCLES {}}
set a(0-19140) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-851 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19139 {}}} SUCCS {{258 0 3.750 0-19144 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19141) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-852 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-19157 {}}} SUCCS {{259 0 0 0-19142 {}} {130 0 0 0-19156 {}} {256 0 0 0-19157 {}}} CYCLES {}}
set a(0-19142) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(12:0))(1-0) TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-853 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-19141 {}}} SUCCS {{259 0 0 0-19143 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19143) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-854 LOC {1 0.129375 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19142 {}} {258 0 0 0-19116 {}}} SUCCS {{259 0 3.750 0-19144 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19144) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-855 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19144 {}} {259 0 3.750 0-19143 {}} {258 0 3.750 0-19140 {}} {256 0 0 0-19129 {}} {256 0 0 0-19120 {}} {774 0 0 0-19151 {}}} SUCCS {{774 0 3.750 0-19120 {}} {774 0 3.750 0-19129 {}} {774 0 0 0-19144 {}} {258 0 0 0-19151 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19145) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-856 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19135 {}}} SUCCS {{259 0 0 0-19146 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19146) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-857 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19145 {}} {258 0 0 0-19120 {}}} SUCCS {{259 0 0 0-19147 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19147) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-858 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19146 {}} {128 0 0 0-19149 {}}} SUCCS {{258 0 0 0-19149 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19148) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-859 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19149 {}}} SUCCS {{259 0 0 0-19149 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19149) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-860 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19148 {}} {258 0 0 0-19147 {}}} SUCCS {{128 0 0 0-19147 {}} {128 0 0 0-19148 {}} {259 0 0 0-19150 {}}} CYCLES {}}
set a(0-19150) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-861 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19149 {}}} SUCCS {{259 0 3.750 0-19151 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19151) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-862 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19151 {}} {259 0 3.750 0-19150 {}} {258 0 0 0-19144 {}} {256 0 0 0-19129 {}} {258 0 3.750 0-19128 {}} {256 0 0 0-19120 {}}} SUCCS {{774 0 3.750 0-19120 {}} {774 0 3.750 0-19129 {}} {774 0 0 0-19144 {}} {774 0 0 0-19151 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19152) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-863 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19157 {}}} SUCCS {{259 0 0 0-19153 {}} {130 0 0 0-19156 {}} {256 0 0 0-19157 {}}} CYCLES {}}
set a(0-19153) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(12:0))(11-0)#1 TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-864 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19152 {}}} SUCCS {{259 0 0 0-19154 {}} {130 0 0 0-19156 {}}} CYCLES {}}
set a(0-19154) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-865 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19153 {}}} SUCCS {{259 0 0 0-19155 {}} {130 0 0 0-19156 {}} {258 0 0 0-19157 {}}} CYCLES {}}
set a(0-19155) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(12:0))(12) TYPE READSLICE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-866 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19154 {}}} SUCCS {{259 0 0 0-19156 {}}} CYCLES {}}
set a(0-19156) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18317 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-867 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19155 {}} {130 0 0 0-19154 {}} {130 0 0 0-19153 {}} {130 0 0 0-19152 {}} {130 0 0 0-19151 {}} {130 0 0 0-19150 {}} {130 0 0 0-19148 {}} {130 0 0 0-19147 {}} {130 0 0 0-19146 {}} {130 0 0 0-19145 {}} {130 0 0 0-19144 {}} {130 0 0 0-19143 {}} {130 0 0 0-19142 {}} {130 0 0 0-19141 {}} {130 0 0 0-19140 {}} {130 0 0 0-19138 {}} {130 0 0 0-19137 {}} {130 0 0 0-19136 {}} {130 0 0 0-19135 {}} {130 0 0 0-19133 {}} {130 0 0 0-19132 {}} {130 0 0 0-19131 {}} {130 0 0 0-19130 {}} {130 0 0 0-19129 {}} {130 0 0 0-19128 {}} {130 0 0 0-19127 {}} {130 0 0 0-19126 {}} {130 0 0 0-19125 {}} {130 0 0 0-19124 {}} {130 0 0 0-19123 {}} {130 0 0 0-19122 {}} {130 0 0 0-19121 {}} {130 0 0 0-19120 {}} {130 0 0 0-19119 {}} {130 0 0 0-19118 {}} {130 0 0 0-19117 {}} {130 0 0 0-19116 {}} {130 0 0 0-19115 {}} {130 0 0 0-19114 {}} {130 0 0 0-19113 {}} {130 0 0 0-19112 {}} {130 0 0 0-19111 {}}} SUCCS {{129 0 0 0-19157 {}}} CYCLES {}}
set a(0-19157) {AREA_SCORE {} NAME asn(VEC_LOOP:j#13(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18317 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19157 {}} {129 0 0 0-19156 {}} {258 0 0 0-19154 {}} {256 0 0 0-19152 {}} {256 0 0 0-19141 {}} {256 0 0 0-19126 {}} {256 0 0 0-19117 {}} {256 0 0 0-19111 {}}} SUCCS {{774 0 0 0-19111 {}} {774 0 0 0-19117 {}} {774 0 0 0-19126 {}} {774 0 0 0-19141 {}} {774 0 0 0-19152 {}} {772 0 0 0-19157 {}}} CYCLES {}}
set a(0-18317) {CHI {0-19111 0-19112 0-19113 0-19114 0-19115 0-19116 0-19117 0-19118 0-19119 0-19120 0-19121 0-19122 0-19123 0-19124 0-19125 0-19126 0-19127 0-19128 0-19129 0-19130 0-19131 0-19132 0-19133 0-19134 0-19135 0-19136 0-19137 0-19138 0-19139 0-19140 0-19141 0-19142 0-19143 0-19144 0-19145 0-19146 0-19147 0-19148 0-19149 0-19150 0-19151 0-19152 0-19153 0-19154 0-19155 0-19156 0-19157} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-868 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-19110 {}} {258 0 0 0-19109 {}} {130 0 0 0-19108 {}} {258 0 0 0-19107 {}} {130 0 0 0-19106 {}} {130 0 0 0-19105 {}} {130 0 0 0-19104 {}} {130 0 0 0-19103 {}} {130 0 0 0-19102 {}} {64 0 0 0-19101 {}} {64 0 0 0-18316 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19110 {}} {131 0 0 0-19158 {}} {130 0 0 0-19159 {}} {130 0 0 0-19160 {}} {130 0 0 0-19161 {}} {130 0 0 0-19162 {}} {130 0 0 0-19163 {}} {130 0 0 0-19164 {}} {130 0 0 0-19165 {}} {130 0 0 0-19166 {}} {130 0 0 0-19167 {}} {64 0 0 0-18318 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19158) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-869 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{131 0 0 0-18317 {}}} SUCCS {{259 0 0 0-19159 {}} {130 0 0 0-19167 {}}} CYCLES {}}
set a(0-19159) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-870 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-19158 {}} {130 0 0 0-18317 {}}} SUCCS {{259 0 0 0-19160 {}} {130 0 0 0-19167 {}}} CYCLES {}}
set a(0-19160) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-871 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-19159 {}} {130 0 0 0-18317 {}}} SUCCS {{258 0 0 0-19164 {}} {130 0 0 0-19167 {}}} CYCLES {}}
set a(0-19161) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-872 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.8650000499999999} PREDS {{130 0 0 0-18317 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19162 {}} {130 0 0 0-19167 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19162) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#52 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-873 LOC {15 1.0 16 0.0 16 0.0 16 0.8650000499999999} PREDS {{259 0 0 0-19161 {}} {130 0 0 0-18317 {}}} SUCCS {{259 0 0 0-19163 {}} {130 0 0 0-19167 {}}} CYCLES {}}
set a(0-19163) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-874 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-19162 {}} {130 0 0 0-18317 {}}} SUCCS {{259 0 0 0-19164 {}} {130 0 0 0-19167 {}}} CYCLES {}}
set a(0-19164) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-875 LOC {16 0.0 16 0.8650000499999999 16 0.8650000499999999 16 0.9999999249999999 16 0.9999999249999999} PREDS {{259 0 0 0-19163 {}} {258 0 0 0-19160 {}} {130 0 0 0-18317 {}}} SUCCS {{259 0 0 0-19165 {}} {130 0 0 0-19167 {}}} CYCLES {}}
set a(0-19165) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-876 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-19164 {}} {130 0 0 0-18317 {}}} SUCCS {{259 0 0 0-19166 {}} {130 0 0 0-19167 {}}} CYCLES {}}
set a(0-19166) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-877 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-19165 {}} {130 0 0 0-18317 {}}} SUCCS {{259 0 0 0-19167 {}}} CYCLES {}}
set a(0-19167) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-878 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-19166 {}} {130 0 0 0-19165 {}} {130 0 0 0-19164 {}} {130 0 0 0-19163 {}} {130 0 0 0-19162 {}} {130 0 0 0-19161 {}} {130 0 0 0-19160 {}} {130 0 0 0-19159 {}} {130 0 0 0-19158 {}} {130 0 0 0-18317 {}}} SUCCS {{128 0 0 0-19174 {}} {64 0 0 0-18318 {}}} CYCLES {}}
set a(0-19168) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-879 LOC {0 1.0 14 0.0 14 0.0 14 0.0 15 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19169 {}} {130 0 0 0-18318 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19169) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#53 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-880 LOC {0 1.0 14 0.0 14 0.0 15 0.08854614999999999} PREDS {{259 0 0 0-19168 {}}} SUCCS {{259 0 0 0-19170 {}} {130 0 0 0-18318 {}}} CYCLES {}}
set a(0-19170) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-881 LOC {0 1.0 14 0.08854614999999999 14 0.08854614999999999 15 0.08854614999999999} PREDS {{259 0 0 0-19169 {}}} SUCCS {{259 0 0 0-19171 {}} {130 0 0 0-18318 {}}} CYCLES {}}
set a(0-19171) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-882 LOC {1 0.18687499999999999 14 0.08854614999999999 14 0.08854614999999999 14 0.5624999104999999 15 0.5624999104999999} PREDS {{259 0 0 0-19170 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-19172 {}} {258 0 3.000 0-19173 {}} {130 0 0 0-18318 {}}} CYCLES {}}
set a(0-19172) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-883 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 3.000 0-19171 {}}} SUCCS {{258 0 0 0-18318 {}}} CYCLES {}}
set a(0-19173) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-884 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{258 0 3.000 0-19171 {}}} SUCCS {{258 0 0 0-18318 {}}} CYCLES {}}
set a(0-19174) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#14(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-885 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-19167 {}} {772 0 0 0-18318 {}}} SUCCS {{259 0 0 0-18318 {}}} CYCLES {}}
set a(0-19175) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-886 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-19215 {}}} SUCCS {{259 0 0 0-19176 {}} {130 0 0 0-19214 {}} {256 0 0 0-19215 {}}} CYCLES {}}
set a(0-19176) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(12:0))(11-0) TYPE READSLICE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-887 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19175 {}}} SUCCS {{258 0 0 0-19180 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19177) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-888 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-19178 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19178) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#54 TYPE READSLICE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-889 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19177 {}}} SUCCS {{259 0 0 0-19179 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19179) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-890 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-19178 {}}} SUCCS {{259 0 0 0-19180 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19180) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-891 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-19179 {}} {258 0 0 0-19176 {}}} SUCCS {{259 0 3.750 0-19181 {}} {258 0 3.750 0-19202 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19181) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-892 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19180 {}} {774 0 3.750 0-19209 {}} {774 0 3.750 0-19202 {}}} SUCCS {{258 0 0 0-19197 {}} {256 0 0 0-19202 {}} {258 0 0 0-19204 {}} {256 0 0 0-19209 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19182) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-893 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19183 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19183) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#55 TYPE READSLICE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-894 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19182 {}}} SUCCS {{259 0 0 0-19184 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19184) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-895 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19183 {}}} SUCCS {{258 0 0 0-19186 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19185) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-896 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19186 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19186) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#39 TYPE ACCU DELAY {1.07 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-897 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19185 {}} {258 0 0 0-19184 {}}} SUCCS {{258 0 0 0-19189 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19187) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-898 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19215 {}}} SUCCS {{259 0 0 0-19188 {}} {130 0 0 0-19214 {}} {256 0 0 0-19215 {}}} CYCLES {}}
set a(0-19188) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(12:0))(11-0)#1 TYPE READSLICE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-899 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19187 {}}} SUCCS {{259 0 0 0-19189 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19189) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-900 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19188 {}} {258 0 0 0-19186 {}}} SUCCS {{259 0 3.750 0-19190 {}} {258 0 3.750 0-19209 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19190) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-901 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19189 {}} {774 0 3.750 0-19209 {}} {774 0 3.750 0-19202 {}}} SUCCS {{259 0 0 0-19191 {}} {256 0 0 0-19202 {}} {256 0 0 0-19209 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19191) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-902 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19190 {}} {128 0 0 0-19195 {}}} SUCCS {{258 0 0 0-19195 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19192) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-903 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19195 {}}} SUCCS {{258 0 0 0-19195 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19193) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-904 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19195 {}}} SUCCS {{258 0 0 0-19195 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19194) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-905 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19195 {}}} SUCCS {{259 0 0 0-19195 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19195) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-906 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19194 {}} {258 0 0 0-19193 {}} {258 0 0 0-19192 {}} {258 0 0 0-19191 {}}} SUCCS {{128 0 0 0-19191 {}} {128 0 0 0-19192 {}} {128 0 0 0-19193 {}} {128 0 0 0-19194 {}} {259 0 0 0-19196 {}}} CYCLES {}}
set a(0-19196) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-907 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19195 {}}} SUCCS {{259 0 0 0-19197 {}} {258 0 0 0-19203 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19197) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-908 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19196 {}} {258 0 0 0-19181 {}}} SUCCS {{259 0 0 0-19198 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19198) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-909 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19197 {}} {128 0 0 0-19200 {}}} SUCCS {{258 0 0 0-19200 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19199) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-910 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19200 {}}} SUCCS {{259 0 0 0-19200 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19200) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-911 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19199 {}} {258 0 0 0-19198 {}}} SUCCS {{128 0 0 0-19198 {}} {128 0 0 0-19199 {}} {259 0 0 0-19201 {}}} CYCLES {}}
set a(0-19201) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-912 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19200 {}}} SUCCS {{259 0 3.750 0-19202 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19202) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-913 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19202 {}} {259 0 3.750 0-19201 {}} {256 0 0 0-19190 {}} {256 0 0 0-19181 {}} {258 0 3.750 0-19180 {}} {774 0 0 0-19209 {}}} SUCCS {{774 0 3.750 0-19181 {}} {774 0 3.750 0-19190 {}} {774 0 0 0-19202 {}} {258 0 0 0-19209 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19203) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-914 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19196 {}}} SUCCS {{259 0 0 0-19204 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19204) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-915 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19203 {}} {258 0 0 0-19181 {}}} SUCCS {{259 0 0 0-19205 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19205) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-916 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19204 {}} {128 0 0 0-19207 {}}} SUCCS {{258 0 0 0-19207 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19206) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-917 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19207 {}}} SUCCS {{259 0 0 0-19207 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19207) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-918 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19206 {}} {258 0 0 0-19205 {}}} SUCCS {{128 0 0 0-19205 {}} {128 0 0 0-19206 {}} {259 0 0 0-19208 {}}} CYCLES {}}
set a(0-19208) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-919 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19207 {}}} SUCCS {{259 0 3.750 0-19209 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19209) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-920 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19209 {}} {259 0 3.750 0-19208 {}} {258 0 0 0-19202 {}} {256 0 0 0-19190 {}} {258 0 3.750 0-19189 {}} {256 0 0 0-19181 {}}} SUCCS {{774 0 3.750 0-19181 {}} {774 0 3.750 0-19190 {}} {774 0 0 0-19202 {}} {774 0 0 0-19209 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19210) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-921 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19215 {}}} SUCCS {{259 0 0 0-19211 {}} {130 0 0 0-19214 {}} {256 0 0 0-19215 {}}} CYCLES {}}
set a(0-19211) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(12:0))(11-0)#2 TYPE READSLICE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-922 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19210 {}}} SUCCS {{259 0 0 0-19212 {}} {130 0 0 0-19214 {}}} CYCLES {}}
set a(0-19212) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-923 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19211 {}}} SUCCS {{259 0 0 0-19213 {}} {130 0 0 0-19214 {}} {258 0 0 0-19215 {}}} CYCLES {}}
set a(0-19213) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(12:0))(12) TYPE READSLICE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-924 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19212 {}}} SUCCS {{259 0 0 0-19214 {}}} CYCLES {}}
set a(0-19214) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18318 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-925 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19213 {}} {130 0 0 0-19212 {}} {130 0 0 0-19211 {}} {130 0 0 0-19210 {}} {130 0 0 0-19209 {}} {130 0 0 0-19208 {}} {130 0 0 0-19206 {}} {130 0 0 0-19205 {}} {130 0 0 0-19204 {}} {130 0 0 0-19203 {}} {130 0 0 0-19202 {}} {130 0 0 0-19201 {}} {130 0 0 0-19199 {}} {130 0 0 0-19198 {}} {130 0 0 0-19197 {}} {130 0 0 0-19196 {}} {130 0 0 0-19194 {}} {130 0 0 0-19193 {}} {130 0 0 0-19192 {}} {130 0 0 0-19191 {}} {130 0 0 0-19190 {}} {130 0 0 0-19189 {}} {130 0 0 0-19188 {}} {130 0 0 0-19187 {}} {130 0 0 0-19186 {}} {130 0 0 0-19185 {}} {130 0 0 0-19184 {}} {130 0 0 0-19183 {}} {130 0 0 0-19182 {}} {130 0 0 0-19181 {}} {130 0 0 0-19180 {}} {130 0 0 0-19179 {}} {130 0 0 0-19178 {}} {130 0 0 0-19177 {}} {130 0 0 0-19176 {}} {130 0 0 0-19175 {}}} SUCCS {{129 0 0 0-19215 {}}} CYCLES {}}
set a(0-19215) {AREA_SCORE {} NAME asn(VEC_LOOP:j#14(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18318 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19215 {}} {129 0 0 0-19214 {}} {258 0 0 0-19212 {}} {256 0 0 0-19210 {}} {256 0 0 0-19187 {}} {256 0 0 0-19175 {}}} SUCCS {{774 0 0 0-19175 {}} {774 0 0 0-19187 {}} {774 0 0 0-19210 {}} {772 0 0 0-19215 {}}} CYCLES {}}
set a(0-18318) {CHI {0-19175 0-19176 0-19177 0-19178 0-19179 0-19180 0-19181 0-19182 0-19183 0-19184 0-19185 0-19186 0-19187 0-19188 0-19189 0-19190 0-19191 0-19192 0-19193 0-19194 0-19195 0-19196 0-19197 0-19198 0-19199 0-19200 0-19201 0-19202 0-19203 0-19204 0-19205 0-19206 0-19207 0-19208 0-19209 0-19210 0-19211 0-19212 0-19213 0-19214 0-19215} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-926 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-19174 {}} {258 0 0 0-19173 {}} {258 0 0 0-19172 {}} {130 0 0 0-19171 {}} {130 0 0 0-19170 {}} {130 0 0 0-19169 {}} {130 0 0 0-19168 {}} {64 0 0 0-19167 {}} {64 0 0 0-18317 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19174 {}} {131 0 0 0-19216 {}} {130 0 0 0-19217 {}} {130 0 0 0-19218 {}} {130 0 0 0-19219 {}} {130 0 0 0-19220 {}} {130 0 0 0-19221 {}} {130 0 0 0-19222 {}} {130 0 0 0-19223 {}} {130 0 0 0-19224 {}} {130 0 0 0-19225 {}} {64 0 0 0-18319 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19216) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-927 LOC {16 1.0 17 0.8650000499999999 17 0.8650000499999999 17 0.8650000499999999} PREDS {{131 0 0 0-18318 {}}} SUCCS {{259 0 0 0-19217 {}} {130 0 0 0-19225 {}}} CYCLES {}}
set a(0-19217) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-928 LOC {16 1.0 17 0.8650000499999999 17 0.8650000499999999 17 0.8650000499999999} PREDS {{259 0 0 0-19216 {}} {130 0 0 0-18318 {}}} SUCCS {{259 0 0 0-19218 {}} {130 0 0 0-19225 {}}} CYCLES {}}
set a(0-19218) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-929 LOC {16 1.0 17 0.8650000499999999 17 0.8650000499999999 17 0.8650000499999999} PREDS {{259 0 0 0-19217 {}} {130 0 0 0-18318 {}}} SUCCS {{258 0 0 0-19222 {}} {130 0 0 0-19225 {}}} CYCLES {}}
set a(0-19219) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-930 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.8650000499999999} PREDS {{130 0 0 0-18318 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19220 {}} {130 0 0 0-19225 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19220) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#56 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-931 LOC {16 1.0 17 0.0 17 0.0 17 0.8650000499999999} PREDS {{259 0 0 0-19219 {}} {130 0 0 0-18318 {}}} SUCCS {{259 0 0 0-19221 {}} {130 0 0 0-19225 {}}} CYCLES {}}
set a(0-19221) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-932 LOC {16 1.0 17 0.8650000499999999 17 0.8650000499999999 17 0.8650000499999999} PREDS {{259 0 0 0-19220 {}} {130 0 0 0-18318 {}}} SUCCS {{259 0 0 0-19222 {}} {130 0 0 0-19225 {}}} CYCLES {}}
set a(0-19222) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-933 LOC {17 0.0 17 0.8650000499999999 17 0.8650000499999999 17 0.9999999249999999 17 0.9999999249999999} PREDS {{259 0 0 0-19221 {}} {258 0 0 0-19218 {}} {130 0 0 0-18318 {}}} SUCCS {{259 0 0 0-19223 {}} {130 0 0 0-19225 {}}} CYCLES {}}
set a(0-19223) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-934 LOC {17 0.13499995 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-19222 {}} {130 0 0 0-18318 {}}} SUCCS {{259 0 0 0-19224 {}} {130 0 0 0-19225 {}}} CYCLES {}}
set a(0-19224) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-935 LOC {17 0.13499995 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-19223 {}} {130 0 0 0-18318 {}}} SUCCS {{259 0 0 0-19225 {}}} CYCLES {}}
set a(0-19225) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-936 LOC {17 0.13499995 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-19224 {}} {130 0 0 0-19223 {}} {130 0 0 0-19222 {}} {130 0 0 0-19221 {}} {130 0 0 0-19220 {}} {130 0 0 0-19219 {}} {130 0 0 0-19218 {}} {130 0 0 0-19217 {}} {130 0 0 0-19216 {}} {130 0 0 0-18318 {}}} SUCCS {{128 0 0 0-19234 {}} {64 0 0 0-18319 {}}} CYCLES {}}
set a(0-19226) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-937 LOC {0 1.0 15 0.0 15 0.0 15 0.0 16 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19227 {}} {130 0 0 0-18319 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19227) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#57 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-938 LOC {0 1.0 15 0.0 15 0.0 16 0.08854614999999999} PREDS {{259 0 0 0-19226 {}}} SUCCS {{259 0 0 0-19228 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-19228) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-939 LOC {0 1.0 15 0.08854614999999999 15 0.08854614999999999 16 0.08854614999999999} PREDS {{259 0 0 0-19227 {}}} SUCCS {{259 0 0 0-19229 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-19229) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-940 LOC {1 0.18687499999999999 15 0.08854614999999999 15 0.08854614999999999 15 0.5624999104999999 16 0.5624999104999999} PREDS {{259 0 0 0-19228 {}} {258 0 0 0-18479 {}}} SUCCS {{259 0 0 0-19230 {}} {258 0 0 0-19232 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-19230) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#69 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-941 LOC {1 0.66082885 15 0.5625 15 0.5625 16 0.5625} PREDS {{259 0 0 0-19229 {}}} SUCCS {{259 0 3.000 0-19231 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-19231) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-942 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.000 0-19230 {}}} SUCCS {{258 0 0 0-18319 {}}} CYCLES {}}
set a(0-19232) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-943 LOC {1 0.66082885 15 0.5625 15 0.5625 16 0.5625} PREDS {{258 0 0 0-19229 {}}} SUCCS {{259 0 3.000 0-19233 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-19233) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-944 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.000 0-19232 {}}} SUCCS {{258 0 0 0-18319 {}}} CYCLES {}}
set a(0-19234) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#15(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-945 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-19225 {}} {772 0 0 0-18319 {}}} SUCCS {{259 0 0 0-18319 {}}} CYCLES {}}
set a(0-19235) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-946 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{774 0 0 0-19281 {}}} SUCCS {{259 0 0 0-19236 {}} {130 0 0 0-19280 {}} {256 0 0 0-19281 {}}} CYCLES {}}
set a(0-19236) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(12:0))(11-1) TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-947 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-19235 {}}} SUCCS {{258 0 0 0-19240 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19237) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-948 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-19238 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19238) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#58 TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-949 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-19237 {}}} SUCCS {{259 0 0 0-19239 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19239) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-950 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 5 0.33749999999999997} PREDS {{259 0 0 0-19238 {}}} SUCCS {{259 0 0 0-19240 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19240) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.05 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-951 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-19239 {}} {258 0 0 0-19236 {}}} SUCCS {{258 0 0 0-19243 {}} {258 0 0 0-19267 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19241) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-19281 {}}} SUCCS {{259 0 0 0-19242 {}} {130 0 0 0-19280 {}} {256 0 0 0-19281 {}}} CYCLES {}}
set a(0-19242) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(12:0))(0)#1 TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-953 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-19241 {}}} SUCCS {{259 0 0 0-19243 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19243) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-954 LOC {1 0.13125 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-19242 {}} {258 0 0 0-19240 {}}} SUCCS {{259 0 3.750 0-19244 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-955 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19243 {}} {774 0 3.750 0-19275 {}} {774 0 3.750 0-19268 {}}} SUCCS {{258 0 0 0-19260 {}} {256 0 0 0-19268 {}} {258 0 0 0-19270 {}} {256 0 0 0-19275 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19245) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-956 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19246 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19246) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#59 TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-957 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19245 {}}} SUCCS {{259 0 0 0-19247 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19247) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-958 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19246 {}}} SUCCS {{258 0 0 0-19249 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19248) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-959 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19249 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19249) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#40 TYPE ACCU DELAY {1.07 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-960 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19248 {}} {258 0 0 0-19247 {}}} SUCCS {{258 0 0 0-19252 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19250) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-961 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19281 {}}} SUCCS {{259 0 0 0-19251 {}} {130 0 0 0-19280 {}} {256 0 0 0-19281 {}}} CYCLES {}}
set a(0-19251) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(12:0))(11-0) TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-962 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19250 {}}} SUCCS {{259 0 0 0-19252 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19252) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-963 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19251 {}} {258 0 0 0-19249 {}}} SUCCS {{259 0 3.750 0-19253 {}} {258 0 3.750 0-19275 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19253) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-964 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19252 {}} {774 0 3.750 0-19275 {}} {774 0 3.750 0-19268 {}}} SUCCS {{259 0 0 0-19254 {}} {256 0 0 0-19268 {}} {256 0 0 0-19275 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19254) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-965 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19253 {}} {128 0 0 0-19258 {}}} SUCCS {{258 0 0 0-19258 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19255) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-966 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19258 {}}} SUCCS {{258 0 0 0-19258 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19256) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-967 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19258 {}}} SUCCS {{258 0 0 0-19258 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19257) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-968 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19258 {}}} SUCCS {{259 0 0 0-19258 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19258) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-969 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19257 {}} {258 0 0 0-19256 {}} {258 0 0 0-19255 {}} {258 0 0 0-19254 {}}} SUCCS {{128 0 0 0-19254 {}} {128 0 0 0-19255 {}} {128 0 0 0-19256 {}} {128 0 0 0-19257 {}} {259 0 0 0-19259 {}}} CYCLES {}}
set a(0-19259) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-970 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19258 {}}} SUCCS {{259 0 0 0-19260 {}} {258 0 0 0-19269 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19260) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-971 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19259 {}} {258 0 0 0-19244 {}}} SUCCS {{259 0 0 0-19261 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19261) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-972 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19260 {}} {128 0 0 0-19263 {}}} SUCCS {{258 0 0 0-19263 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19262) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-973 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19263 {}}} SUCCS {{259 0 0 0-19263 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19263) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-974 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19262 {}} {258 0 0 0-19261 {}}} SUCCS {{128 0 0 0-19261 {}} {128 0 0 0-19262 {}} {259 0 0 0-19264 {}}} CYCLES {}}
set a(0-19264) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-975 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19263 {}}} SUCCS {{258 0 3.750 0-19268 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19265) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-976 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-19281 {}}} SUCCS {{259 0 0 0-19266 {}} {130 0 0 0-19280 {}} {256 0 0 0-19281 {}}} CYCLES {}}
set a(0-19266) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(12:0))(0) TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-977 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-19265 {}}} SUCCS {{259 0 0 0-19267 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19267) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-978 LOC {1 0.13125 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19266 {}} {258 0 0 0-19240 {}}} SUCCS {{259 0 3.750 0-19268 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19268) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-979 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19268 {}} {259 0 3.750 0-19267 {}} {258 0 3.750 0-19264 {}} {256 0 0 0-19253 {}} {256 0 0 0-19244 {}} {774 0 0 0-19275 {}}} SUCCS {{774 0 3.750 0-19244 {}} {774 0 3.750 0-19253 {}} {774 0 0 0-19268 {}} {258 0 0 0-19275 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19269) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-980 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19259 {}}} SUCCS {{259 0 0 0-19270 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19270) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-981 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19269 {}} {258 0 0 0-19244 {}}} SUCCS {{259 0 0 0-19271 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19271) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-982 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19270 {}} {128 0 0 0-19273 {}}} SUCCS {{258 0 0 0-19273 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19272) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-983 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19273 {}}} SUCCS {{259 0 0 0-19273 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19273) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-984 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19272 {}} {258 0 0 0-19271 {}}} SUCCS {{128 0 0 0-19271 {}} {128 0 0 0-19272 {}} {259 0 0 0-19274 {}}} CYCLES {}}
set a(0-19274) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-985 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19273 {}}} SUCCS {{259 0 3.750 0-19275 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19275) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-986 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19275 {}} {259 0 3.750 0-19274 {}} {258 0 0 0-19268 {}} {256 0 0 0-19253 {}} {258 0 3.750 0-19252 {}} {256 0 0 0-19244 {}}} SUCCS {{774 0 3.750 0-19244 {}} {774 0 3.750 0-19253 {}} {774 0 0 0-19268 {}} {774 0 0 0-19275 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19276) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-987 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19281 {}}} SUCCS {{259 0 0 0-19277 {}} {130 0 0 0-19280 {}} {256 0 0 0-19281 {}}} CYCLES {}}
set a(0-19277) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(12:0))(11-0)#1 TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-988 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19276 {}}} SUCCS {{259 0 0 0-19278 {}} {130 0 0 0-19280 {}}} CYCLES {}}
set a(0-19278) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-989 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19277 {}}} SUCCS {{259 0 0 0-19279 {}} {130 0 0 0-19280 {}} {258 0 0 0-19281 {}}} CYCLES {}}
set a(0-19279) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(12:0))(12) TYPE READSLICE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-990 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19278 {}}} SUCCS {{259 0 0 0-19280 {}}} CYCLES {}}
set a(0-19280) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18319 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-991 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19279 {}} {130 0 0 0-19278 {}} {130 0 0 0-19277 {}} {130 0 0 0-19276 {}} {130 0 0 0-19275 {}} {130 0 0 0-19274 {}} {130 0 0 0-19272 {}} {130 0 0 0-19271 {}} {130 0 0 0-19270 {}} {130 0 0 0-19269 {}} {130 0 0 0-19268 {}} {130 0 0 0-19267 {}} {130 0 0 0-19266 {}} {130 0 0 0-19265 {}} {130 0 0 0-19264 {}} {130 0 0 0-19262 {}} {130 0 0 0-19261 {}} {130 0 0 0-19260 {}} {130 0 0 0-19259 {}} {130 0 0 0-19257 {}} {130 0 0 0-19256 {}} {130 0 0 0-19255 {}} {130 0 0 0-19254 {}} {130 0 0 0-19253 {}} {130 0 0 0-19252 {}} {130 0 0 0-19251 {}} {130 0 0 0-19250 {}} {130 0 0 0-19249 {}} {130 0 0 0-19248 {}} {130 0 0 0-19247 {}} {130 0 0 0-19246 {}} {130 0 0 0-19245 {}} {130 0 0 0-19244 {}} {130 0 0 0-19243 {}} {130 0 0 0-19242 {}} {130 0 0 0-19241 {}} {130 0 0 0-19240 {}} {130 0 0 0-19239 {}} {130 0 0 0-19238 {}} {130 0 0 0-19237 {}} {130 0 0 0-19236 {}} {130 0 0 0-19235 {}}} SUCCS {{129 0 0 0-19281 {}}} CYCLES {}}
set a(0-19281) {AREA_SCORE {} NAME asn(VEC_LOOP:j#15(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18319 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19281 {}} {129 0 0 0-19280 {}} {258 0 0 0-19278 {}} {256 0 0 0-19276 {}} {256 0 0 0-19265 {}} {256 0 0 0-19250 {}} {256 0 0 0-19241 {}} {256 0 0 0-19235 {}}} SUCCS {{774 0 0 0-19235 {}} {774 0 0 0-19241 {}} {774 0 0 0-19250 {}} {774 0 0 0-19265 {}} {774 0 0 0-19276 {}} {772 0 0 0-19281 {}}} CYCLES {}}
set a(0-18319) {CHI {0-19235 0-19236 0-19237 0-19238 0-19239 0-19240 0-19241 0-19242 0-19243 0-19244 0-19245 0-19246 0-19247 0-19248 0-19249 0-19250 0-19251 0-19252 0-19253 0-19254 0-19255 0-19256 0-19257 0-19258 0-19259 0-19260 0-19261 0-19262 0-19263 0-19264 0-19265 0-19266 0-19267 0-19268 0-19269 0-19270 0-19271 0-19272 0-19273 0-19274 0-19275 0-19276 0-19277 0-19278 0-19279 0-19280 0-19281} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-992 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-19234 {}} {258 0 0 0-19233 {}} {130 0 0 0-19232 {}} {258 0 0 0-19231 {}} {130 0 0 0-19230 {}} {130 0 0 0-19229 {}} {130 0 0 0-19228 {}} {130 0 0 0-19227 {}} {130 0 0 0-19226 {}} {64 0 0 0-19225 {}} {64 0 0 0-18318 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19234 {}} {131 0 0 0-19282 {}} {130 0 0 0-19283 {}} {130 0 0 0-19284 {}} {130 0 0 0-19285 {}} {130 0 0 0-19286 {}} {130 0 0 0-19287 {}} {130 0 0 0-19288 {}} {130 0 0 0-19289 {}} {130 0 0 0-19290 {}} {130 0 0 0-19291 {}} {64 0 0 0-18320 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19282) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-5) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-993 LOC {17 1.0 18 0.8724999999999999 18 0.8724999999999999 18 0.8724999999999999} PREDS {{131 0 0 0-18319 {}}} SUCCS {{259 0 0 0-19283 {}} {130 0 0 0-19291 {}}} CYCLES {}}
set a(0-19283) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-994 LOC {17 1.0 18 0.8724999999999999 18 0.8724999999999999 18 0.8724999999999999} PREDS {{259 0 0 0-19282 {}} {130 0 0 0-18319 {}}} SUCCS {{259 0 0 0-19284 {}} {130 0 0 0-19291 {}}} CYCLES {}}
set a(0-19284) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-995 LOC {17 1.0 18 0.8724999999999999 18 0.8724999999999999 18 0.8724999999999999} PREDS {{259 0 0 0-19283 {}} {130 0 0 0-18319 {}}} SUCCS {{258 0 0 0-19288 {}} {130 0 0 0-19291 {}}} CYCLES {}}
set a(0-19285) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-996 LOC {17 1.0 18 0.0 18 0.0 18 0.0 18 0.8724999999999999} PREDS {{130 0 0 0-18319 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19286 {}} {130 0 0 0-19291 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19286) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#60 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-997 LOC {17 1.0 18 0.0 18 0.0 18 0.8724999999999999} PREDS {{259 0 0 0-19285 {}} {130 0 0 0-18319 {}}} SUCCS {{259 0 0 0-19287 {}} {130 0 0 0-19291 {}}} CYCLES {}}
set a(0-19287) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-998 LOC {17 1.0 18 0.8724999999999999 18 0.8724999999999999 18 0.8724999999999999} PREDS {{259 0 0 0-19286 {}} {130 0 0 0-18319 {}}} SUCCS {{259 0 0 0-19288 {}} {130 0 0 0-19291 {}}} CYCLES {}}
set a(0-19288) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {1.02 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-999 LOC {18 0.0 18 0.8724999999999999 18 0.8724999999999999 18 0.999999875 18 0.999999875} PREDS {{259 0 0 0-19287 {}} {258 0 0 0-19284 {}} {130 0 0 0-18319 {}}} SUCCS {{259 0 0 0-19289 {}} {130 0 0 0-19291 {}}} CYCLES {}}
set a(0-19289) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(8) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1000 LOC {18 0.1275 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-19288 {}} {130 0 0 0-18319 {}}} SUCCS {{259 0 0 0-19290 {}} {130 0 0 0-19291 {}}} CYCLES {}}
set a(0-19290) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1001 LOC {18 0.1275 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-19289 {}} {130 0 0 0-18319 {}}} SUCCS {{259 0 0 0-19291 {}}} CYCLES {}}
set a(0-19291) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1002 LOC {18 0.1275 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-19290 {}} {130 0 0 0-19289 {}} {130 0 0 0-19288 {}} {130 0 0 0-19287 {}} {130 0 0 0-19286 {}} {130 0 0 0-19285 {}} {130 0 0 0-19284 {}} {130 0 0 0-19283 {}} {130 0 0 0-19282 {}} {130 0 0 0-18319 {}}} SUCCS {{128 0 0 0-19298 {}} {64 0 0 0-18320 {}}} CYCLES {}}
set a(0-19292) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1003 LOC {0 1.0 16 0.0 16 0.0 16 0.0 17 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19293 {}} {130 0 0 0-18320 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19293) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#61 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1004 LOC {0 1.0 16 0.0 16 0.0 17 0.08854614999999999} PREDS {{259 0 0 0-19292 {}}} SUCCS {{259 0 0 0-19294 {}} {130 0 0 0-18320 {}}} CYCLES {}}
set a(0-19294) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1005 LOC {0 1.0 16 0.08854614999999999 16 0.08854614999999999 17 0.08854614999999999} PREDS {{259 0 0 0-19293 {}}} SUCCS {{259 0 0 0-19295 {}} {130 0 0 0-18320 {}}} CYCLES {}}
set a(0-19295) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1006 LOC {1 0.18687499999999999 16 0.08854614999999999 16 0.08854614999999999 16 0.5624999104999999 17 0.5624999104999999} PREDS {{259 0 0 0-19294 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-19296 {}} {258 0 3.000 0-19297 {}} {130 0 0 0-18320 {}}} CYCLES {}}
set a(0-19296) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1007 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 18 0.2999998749999999} PREDS {{259 0 3.000 0-19295 {}}} SUCCS {{258 0 0 0-18320 {}}} CYCLES {}}
set a(0-19297) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1008 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 18 0.2999998749999999} PREDS {{258 0 3.000 0-19295 {}}} SUCCS {{258 0 0 0-18320 {}}} CYCLES {}}
set a(0-19298) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#16(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1009 LOC {18 0.0 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{128 0 0 0-19291 {}} {772 0 0 0-18320 {}}} SUCCS {{259 0 0 0-18320 {}}} CYCLES {}}
set a(0-19299) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1010 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-19339 {}}} SUCCS {{259 0 0 0-19300 {}} {130 0 0 0-19338 {}} {256 0 0 0-19339 {}}} CYCLES {}}
set a(0-19300) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(12:0))(11-0) TYPE READSLICE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1011 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19299 {}}} SUCCS {{258 0 0 0-19304 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19301) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1012 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-19302 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19302) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#62 TYPE READSLICE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1013 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19301 {}}} SUCCS {{259 0 0 0-19303 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19303) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1014 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-19302 {}}} SUCCS {{259 0 0 0-19304 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19304) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1015 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-19303 {}} {258 0 0 0-19300 {}}} SUCCS {{259 0 3.750 0-19305 {}} {258 0 3.750 0-19326 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19305) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1016 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19304 {}} {774 0 3.750 0-19333 {}} {774 0 3.750 0-19326 {}}} SUCCS {{258 0 0 0-19321 {}} {256 0 0 0-19326 {}} {258 0 0 0-19328 {}} {256 0 0 0-19333 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19306) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1017 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19307 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19307) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#63 TYPE READSLICE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1018 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19306 {}}} SUCCS {{259 0 0 0-19308 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19308) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1019 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19307 {}}} SUCCS {{258 0 0 0-19310 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19309) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1020 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19310 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19310) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#41 TYPE ACCU DELAY {1.07 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1021 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19309 {}} {258 0 0 0-19308 {}}} SUCCS {{258 0 0 0-19313 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19311) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1022 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19339 {}}} SUCCS {{259 0 0 0-19312 {}} {130 0 0 0-19338 {}} {256 0 0 0-19339 {}}} CYCLES {}}
set a(0-19312) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(12:0))(11-0)#1 TYPE READSLICE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1023 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19311 {}}} SUCCS {{259 0 0 0-19313 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19313) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1024 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19312 {}} {258 0 0 0-19310 {}}} SUCCS {{259 0 3.750 0-19314 {}} {258 0 3.750 0-19333 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19314) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1025 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19313 {}} {774 0 3.750 0-19333 {}} {774 0 3.750 0-19326 {}}} SUCCS {{259 0 0 0-19315 {}} {256 0 0 0-19326 {}} {256 0 0 0-19333 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19315) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1026 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19314 {}} {128 0 0 0-19319 {}}} SUCCS {{258 0 0 0-19319 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19316) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1027 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19319 {}}} SUCCS {{258 0 0 0-19319 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19317) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1028 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19319 {}}} SUCCS {{258 0 0 0-19319 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19318) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1029 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19319 {}}} SUCCS {{259 0 0 0-19319 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19319) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1030 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19318 {}} {258 0 0 0-19317 {}} {258 0 0 0-19316 {}} {258 0 0 0-19315 {}}} SUCCS {{128 0 0 0-19315 {}} {128 0 0 0-19316 {}} {128 0 0 0-19317 {}} {128 0 0 0-19318 {}} {259 0 0 0-19320 {}}} CYCLES {}}
set a(0-19320) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1031 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19319 {}}} SUCCS {{259 0 0 0-19321 {}} {258 0 0 0-19327 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19321) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1032 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19320 {}} {258 0 0 0-19305 {}}} SUCCS {{259 0 0 0-19322 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19322) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1033 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19321 {}} {128 0 0 0-19324 {}}} SUCCS {{258 0 0 0-19324 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19323) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1034 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19324 {}}} SUCCS {{259 0 0 0-19324 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19324) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1035 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19323 {}} {258 0 0 0-19322 {}}} SUCCS {{128 0 0 0-19322 {}} {128 0 0 0-19323 {}} {259 0 0 0-19325 {}}} CYCLES {}}
set a(0-19325) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1036 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19324 {}}} SUCCS {{259 0 3.750 0-19326 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19326) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1037 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19326 {}} {259 0 3.750 0-19325 {}} {256 0 0 0-19314 {}} {256 0 0 0-19305 {}} {258 0 3.750 0-19304 {}} {774 0 0 0-19333 {}}} SUCCS {{774 0 3.750 0-19305 {}} {774 0 3.750 0-19314 {}} {774 0 0 0-19326 {}} {258 0 0 0-19333 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19327) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1038 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19320 {}}} SUCCS {{259 0 0 0-19328 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19328) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1039 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19327 {}} {258 0 0 0-19305 {}}} SUCCS {{259 0 0 0-19329 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19329) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1040 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19328 {}} {128 0 0 0-19331 {}}} SUCCS {{258 0 0 0-19331 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19330) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1041 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19331 {}}} SUCCS {{259 0 0 0-19331 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19331) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1042 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19330 {}} {258 0 0 0-19329 {}}} SUCCS {{128 0 0 0-19329 {}} {128 0 0 0-19330 {}} {259 0 0 0-19332 {}}} CYCLES {}}
set a(0-19332) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1043 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19331 {}}} SUCCS {{259 0 3.750 0-19333 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19333) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1044 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19333 {}} {259 0 3.750 0-19332 {}} {258 0 0 0-19326 {}} {256 0 0 0-19314 {}} {258 0 3.750 0-19313 {}} {256 0 0 0-19305 {}}} SUCCS {{774 0 3.750 0-19305 {}} {774 0 3.750 0-19314 {}} {774 0 0 0-19326 {}} {774 0 0 0-19333 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19334) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1045 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19339 {}}} SUCCS {{259 0 0 0-19335 {}} {130 0 0 0-19338 {}} {256 0 0 0-19339 {}}} CYCLES {}}
set a(0-19335) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(12:0))(11-0)#2 TYPE READSLICE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1046 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19334 {}}} SUCCS {{259 0 0 0-19336 {}} {130 0 0 0-19338 {}}} CYCLES {}}
set a(0-19336) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1047 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19335 {}}} SUCCS {{259 0 0 0-19337 {}} {130 0 0 0-19338 {}} {258 0 0 0-19339 {}}} CYCLES {}}
set a(0-19337) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(12:0))(12) TYPE READSLICE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1048 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19336 {}}} SUCCS {{259 0 0 0-19338 {}}} CYCLES {}}
set a(0-19338) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18320 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1049 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19337 {}} {130 0 0 0-19336 {}} {130 0 0 0-19335 {}} {130 0 0 0-19334 {}} {130 0 0 0-19333 {}} {130 0 0 0-19332 {}} {130 0 0 0-19330 {}} {130 0 0 0-19329 {}} {130 0 0 0-19328 {}} {130 0 0 0-19327 {}} {130 0 0 0-19326 {}} {130 0 0 0-19325 {}} {130 0 0 0-19323 {}} {130 0 0 0-19322 {}} {130 0 0 0-19321 {}} {130 0 0 0-19320 {}} {130 0 0 0-19318 {}} {130 0 0 0-19317 {}} {130 0 0 0-19316 {}} {130 0 0 0-19315 {}} {130 0 0 0-19314 {}} {130 0 0 0-19313 {}} {130 0 0 0-19312 {}} {130 0 0 0-19311 {}} {130 0 0 0-19310 {}} {130 0 0 0-19309 {}} {130 0 0 0-19308 {}} {130 0 0 0-19307 {}} {130 0 0 0-19306 {}} {130 0 0 0-19305 {}} {130 0 0 0-19304 {}} {130 0 0 0-19303 {}} {130 0 0 0-19302 {}} {130 0 0 0-19301 {}} {130 0 0 0-19300 {}} {130 0 0 0-19299 {}}} SUCCS {{129 0 0 0-19339 {}}} CYCLES {}}
set a(0-19339) {AREA_SCORE {} NAME asn(VEC_LOOP:j#16(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18320 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19339 {}} {129 0 0 0-19338 {}} {258 0 0 0-19336 {}} {256 0 0 0-19334 {}} {256 0 0 0-19311 {}} {256 0 0 0-19299 {}}} SUCCS {{774 0 0 0-19299 {}} {774 0 0 0-19311 {}} {774 0 0 0-19334 {}} {772 0 0 0-19339 {}}} CYCLES {}}
set a(0-18320) {CHI {0-19299 0-19300 0-19301 0-19302 0-19303 0-19304 0-19305 0-19306 0-19307 0-19308 0-19309 0-19310 0-19311 0-19312 0-19313 0-19314 0-19315 0-19316 0-19317 0-19318 0-19319 0-19320 0-19321 0-19322 0-19323 0-19324 0-19325 0-19326 0-19327 0-19328 0-19329 0-19330 0-19331 0-19332 0-19333 0-19334 0-19335 0-19336 0-19337 0-19338 0-19339} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1050 LOC {18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-19298 {}} {258 0 0 0-19297 {}} {258 0 0 0-19296 {}} {130 0 0 0-19295 {}} {130 0 0 0-19294 {}} {130 0 0 0-19293 {}} {130 0 0 0-19292 {}} {64 0 0 0-19291 {}} {64 0 0 0-18319 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19298 {}} {131 0 0 0-19340 {}} {130 0 0 0-19341 {}} {130 0 0 0-19342 {}} {130 0 0 0-19343 {}} {130 0 0 0-19344 {}} {130 0 0 0-19345 {}} {130 0 0 0-19346 {}} {130 0 0 0-19347 {}} {130 0 0 0-19348 {}} {130 0 0 0-19349 {}} {64 0 0 0-18321 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19340) {AREA_SCORE {} NAME COMP_LOOP-17:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1051 LOC {18 1.0 19 0.8650000499999999 19 0.8650000499999999 19 0.8650000499999999} PREDS {{131 0 0 0-18320 {}}} SUCCS {{259 0 0 0-19341 {}} {130 0 0 0-19349 {}}} CYCLES {}}
set a(0-19341) {AREA_SCORE {} NAME COMP_LOOP-17:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1052 LOC {18 1.0 19 0.8650000499999999 19 0.8650000499999999 19 0.8650000499999999} PREDS {{259 0 0 0-19340 {}} {130 0 0 0-18320 {}}} SUCCS {{259 0 0 0-19342 {}} {130 0 0 0-19349 {}}} CYCLES {}}
set a(0-19342) {AREA_SCORE {} NAME COMP_LOOP-17:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1053 LOC {18 1.0 19 0.8650000499999999 19 0.8650000499999999 19 0.8650000499999999} PREDS {{259 0 0 0-19341 {}} {130 0 0 0-18320 {}}} SUCCS {{258 0 0 0-19346 {}} {130 0 0 0-19349 {}}} CYCLES {}}
set a(0-19343) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1054 LOC {18 1.0 19 0.0 19 0.0 19 0.0 19 0.8650000499999999} PREDS {{130 0 0 0-18320 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19344 {}} {130 0 0 0-19349 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19344) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#64 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1055 LOC {18 1.0 19 0.0 19 0.0 19 0.8650000499999999} PREDS {{259 0 0 0-19343 {}} {130 0 0 0-18320 {}}} SUCCS {{259 0 0 0-19345 {}} {130 0 0 0-19349 {}}} CYCLES {}}
set a(0-19345) {AREA_SCORE {} NAME COMP_LOOP:conc#48 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1056 LOC {18 1.0 19 0.8650000499999999 19 0.8650000499999999 19 0.8650000499999999} PREDS {{259 0 0 0-19344 {}} {130 0 0 0-18320 {}}} SUCCS {{259 0 0 0-19346 {}} {130 0 0 0-19349 {}}} CYCLES {}}
set a(0-19346) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-17:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1057 LOC {19 0.0 19 0.8650000499999999 19 0.8650000499999999 19 0.9999999249999999 19 0.9999999249999999} PREDS {{259 0 0 0-19345 {}} {258 0 0 0-19342 {}} {130 0 0 0-18320 {}}} SUCCS {{259 0 0 0-19347 {}} {130 0 0 0-19349 {}}} CYCLES {}}
set a(0-19347) {AREA_SCORE {} NAME COMP_LOOP-17:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1058 LOC {19 0.13499995 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-19346 {}} {130 0 0 0-18320 {}}} SUCCS {{259 0 0 0-19348 {}} {130 0 0 0-19349 {}}} CYCLES {}}
set a(0-19348) {AREA_SCORE {} NAME COMP_LOOP-17:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1059 LOC {19 0.13499995 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-19347 {}} {130 0 0 0-18320 {}}} SUCCS {{259 0 0 0-19349 {}}} CYCLES {}}
set a(0-19349) {AREA_SCORE {} NAME COMP_LOOP-17:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1060 LOC {19 0.13499995 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-19348 {}} {130 0 0 0-19347 {}} {130 0 0 0-19346 {}} {130 0 0 0-19345 {}} {130 0 0 0-19344 {}} {130 0 0 0-19343 {}} {130 0 0 0-19342 {}} {130 0 0 0-19341 {}} {130 0 0 0-19340 {}} {130 0 0 0-18320 {}}} SUCCS {{128 0 0 0-19359 {}} {64 0 0 0-18321 {}}} CYCLES {}}
set a(0-19350) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1061 LOC {1 0.118125 1 0.45729614999999996 1 0.45729614999999996 1 0.526046025 18 0.088546025} PREDS {{258 0 0 0-18352 {}}} SUCCS {{258 0 0 0-19354 {}} {130 0 0 0-18321 {}}} CYCLES {}}
set a(0-19351) {AREA_SCORE {} NAME COMP_LOOP:k:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1062 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19352 {}} {130 0 0 0-18321 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19352) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#65 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1063 LOC {0 1.0 1 0.0 1 0.0 18 0.08854614999999999} PREDS {{259 0 0 0-19351 {}}} SUCCS {{259 0 0 0-19353 {}} {130 0 0 0-18321 {}}} CYCLES {}}
set a(0-19353) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1064 LOC {0 1.0 1 0.52604615 1 0.52604615 18 0.08854614999999999} PREDS {{259 0 0 0-19352 {}}} SUCCS {{259 0 0 0-19354 {}} {130 0 0 0-18321 {}}} CYCLES {}}
set a(0-19354) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1065 LOC {1 0.18687499999999999 1 0.52604615 1 0.52604615 1 0.9999999104999999 18 0.5624999104999999} PREDS {{259 0 0 0-19353 {}} {258 0 0 0-19350 {}}} SUCCS {{259 0 0 0-19355 {}} {258 0 0 0-19357 {}} {130 0 0 0-18321 {}}} CYCLES {}}
set a(0-19355) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#70 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1066 LOC {1 0.66082885 10 0.5625 10 0.5625 18 0.5625} PREDS {{259 0 0 0-19354 {}}} SUCCS {{259 0 3.000 0-19356 {}} {130 0 0 0-18321 {}}} CYCLES {}}
set a(0-19356) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1067 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.000 0-19355 {}}} SUCCS {{258 0 0 0-18321 {}}} CYCLES {}}
set a(0-19357) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#8 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1068 LOC {1 0.66082885 10 0.5625 10 0.5625 18 0.5625} PREDS {{258 0 0 0-19354 {}}} SUCCS {{259 0 3.000 0-19358 {}} {130 0 0 0-18321 {}}} CYCLES {}}
set a(0-19358) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1069 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.000 0-19357 {}}} SUCCS {{258 0 0 0-18321 {}}} CYCLES {}}
set a(0-19359) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#17(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1070 LOC {19 0.0 19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{128 0 0 0-19349 {}} {772 0 0 0-18321 {}}} SUCCS {{259 0 0 0-18321 {}}} CYCLES {}}
set a(0-19360) {AREA_SCORE {} NAME VEC_LOOP:j:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1071 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{774 0 0 0-19406 {}}} SUCCS {{259 0 0 0-19361 {}} {130 0 0 0-19405 {}} {256 0 0 0-19406 {}}} CYCLES {}}
set a(0-19361) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(12:0))(11-4) TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1072 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-19360 {}}} SUCCS {{258 0 0 0-19365 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19362) {AREA_SCORE {} NAME COMP_LOOP:k:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1073 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-19363 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19363) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#66 TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1074 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-19362 {}}} SUCCS {{259 0 0 0-19364 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19364) {AREA_SCORE {} NAME VEC_LOOP:conc#47 TYPE CONCATENATE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1075 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 5 0.34312499999999996} PREDS {{259 0 0 0-19363 {}}} SUCCS {{259 0 0 0-19365 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19365) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.01 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1076 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-19364 {}} {258 0 0 0-19361 {}}} SUCCS {{258 0 0 0-19368 {}} {258 0 0 0-19392 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19366) {AREA_SCORE {} NAME VEC_LOOP:j:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1077 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-19406 {}}} SUCCS {{259 0 0 0-19367 {}} {130 0 0 0-19405 {}} {256 0 0 0-19406 {}}} CYCLES {}}
set a(0-19367) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(12:0))(3-0)#1 TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1078 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-19366 {}}} SUCCS {{259 0 0 0-19368 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19368) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1079 LOC {1 0.125625 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-19367 {}} {258 0 0 0-19365 {}}} SUCCS {{259 0 3.750 0-19369 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19369) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#32 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1080 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19368 {}} {774 0 3.750 0-19400 {}} {774 0 3.750 0-19393 {}}} SUCCS {{258 0 0 0-19385 {}} {256 0 0 0-19393 {}} {258 0 0 0-19395 {}} {256 0 0 0-19400 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19370) {AREA_SCORE {} NAME COMP_LOOP:k:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1081 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19371 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19371) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#67 TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1082 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19370 {}}} SUCCS {{259 0 0 0-19372 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19372) {AREA_SCORE {} NAME VEC_LOOP:conc#48 TYPE CONCATENATE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1083 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19371 {}}} SUCCS {{258 0 0 0-19374 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19373) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1084 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19374 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19374) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#42 TYPE ACCU DELAY {1.07 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1085 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19373 {}} {258 0 0 0-19372 {}}} SUCCS {{258 0 0 0-19377 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19375) {AREA_SCORE {} NAME VEC_LOOP:j:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1086 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19406 {}}} SUCCS {{259 0 0 0-19376 {}} {130 0 0 0-19405 {}} {256 0 0 0-19406 {}}} CYCLES {}}
set a(0-19376) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(12:0))(11-0) TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1087 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19375 {}}} SUCCS {{259 0 0 0-19377 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19377) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1088 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19376 {}} {258 0 0 0-19374 {}}} SUCCS {{259 0 3.750 0-19378 {}} {258 0 3.750 0-19400 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#33 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1089 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19377 {}} {774 0 3.750 0-19400 {}} {774 0 3.750 0-19393 {}}} SUCCS {{259 0 0 0-19379 {}} {256 0 0 0-19393 {}} {256 0 0 0-19400 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19379) {AREA_SCORE {} NAME COMP_LOOP-17:mult.x TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1090 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19378 {}} {128 0 0 0-19383 {}}} SUCCS {{258 0 0 0-19383 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19380) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1091 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19383 {}}} SUCCS {{258 0 0 0-19383 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19381) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y_ TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1092 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19383 {}}} SUCCS {{258 0 0 0-19383 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19382) {AREA_SCORE {} NAME COMP_LOOP-17:mult.p TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1093 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19383 {}}} SUCCS {{259 0 0 0-19383 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19383) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-17:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1094 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19382 {}} {258 0 0 0-19381 {}} {258 0 0 0-19380 {}} {258 0 0 0-19379 {}}} SUCCS {{128 0 0 0-19379 {}} {128 0 0 0-19380 {}} {128 0 0 0-19381 {}} {128 0 0 0-19382 {}} {259 0 0 0-19384 {}}} CYCLES {}}
set a(0-19384) {AREA_SCORE {} NAME COMP_LOOP-17:mult.return TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1095 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19383 {}}} SUCCS {{259 0 0 0-19385 {}} {258 0 0 0-19394 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19385) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1096 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19384 {}} {258 0 0 0-19369 {}}} SUCCS {{259 0 0 0-19386 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19386) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.base TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1097 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19385 {}} {128 0 0 0-19388 {}}} SUCCS {{258 0 0 0-19388 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19387) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.m TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1098 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19388 {}}} SUCCS {{259 0 0 0-19388 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19388) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-17:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1099 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19387 {}} {258 0 0 0-19386 {}}} SUCCS {{128 0 0 0-19386 {}} {128 0 0 0-19387 {}} {259 0 0 0-19389 {}}} CYCLES {}}
set a(0-19389) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.return TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1100 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19388 {}}} SUCCS {{258 0 3.750 0-19393 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19390) {AREA_SCORE {} NAME VEC_LOOP:j:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1101 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-19406 {}}} SUCCS {{259 0 0 0-19391 {}} {130 0 0 0-19405 {}} {256 0 0 0-19406 {}}} CYCLES {}}
set a(0-19391) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(12:0))(3-0) TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1102 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-19390 {}}} SUCCS {{259 0 0 0-19392 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19392) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1103 LOC {1 0.125625 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19391 {}} {258 0 0 0-19365 {}}} SUCCS {{259 0 3.750 0-19393 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19393) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#32 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1104 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19393 {}} {259 0 3.750 0-19392 {}} {258 0 3.750 0-19389 {}} {256 0 0 0-19378 {}} {256 0 0 0-19369 {}} {774 0 0 0-19400 {}}} SUCCS {{774 0 3.750 0-19369 {}} {774 0 3.750 0-19378 {}} {774 0 0 0-19393 {}} {258 0 0 0-19400 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19394) {AREA_SCORE {} NAME COMP_LOOP-17:factor2:not TYPE NOT PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1105 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19384 {}}} SUCCS {{259 0 0 0-19395 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19395) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1106 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19394 {}} {258 0 0 0-19369 {}}} SUCCS {{259 0 0 0-19396 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19396) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1107 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19395 {}} {128 0 0 0-19398 {}}} SUCCS {{258 0 0 0-19398 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19397) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1108 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19398 {}}} SUCCS {{259 0 0 0-19398 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19398) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1109 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19397 {}} {258 0 0 0-19396 {}}} SUCCS {{128 0 0 0-19396 {}} {128 0 0 0-19397 {}} {259 0 0 0-19399 {}}} CYCLES {}}
set a(0-19399) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1110 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19398 {}}} SUCCS {{259 0 3.750 0-19400 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19400) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#33 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1111 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19400 {}} {259 0 3.750 0-19399 {}} {258 0 0 0-19393 {}} {256 0 0 0-19378 {}} {258 0 3.750 0-19377 {}} {256 0 0 0-19369 {}}} SUCCS {{774 0 3.750 0-19369 {}} {774 0 3.750 0-19378 {}} {774 0 0 0-19393 {}} {774 0 0 0-19400 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19401) {AREA_SCORE {} NAME VEC_LOOP:j:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1112 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19406 {}}} SUCCS {{259 0 0 0-19402 {}} {130 0 0 0-19405 {}} {256 0 0 0-19406 {}}} CYCLES {}}
set a(0-19402) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(12:0))(11-0)#1 TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1113 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19401 {}}} SUCCS {{259 0 0 0-19403 {}} {130 0 0 0-19405 {}}} CYCLES {}}
set a(0-19403) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-17:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1114 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19402 {}}} SUCCS {{259 0 0 0-19404 {}} {130 0 0 0-19405 {}} {258 0 0 0-19406 {}}} CYCLES {}}
set a(0-19404) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(12:0))(12) TYPE READSLICE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1115 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19403 {}}} SUCCS {{259 0 0 0-19405 {}}} CYCLES {}}
set a(0-19405) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18321 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1116 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19404 {}} {130 0 0 0-19403 {}} {130 0 0 0-19402 {}} {130 0 0 0-19401 {}} {130 0 0 0-19400 {}} {130 0 0 0-19399 {}} {130 0 0 0-19397 {}} {130 0 0 0-19396 {}} {130 0 0 0-19395 {}} {130 0 0 0-19394 {}} {130 0 0 0-19393 {}} {130 0 0 0-19392 {}} {130 0 0 0-19391 {}} {130 0 0 0-19390 {}} {130 0 0 0-19389 {}} {130 0 0 0-19387 {}} {130 0 0 0-19386 {}} {130 0 0 0-19385 {}} {130 0 0 0-19384 {}} {130 0 0 0-19382 {}} {130 0 0 0-19381 {}} {130 0 0 0-19380 {}} {130 0 0 0-19379 {}} {130 0 0 0-19378 {}} {130 0 0 0-19377 {}} {130 0 0 0-19376 {}} {130 0 0 0-19375 {}} {130 0 0 0-19374 {}} {130 0 0 0-19373 {}} {130 0 0 0-19372 {}} {130 0 0 0-19371 {}} {130 0 0 0-19370 {}} {130 0 0 0-19369 {}} {130 0 0 0-19368 {}} {130 0 0 0-19367 {}} {130 0 0 0-19366 {}} {130 0 0 0-19365 {}} {130 0 0 0-19364 {}} {130 0 0 0-19363 {}} {130 0 0 0-19362 {}} {130 0 0 0-19361 {}} {130 0 0 0-19360 {}}} SUCCS {{129 0 0 0-19406 {}}} CYCLES {}}
set a(0-19406) {AREA_SCORE {} NAME asn(VEC_LOOP:j#17(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18321 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19406 {}} {129 0 0 0-19405 {}} {258 0 0 0-19403 {}} {256 0 0 0-19401 {}} {256 0 0 0-19390 {}} {256 0 0 0-19375 {}} {256 0 0 0-19366 {}} {256 0 0 0-19360 {}}} SUCCS {{774 0 0 0-19360 {}} {774 0 0 0-19366 {}} {774 0 0 0-19375 {}} {774 0 0 0-19390 {}} {774 0 0 0-19401 {}} {772 0 0 0-19406 {}}} CYCLES {}}
set a(0-18321) {CHI {0-19360 0-19361 0-19362 0-19363 0-19364 0-19365 0-19366 0-19367 0-19368 0-19369 0-19370 0-19371 0-19372 0-19373 0-19374 0-19375 0-19376 0-19377 0-19378 0-19379 0-19380 0-19381 0-19382 0-19383 0-19384 0-19385 0-19386 0-19387 0-19388 0-19389 0-19390 0-19391 0-19392 0-19393 0-19394 0-19395 0-19396 0-19397 0-19398 0-19399 0-19400 0-19401 0-19402 0-19403 0-19404 0-19405 0-19406} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-17:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1117 LOC {19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-19359 {}} {258 0 0 0-19358 {}} {130 0 0 0-19357 {}} {258 0 0 0-19356 {}} {130 0 0 0-19355 {}} {130 0 0 0-19354 {}} {130 0 0 0-19353 {}} {130 0 0 0-19352 {}} {130 0 0 0-19351 {}} {130 0 0 0-19350 {}} {64 0 0 0-19349 {}} {64 0 0 0-18320 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19359 {}} {131 0 0 0-19407 {}} {130 0 0 0-19408 {}} {130 0 0 0-19409 {}} {130 0 0 0-19410 {}} {130 0 0 0-19411 {}} {130 0 0 0-19412 {}} {130 0 0 0-19413 {}} {130 0 0 0-19414 {}} {130 0 0 0-19415 {}} {130 0 0 0-19416 {}} {64 0 0 0-18322 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19407) {AREA_SCORE {} NAME COMP_LOOP-18:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1118 LOC {19 1.0 20 0.8650000499999999 20 0.8650000499999999 20 0.8650000499999999} PREDS {{131 0 0 0-18321 {}}} SUCCS {{259 0 0 0-19408 {}} {130 0 0 0-19416 {}}} CYCLES {}}
set a(0-19408) {AREA_SCORE {} NAME COMP_LOOP-18:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1119 LOC {19 1.0 20 0.8650000499999999 20 0.8650000499999999 20 0.8650000499999999} PREDS {{259 0 0 0-19407 {}} {130 0 0 0-18321 {}}} SUCCS {{259 0 0 0-19409 {}} {130 0 0 0-19416 {}}} CYCLES {}}
set a(0-19409) {AREA_SCORE {} NAME COMP_LOOP-18:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1120 LOC {19 1.0 20 0.8650000499999999 20 0.8650000499999999 20 0.8650000499999999} PREDS {{259 0 0 0-19408 {}} {130 0 0 0-18321 {}}} SUCCS {{258 0 0 0-19413 {}} {130 0 0 0-19416 {}}} CYCLES {}}
set a(0-19410) {AREA_SCORE {} NAME COMP_LOOP:k:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1121 LOC {19 1.0 20 0.0 20 0.0 20 0.0 20 0.8650000499999999} PREDS {{130 0 0 0-18321 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19411 {}} {130 0 0 0-19416 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19411) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#68 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1122 LOC {19 1.0 20 0.0 20 0.0 20 0.8650000499999999} PREDS {{259 0 0 0-19410 {}} {130 0 0 0-18321 {}}} SUCCS {{259 0 0 0-19412 {}} {130 0 0 0-19416 {}}} CYCLES {}}
set a(0-19412) {AREA_SCORE {} NAME COMP_LOOP:conc#51 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1123 LOC {19 1.0 20 0.8650000499999999 20 0.8650000499999999 20 0.8650000499999999} PREDS {{259 0 0 0-19411 {}} {130 0 0 0-18321 {}}} SUCCS {{259 0 0 0-19413 {}} {130 0 0 0-19416 {}}} CYCLES {}}
set a(0-19413) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-18:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1124 LOC {20 0.0 20 0.8650000499999999 20 0.8650000499999999 20 0.9999999249999999 20 0.9999999249999999} PREDS {{259 0 0 0-19412 {}} {258 0 0 0-19409 {}} {130 0 0 0-18321 {}}} SUCCS {{259 0 0 0-19414 {}} {130 0 0 0-19416 {}}} CYCLES {}}
set a(0-19414) {AREA_SCORE {} NAME COMP_LOOP-18:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1125 LOC {20 0.13499995 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-19413 {}} {130 0 0 0-18321 {}}} SUCCS {{259 0 0 0-19415 {}} {130 0 0 0-19416 {}}} CYCLES {}}
set a(0-19415) {AREA_SCORE {} NAME COMP_LOOP-18:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1126 LOC {20 0.13499995 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-19414 {}} {130 0 0 0-18321 {}}} SUCCS {{259 0 0 0-19416 {}}} CYCLES {}}
set a(0-19416) {AREA_SCORE {} NAME COMP_LOOP-18:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1127 LOC {20 0.13499995 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-19415 {}} {130 0 0 0-19414 {}} {130 0 0 0-19413 {}} {130 0 0 0-19412 {}} {130 0 0 0-19411 {}} {130 0 0 0-19410 {}} {130 0 0 0-19409 {}} {130 0 0 0-19408 {}} {130 0 0 0-19407 {}} {130 0 0 0-18321 {}}} SUCCS {{128 0 0 0-19423 {}} {64 0 0 0-18322 {}}} CYCLES {}}
set a(0-19417) {AREA_SCORE {} NAME COMP_LOOP:k:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1128 LOC {0 1.0 17 0.0 17 0.0 17 0.0 19 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19418 {}} {130 0 0 0-18322 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19418) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#69 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1129 LOC {0 1.0 17 0.0 17 0.0 19 0.08854614999999999} PREDS {{259 0 0 0-19417 {}}} SUCCS {{259 0 0 0-19419 {}} {130 0 0 0-18322 {}}} CYCLES {}}
set a(0-19419) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1130 LOC {0 1.0 17 0.08854614999999999 17 0.08854614999999999 19 0.08854614999999999} PREDS {{259 0 0 0-19418 {}}} SUCCS {{259 0 0 0-19420 {}} {130 0 0 0-18322 {}}} CYCLES {}}
set a(0-19420) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-18:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1131 LOC {1 0.18687499999999999 17 0.08854614999999999 17 0.08854614999999999 17 0.5624999104999999 19 0.5624999104999999} PREDS {{259 0 0 0-19419 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-19421 {}} {258 0 3.000 0-19422 {}} {130 0 0 0-18322 {}}} CYCLES {}}
set a(0-19421) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1132 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 20 0.2999998749999999} PREDS {{259 0 3.000 0-19420 {}}} SUCCS {{258 0 0 0-18322 {}}} CYCLES {}}
set a(0-19422) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1133 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 20 0.2999998749999999} PREDS {{258 0 3.000 0-19420 {}}} SUCCS {{258 0 0 0-18322 {}}} CYCLES {}}
set a(0-19423) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#18(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1134 LOC {20 0.0 20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{128 0 0 0-19416 {}} {772 0 0 0-18322 {}}} SUCCS {{259 0 0 0-18322 {}}} CYCLES {}}
set a(0-19424) {AREA_SCORE {} NAME VEC_LOOP:j:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-19464 {}}} SUCCS {{259 0 0 0-19425 {}} {130 0 0 0-19463 {}} {256 0 0 0-19464 {}}} CYCLES {}}
set a(0-19425) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(12:0))(11-0) TYPE READSLICE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1136 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19424 {}}} SUCCS {{258 0 0 0-19429 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19426) {AREA_SCORE {} NAME COMP_LOOP:k:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-19427 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19427) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#70 TYPE READSLICE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1138 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19426 {}}} SUCCS {{259 0 0 0-19428 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19428) {AREA_SCORE {} NAME VEC_LOOP:conc#50 TYPE CONCATENATE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1139 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-19427 {}}} SUCCS {{259 0 0 0-19429 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19429) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1140 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-19428 {}} {258 0 0 0-19425 {}}} SUCCS {{259 0 3.750 0-19430 {}} {258 0 3.750 0-19451 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19430) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#34 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1141 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19429 {}} {774 0 3.750 0-19458 {}} {774 0 3.750 0-19451 {}}} SUCCS {{258 0 0 0-19446 {}} {256 0 0 0-19451 {}} {258 0 0 0-19453 {}} {256 0 0 0-19458 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19431) {AREA_SCORE {} NAME COMP_LOOP:k:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1142 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19432 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19432) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#71 TYPE READSLICE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1143 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19431 {}}} SUCCS {{259 0 0 0-19433 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19433) {AREA_SCORE {} NAME VEC_LOOP:conc#51 TYPE CONCATENATE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1144 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19432 {}}} SUCCS {{258 0 0 0-19435 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19434) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1145 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19435 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19435) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#43 TYPE ACCU DELAY {1.07 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1146 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19434 {}} {258 0 0 0-19433 {}}} SUCCS {{258 0 0 0-19438 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19436) {AREA_SCORE {} NAME VEC_LOOP:j:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1147 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19464 {}}} SUCCS {{259 0 0 0-19437 {}} {130 0 0 0-19463 {}} {256 0 0 0-19464 {}}} CYCLES {}}
set a(0-19437) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(12:0))(11-0)#1 TYPE READSLICE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1148 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19436 {}}} SUCCS {{259 0 0 0-19438 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19438) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1149 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19437 {}} {258 0 0 0-19435 {}}} SUCCS {{259 0 3.750 0-19439 {}} {258 0 3.750 0-19458 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19439) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#35 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1150 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19438 {}} {774 0 3.750 0-19458 {}} {774 0 3.750 0-19451 {}}} SUCCS {{259 0 0 0-19440 {}} {256 0 0 0-19451 {}} {256 0 0 0-19458 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19440) {AREA_SCORE {} NAME COMP_LOOP-18:mult.x TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1151 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19439 {}} {128 0 0 0-19444 {}}} SUCCS {{258 0 0 0-19444 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19441) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1152 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19444 {}}} SUCCS {{258 0 0 0-19444 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19442) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y_ TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1153 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19444 {}}} SUCCS {{258 0 0 0-19444 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19443) {AREA_SCORE {} NAME COMP_LOOP-18:mult.p TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1154 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19444 {}}} SUCCS {{259 0 0 0-19444 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19444) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-18:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1155 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19443 {}} {258 0 0 0-19442 {}} {258 0 0 0-19441 {}} {258 0 0 0-19440 {}}} SUCCS {{128 0 0 0-19440 {}} {128 0 0 0-19441 {}} {128 0 0 0-19442 {}} {128 0 0 0-19443 {}} {259 0 0 0-19445 {}}} CYCLES {}}
set a(0-19445) {AREA_SCORE {} NAME COMP_LOOP-18:mult.return TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1156 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19444 {}}} SUCCS {{259 0 0 0-19446 {}} {258 0 0 0-19452 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19446) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1157 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19445 {}} {258 0 0 0-19430 {}}} SUCCS {{259 0 0 0-19447 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19447) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.base TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1158 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19446 {}} {128 0 0 0-19449 {}}} SUCCS {{258 0 0 0-19449 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19448) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.m TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1159 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19449 {}}} SUCCS {{259 0 0 0-19449 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19449) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-18:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1160 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19448 {}} {258 0 0 0-19447 {}}} SUCCS {{128 0 0 0-19447 {}} {128 0 0 0-19448 {}} {259 0 0 0-19450 {}}} CYCLES {}}
set a(0-19450) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.return TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1161 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19449 {}}} SUCCS {{259 0 3.750 0-19451 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19451) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#34 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1162 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19451 {}} {259 0 3.750 0-19450 {}} {256 0 0 0-19439 {}} {256 0 0 0-19430 {}} {258 0 3.750 0-19429 {}} {774 0 0 0-19458 {}}} SUCCS {{774 0 3.750 0-19430 {}} {774 0 3.750 0-19439 {}} {774 0 0 0-19451 {}} {258 0 0 0-19458 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19452) {AREA_SCORE {} NAME COMP_LOOP-18:factor2:not TYPE NOT PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1163 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19445 {}}} SUCCS {{259 0 0 0-19453 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19453) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1164 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19452 {}} {258 0 0 0-19430 {}}} SUCCS {{259 0 0 0-19454 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19454) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1165 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19453 {}} {128 0 0 0-19456 {}}} SUCCS {{258 0 0 0-19456 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19455) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1166 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19456 {}}} SUCCS {{259 0 0 0-19456 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19456) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1167 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19455 {}} {258 0 0 0-19454 {}}} SUCCS {{128 0 0 0-19454 {}} {128 0 0 0-19455 {}} {259 0 0 0-19457 {}}} CYCLES {}}
set a(0-19457) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1168 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19456 {}}} SUCCS {{259 0 3.750 0-19458 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#35 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1169 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19458 {}} {259 0 3.750 0-19457 {}} {258 0 0 0-19451 {}} {256 0 0 0-19439 {}} {258 0 3.750 0-19438 {}} {256 0 0 0-19430 {}}} SUCCS {{774 0 3.750 0-19430 {}} {774 0 3.750 0-19439 {}} {774 0 0 0-19451 {}} {774 0 0 0-19458 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19459) {AREA_SCORE {} NAME VEC_LOOP:j:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19464 {}}} SUCCS {{259 0 0 0-19460 {}} {130 0 0 0-19463 {}} {256 0 0 0-19464 {}}} CYCLES {}}
set a(0-19460) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(12:0))(11-0)#2 TYPE READSLICE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1171 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19459 {}}} SUCCS {{259 0 0 0-19461 {}} {130 0 0 0-19463 {}}} CYCLES {}}
set a(0-19461) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-18:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1172 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19460 {}}} SUCCS {{259 0 0 0-19462 {}} {130 0 0 0-19463 {}} {258 0 0 0-19464 {}}} CYCLES {}}
set a(0-19462) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(12:0))(12) TYPE READSLICE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1173 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19461 {}}} SUCCS {{259 0 0 0-19463 {}}} CYCLES {}}
set a(0-19463) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18322 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1174 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19462 {}} {130 0 0 0-19461 {}} {130 0 0 0-19460 {}} {130 0 0 0-19459 {}} {130 0 0 0-19458 {}} {130 0 0 0-19457 {}} {130 0 0 0-19455 {}} {130 0 0 0-19454 {}} {130 0 0 0-19453 {}} {130 0 0 0-19452 {}} {130 0 0 0-19451 {}} {130 0 0 0-19450 {}} {130 0 0 0-19448 {}} {130 0 0 0-19447 {}} {130 0 0 0-19446 {}} {130 0 0 0-19445 {}} {130 0 0 0-19443 {}} {130 0 0 0-19442 {}} {130 0 0 0-19441 {}} {130 0 0 0-19440 {}} {130 0 0 0-19439 {}} {130 0 0 0-19438 {}} {130 0 0 0-19437 {}} {130 0 0 0-19436 {}} {130 0 0 0-19435 {}} {130 0 0 0-19434 {}} {130 0 0 0-19433 {}} {130 0 0 0-19432 {}} {130 0 0 0-19431 {}} {130 0 0 0-19430 {}} {130 0 0 0-19429 {}} {130 0 0 0-19428 {}} {130 0 0 0-19427 {}} {130 0 0 0-19426 {}} {130 0 0 0-19425 {}} {130 0 0 0-19424 {}}} SUCCS {{129 0 0 0-19464 {}}} CYCLES {}}
set a(0-19464) {AREA_SCORE {} NAME asn(VEC_LOOP:j#18(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18322 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19464 {}} {129 0 0 0-19463 {}} {258 0 0 0-19461 {}} {256 0 0 0-19459 {}} {256 0 0 0-19436 {}} {256 0 0 0-19424 {}}} SUCCS {{774 0 0 0-19424 {}} {774 0 0 0-19436 {}} {774 0 0 0-19459 {}} {772 0 0 0-19464 {}}} CYCLES {}}
set a(0-18322) {CHI {0-19424 0-19425 0-19426 0-19427 0-19428 0-19429 0-19430 0-19431 0-19432 0-19433 0-19434 0-19435 0-19436 0-19437 0-19438 0-19439 0-19440 0-19441 0-19442 0-19443 0-19444 0-19445 0-19446 0-19447 0-19448 0-19449 0-19450 0-19451 0-19452 0-19453 0-19454 0-19455 0-19456 0-19457 0-19458 0-19459 0-19460 0-19461 0-19462 0-19463 0-19464} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-18:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1175 LOC {20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-19423 {}} {258 0 0 0-19422 {}} {258 0 0 0-19421 {}} {130 0 0 0-19420 {}} {130 0 0 0-19419 {}} {130 0 0 0-19418 {}} {130 0 0 0-19417 {}} {64 0 0 0-19416 {}} {64 0 0 0-18321 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19423 {}} {131 0 0 0-19465 {}} {130 0 0 0-19466 {}} {130 0 0 0-19467 {}} {130 0 0 0-19468 {}} {130 0 0 0-19469 {}} {130 0 0 0-19470 {}} {130 0 0 0-19471 {}} {130 0 0 0-19472 {}} {130 0 0 0-19473 {}} {130 0 0 0-19474 {}} {64 0 0 0-18323 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19465) {AREA_SCORE {} NAME COMP_LOOP-19:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1176 LOC {20 1.0 21 0.8650000499999999 21 0.8650000499999999 21 0.8650000499999999} PREDS {{131 0 0 0-18322 {}}} SUCCS {{259 0 0 0-19466 {}} {130 0 0 0-19474 {}}} CYCLES {}}
set a(0-19466) {AREA_SCORE {} NAME COMP_LOOP-19:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1177 LOC {20 1.0 21 0.8650000499999999 21 0.8650000499999999 21 0.8650000499999999} PREDS {{259 0 0 0-19465 {}} {130 0 0 0-18322 {}}} SUCCS {{259 0 0 0-19467 {}} {130 0 0 0-19474 {}}} CYCLES {}}
set a(0-19467) {AREA_SCORE {} NAME COMP_LOOP-19:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1178 LOC {20 1.0 21 0.8650000499999999 21 0.8650000499999999 21 0.8650000499999999} PREDS {{259 0 0 0-19466 {}} {130 0 0 0-18322 {}}} SUCCS {{258 0 0 0-19471 {}} {130 0 0 0-19474 {}}} CYCLES {}}
set a(0-19468) {AREA_SCORE {} NAME COMP_LOOP:k:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1179 LOC {20 1.0 21 0.0 21 0.0 21 0.0 21 0.8650000499999999} PREDS {{130 0 0 0-18322 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19469 {}} {130 0 0 0-19474 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19469) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#72 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1180 LOC {20 1.0 21 0.0 21 0.0 21 0.8650000499999999} PREDS {{259 0 0 0-19468 {}} {130 0 0 0-18322 {}}} SUCCS {{259 0 0 0-19470 {}} {130 0 0 0-19474 {}}} CYCLES {}}
set a(0-19470) {AREA_SCORE {} NAME COMP_LOOP:conc#54 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1181 LOC {20 1.0 21 0.8650000499999999 21 0.8650000499999999 21 0.8650000499999999} PREDS {{259 0 0 0-19469 {}} {130 0 0 0-18322 {}}} SUCCS {{259 0 0 0-19471 {}} {130 0 0 0-19474 {}}} CYCLES {}}
set a(0-19471) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-19:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1182 LOC {21 0.0 21 0.8650000499999999 21 0.8650000499999999 21 0.9999999249999999 21 0.9999999249999999} PREDS {{259 0 0 0-19470 {}} {258 0 0 0-19467 {}} {130 0 0 0-18322 {}}} SUCCS {{259 0 0 0-19472 {}} {130 0 0 0-19474 {}}} CYCLES {}}
set a(0-19472) {AREA_SCORE {} NAME COMP_LOOP-19:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1183 LOC {21 0.13499995 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-19471 {}} {130 0 0 0-18322 {}}} SUCCS {{259 0 0 0-19473 {}} {130 0 0 0-19474 {}}} CYCLES {}}
set a(0-19473) {AREA_SCORE {} NAME COMP_LOOP-19:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1184 LOC {21 0.13499995 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-19472 {}} {130 0 0 0-18322 {}}} SUCCS {{259 0 0 0-19474 {}}} CYCLES {}}
set a(0-19474) {AREA_SCORE {} NAME COMP_LOOP-19:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1185 LOC {21 0.13499995 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-19473 {}} {130 0 0 0-19472 {}} {130 0 0 0-19471 {}} {130 0 0 0-19470 {}} {130 0 0 0-19469 {}} {130 0 0 0-19468 {}} {130 0 0 0-19467 {}} {130 0 0 0-19466 {}} {130 0 0 0-19465 {}} {130 0 0 0-18322 {}}} SUCCS {{128 0 0 0-19483 {}} {64 0 0 0-18323 {}}} CYCLES {}}
set a(0-19475) {AREA_SCORE {} NAME COMP_LOOP:k:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1186 LOC {0 1.0 18 0.0 18 0.0 18 0.0 20 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19476 {}} {130 0 0 0-18323 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19476) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#73 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1187 LOC {0 1.0 18 0.0 18 0.0 20 0.08854614999999999} PREDS {{259 0 0 0-19475 {}}} SUCCS {{259 0 0 0-19477 {}} {130 0 0 0-18323 {}}} CYCLES {}}
set a(0-19477) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#18 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1188 LOC {0 1.0 18 0.08854614999999999 18 0.08854614999999999 20 0.08854614999999999} PREDS {{259 0 0 0-19476 {}}} SUCCS {{259 0 0 0-19478 {}} {130 0 0 0-18323 {}}} CYCLES {}}
set a(0-19478) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-19:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1189 LOC {1 0.18687499999999999 18 0.08854614999999999 18 0.08854614999999999 18 0.5624999104999999 20 0.5624999104999999} PREDS {{259 0 0 0-19477 {}} {258 0 0 0-18479 {}}} SUCCS {{259 0 0 0-19479 {}} {258 0 0 0-19481 {}} {130 0 0 0-18323 {}}} CYCLES {}}
set a(0-19479) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#71 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1190 LOC {1 0.66082885 18 0.5625 18 0.5625 20 0.5625} PREDS {{259 0 0 0-19478 {}}} SUCCS {{259 0 3.000 0-19480 {}} {130 0 0 0-18323 {}}} CYCLES {}}
set a(0-19480) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1191 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.000 0-19479 {}}} SUCCS {{258 0 0 0-18323 {}}} CYCLES {}}
set a(0-19481) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#9 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1192 LOC {1 0.66082885 18 0.5625 18 0.5625 20 0.5625} PREDS {{258 0 0 0-19478 {}}} SUCCS {{259 0 3.000 0-19482 {}} {130 0 0 0-18323 {}}} CYCLES {}}
set a(0-19482) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1193 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.000 0-19481 {}}} SUCCS {{258 0 0 0-18323 {}}} CYCLES {}}
set a(0-19483) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#19(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1194 LOC {21 0.0 21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{128 0 0 0-19474 {}} {772 0 0 0-18323 {}}} SUCCS {{259 0 0 0-18323 {}}} CYCLES {}}
set a(0-19484) {AREA_SCORE {} NAME VEC_LOOP:j:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1195 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{774 0 0 0-19530 {}}} SUCCS {{259 0 0 0-19485 {}} {130 0 0 0-19529 {}} {256 0 0 0-19530 {}}} CYCLES {}}
set a(0-19485) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(12:0))(11-1) TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1196 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-19484 {}}} SUCCS {{258 0 0 0-19489 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19486) {AREA_SCORE {} NAME COMP_LOOP:k:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1197 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-19487 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19487) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#74 TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1198 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-19486 {}}} SUCCS {{259 0 0 0-19488 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19488) {AREA_SCORE {} NAME VEC_LOOP:conc#53 TYPE CONCATENATE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1199 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 5 0.33749999999999997} PREDS {{259 0 0 0-19487 {}}} SUCCS {{259 0 0 0-19489 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19489) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.05 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1200 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-19488 {}} {258 0 0 0-19485 {}}} SUCCS {{258 0 0 0-19492 {}} {258 0 0 0-19516 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19490) {AREA_SCORE {} NAME VEC_LOOP:j:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1201 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-19530 {}}} SUCCS {{259 0 0 0-19491 {}} {130 0 0 0-19529 {}} {256 0 0 0-19530 {}}} CYCLES {}}
set a(0-19491) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(12:0))(0)#1 TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1202 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-19490 {}}} SUCCS {{259 0 0 0-19492 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19492) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1203 LOC {1 0.13125 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-19491 {}} {258 0 0 0-19489 {}}} SUCCS {{259 0 3.750 0-19493 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19493) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#36 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1204 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19492 {}} {774 0 3.750 0-19524 {}} {774 0 3.750 0-19517 {}}} SUCCS {{258 0 0 0-19509 {}} {256 0 0 0-19517 {}} {258 0 0 0-19519 {}} {256 0 0 0-19524 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19494) {AREA_SCORE {} NAME COMP_LOOP:k:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1205 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19495 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19495) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#75 TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1206 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19494 {}}} SUCCS {{259 0 0 0-19496 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19496) {AREA_SCORE {} NAME VEC_LOOP:conc#54 TYPE CONCATENATE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1207 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19495 {}}} SUCCS {{258 0 0 0-19498 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19497) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1208 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19498 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19498) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#44 TYPE ACCU DELAY {1.07 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1209 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19497 {}} {258 0 0 0-19496 {}}} SUCCS {{258 0 0 0-19501 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19499) {AREA_SCORE {} NAME VEC_LOOP:j:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1210 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19530 {}}} SUCCS {{259 0 0 0-19500 {}} {130 0 0 0-19529 {}} {256 0 0 0-19530 {}}} CYCLES {}}
set a(0-19500) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(12:0))(11-0) TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1211 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19499 {}}} SUCCS {{259 0 0 0-19501 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19501) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1212 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19500 {}} {258 0 0 0-19498 {}}} SUCCS {{259 0 3.750 0-19502 {}} {258 0 3.750 0-19524 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#37 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1213 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19501 {}} {774 0 3.750 0-19524 {}} {774 0 3.750 0-19517 {}}} SUCCS {{259 0 0 0-19503 {}} {256 0 0 0-19517 {}} {256 0 0 0-19524 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19503) {AREA_SCORE {} NAME COMP_LOOP-19:mult.x TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1214 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19502 {}} {128 0 0 0-19507 {}}} SUCCS {{258 0 0 0-19507 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19504) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1215 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19507 {}}} SUCCS {{258 0 0 0-19507 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19505) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y_ TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1216 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19507 {}}} SUCCS {{258 0 0 0-19507 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19506) {AREA_SCORE {} NAME COMP_LOOP-19:mult.p TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1217 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19507 {}}} SUCCS {{259 0 0 0-19507 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19507) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-19:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1218 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19506 {}} {258 0 0 0-19505 {}} {258 0 0 0-19504 {}} {258 0 0 0-19503 {}}} SUCCS {{128 0 0 0-19503 {}} {128 0 0 0-19504 {}} {128 0 0 0-19505 {}} {128 0 0 0-19506 {}} {259 0 0 0-19508 {}}} CYCLES {}}
set a(0-19508) {AREA_SCORE {} NAME COMP_LOOP-19:mult.return TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1219 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19507 {}}} SUCCS {{259 0 0 0-19509 {}} {258 0 0 0-19518 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19509) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1220 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19508 {}} {258 0 0 0-19493 {}}} SUCCS {{259 0 0 0-19510 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19510) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.base TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1221 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19509 {}} {128 0 0 0-19512 {}}} SUCCS {{258 0 0 0-19512 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19511) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.m TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1222 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19512 {}}} SUCCS {{259 0 0 0-19512 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19512) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-19:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1223 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19511 {}} {258 0 0 0-19510 {}}} SUCCS {{128 0 0 0-19510 {}} {128 0 0 0-19511 {}} {259 0 0 0-19513 {}}} CYCLES {}}
set a(0-19513) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.return TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1224 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19512 {}}} SUCCS {{258 0 3.750 0-19517 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19514) {AREA_SCORE {} NAME VEC_LOOP:j:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1225 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-19530 {}}} SUCCS {{259 0 0 0-19515 {}} {130 0 0 0-19529 {}} {256 0 0 0-19530 {}}} CYCLES {}}
set a(0-19515) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(12:0))(0) TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1226 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-19514 {}}} SUCCS {{259 0 0 0-19516 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19516) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1227 LOC {1 0.13125 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19515 {}} {258 0 0 0-19489 {}}} SUCCS {{259 0 3.750 0-19517 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19517) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#36 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1228 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19517 {}} {259 0 3.750 0-19516 {}} {258 0 3.750 0-19513 {}} {256 0 0 0-19502 {}} {256 0 0 0-19493 {}} {774 0 0 0-19524 {}}} SUCCS {{774 0 3.750 0-19493 {}} {774 0 3.750 0-19502 {}} {774 0 0 0-19517 {}} {258 0 0 0-19524 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19518) {AREA_SCORE {} NAME COMP_LOOP-19:factor2:not TYPE NOT PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1229 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19508 {}}} SUCCS {{259 0 0 0-19519 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19519) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1230 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19518 {}} {258 0 0 0-19493 {}}} SUCCS {{259 0 0 0-19520 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19520) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1231 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19519 {}} {128 0 0 0-19522 {}}} SUCCS {{258 0 0 0-19522 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19521) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1232 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19522 {}}} SUCCS {{259 0 0 0-19522 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19522) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1233 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19521 {}} {258 0 0 0-19520 {}}} SUCCS {{128 0 0 0-19520 {}} {128 0 0 0-19521 {}} {259 0 0 0-19523 {}}} CYCLES {}}
set a(0-19523) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1234 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19522 {}}} SUCCS {{259 0 3.750 0-19524 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19524) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#37 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1235 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19524 {}} {259 0 3.750 0-19523 {}} {258 0 0 0-19517 {}} {256 0 0 0-19502 {}} {258 0 3.750 0-19501 {}} {256 0 0 0-19493 {}}} SUCCS {{774 0 3.750 0-19493 {}} {774 0 3.750 0-19502 {}} {774 0 0 0-19517 {}} {774 0 0 0-19524 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19525) {AREA_SCORE {} NAME VEC_LOOP:j:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1236 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19530 {}}} SUCCS {{259 0 0 0-19526 {}} {130 0 0 0-19529 {}} {256 0 0 0-19530 {}}} CYCLES {}}
set a(0-19526) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(12:0))(11-0)#1 TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1237 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19525 {}}} SUCCS {{259 0 0 0-19527 {}} {130 0 0 0-19529 {}}} CYCLES {}}
set a(0-19527) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-19:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1238 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19526 {}}} SUCCS {{259 0 0 0-19528 {}} {130 0 0 0-19529 {}} {258 0 0 0-19530 {}}} CYCLES {}}
set a(0-19528) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(12:0))(12) TYPE READSLICE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1239 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19527 {}}} SUCCS {{259 0 0 0-19529 {}}} CYCLES {}}
set a(0-19529) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18323 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1240 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19528 {}} {130 0 0 0-19527 {}} {130 0 0 0-19526 {}} {130 0 0 0-19525 {}} {130 0 0 0-19524 {}} {130 0 0 0-19523 {}} {130 0 0 0-19521 {}} {130 0 0 0-19520 {}} {130 0 0 0-19519 {}} {130 0 0 0-19518 {}} {130 0 0 0-19517 {}} {130 0 0 0-19516 {}} {130 0 0 0-19515 {}} {130 0 0 0-19514 {}} {130 0 0 0-19513 {}} {130 0 0 0-19511 {}} {130 0 0 0-19510 {}} {130 0 0 0-19509 {}} {130 0 0 0-19508 {}} {130 0 0 0-19506 {}} {130 0 0 0-19505 {}} {130 0 0 0-19504 {}} {130 0 0 0-19503 {}} {130 0 0 0-19502 {}} {130 0 0 0-19501 {}} {130 0 0 0-19500 {}} {130 0 0 0-19499 {}} {130 0 0 0-19498 {}} {130 0 0 0-19497 {}} {130 0 0 0-19496 {}} {130 0 0 0-19495 {}} {130 0 0 0-19494 {}} {130 0 0 0-19493 {}} {130 0 0 0-19492 {}} {130 0 0 0-19491 {}} {130 0 0 0-19490 {}} {130 0 0 0-19489 {}} {130 0 0 0-19488 {}} {130 0 0 0-19487 {}} {130 0 0 0-19486 {}} {130 0 0 0-19485 {}} {130 0 0 0-19484 {}}} SUCCS {{129 0 0 0-19530 {}}} CYCLES {}}
set a(0-19530) {AREA_SCORE {} NAME asn(VEC_LOOP:j#19(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18323 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19530 {}} {129 0 0 0-19529 {}} {258 0 0 0-19527 {}} {256 0 0 0-19525 {}} {256 0 0 0-19514 {}} {256 0 0 0-19499 {}} {256 0 0 0-19490 {}} {256 0 0 0-19484 {}}} SUCCS {{774 0 0 0-19484 {}} {774 0 0 0-19490 {}} {774 0 0 0-19499 {}} {774 0 0 0-19514 {}} {774 0 0 0-19525 {}} {772 0 0 0-19530 {}}} CYCLES {}}
set a(0-18323) {CHI {0-19484 0-19485 0-19486 0-19487 0-19488 0-19489 0-19490 0-19491 0-19492 0-19493 0-19494 0-19495 0-19496 0-19497 0-19498 0-19499 0-19500 0-19501 0-19502 0-19503 0-19504 0-19505 0-19506 0-19507 0-19508 0-19509 0-19510 0-19511 0-19512 0-19513 0-19514 0-19515 0-19516 0-19517 0-19518 0-19519 0-19520 0-19521 0-19522 0-19523 0-19524 0-19525 0-19526 0-19527 0-19528 0-19529 0-19530} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-19:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1241 LOC {21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-19483 {}} {258 0 0 0-19482 {}} {130 0 0 0-19481 {}} {258 0 0 0-19480 {}} {130 0 0 0-19479 {}} {130 0 0 0-19478 {}} {130 0 0 0-19477 {}} {130 0 0 0-19476 {}} {130 0 0 0-19475 {}} {64 0 0 0-19474 {}} {64 0 0 0-18322 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19483 {}} {131 0 0 0-19531 {}} {130 0 0 0-19532 {}} {130 0 0 0-19533 {}} {130 0 0 0-19534 {}} {130 0 0 0-19535 {}} {130 0 0 0-19536 {}} {130 0 0 0-19537 {}} {130 0 0 0-19538 {}} {130 0 0 0-19539 {}} {130 0 0 0-19540 {}} {64 0 0 0-18324 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19531) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3)#2 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1242 LOC {21 1.0 22 0.8687499999999999 22 0.8687499999999999 22 0.8687499999999999} PREDS {{131 0 0 0-18323 {}}} SUCCS {{259 0 0 0-19532 {}} {130 0 0 0-19540 {}}} CYCLES {}}
set a(0-19532) {AREA_SCORE {} NAME COMP_LOOP-20:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1243 LOC {21 1.0 22 0.8687499999999999 22 0.8687499999999999 22 0.8687499999999999} PREDS {{259 0 0 0-19531 {}} {130 0 0 0-18323 {}}} SUCCS {{259 0 0 0-19533 {}} {130 0 0 0-19540 {}}} CYCLES {}}
set a(0-19533) {AREA_SCORE {} NAME COMP_LOOP-20:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1244 LOC {21 1.0 22 0.8687499999999999 22 0.8687499999999999 22 0.8687499999999999} PREDS {{259 0 0 0-19532 {}} {130 0 0 0-18323 {}}} SUCCS {{258 0 0 0-19537 {}} {130 0 0 0-19540 {}}} CYCLES {}}
set a(0-19534) {AREA_SCORE {} NAME COMP_LOOP:k:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1245 LOC {21 1.0 22 0.0 22 0.0 22 0.0 22 0.8687499999999999} PREDS {{130 0 0 0-18323 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19535 {}} {130 0 0 0-19540 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19535) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#76 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1246 LOC {21 1.0 22 0.0 22 0.0 22 0.8687499999999999} PREDS {{259 0 0 0-19534 {}} {130 0 0 0-18323 {}}} SUCCS {{259 0 0 0-19536 {}} {130 0 0 0-19540 {}}} CYCLES {}}
set a(0-19536) {AREA_SCORE {} NAME COMP_LOOP:conc#57 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1247 LOC {21 1.0 22 0.8687499999999999 22 0.8687499999999999 22 0.8687499999999999} PREDS {{259 0 0 0-19535 {}} {130 0 0 0-18323 {}}} SUCCS {{259 0 0 0-19537 {}} {130 0 0 0-19540 {}}} CYCLES {}}
set a(0-19537) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.05 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1248 LOC {22 0.0 22 0.8687499999999999 22 0.8687499999999999 22 0.9999998749999999 22 0.9999998749999999} PREDS {{259 0 0 0-19536 {}} {258 0 0 0-19533 {}} {130 0 0 0-18323 {}}} SUCCS {{259 0 0 0-19538 {}} {130 0 0 0-19540 {}}} CYCLES {}}
set a(0-19538) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#5)(10) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1249 LOC {22 0.13125 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-19537 {}} {130 0 0 0-18323 {}}} SUCCS {{259 0 0 0-19539 {}} {130 0 0 0-19540 {}}} CYCLES {}}
set a(0-19539) {AREA_SCORE {} NAME COMP_LOOP-20:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1250 LOC {22 0.13125 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-19538 {}} {130 0 0 0-18323 {}}} SUCCS {{259 0 0 0-19540 {}}} CYCLES {}}
set a(0-19540) {AREA_SCORE {} NAME COMP_LOOP-20:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1251 LOC {22 0.13125 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-19539 {}} {130 0 0 0-19538 {}} {130 0 0 0-19537 {}} {130 0 0 0-19536 {}} {130 0 0 0-19535 {}} {130 0 0 0-19534 {}} {130 0 0 0-19533 {}} {130 0 0 0-19532 {}} {130 0 0 0-19531 {}} {130 0 0 0-18323 {}}} SUCCS {{128 0 0 0-19547 {}} {64 0 0 0-18324 {}}} CYCLES {}}
set a(0-19541) {AREA_SCORE {} NAME COMP_LOOP:k:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1252 LOC {0 1.0 19 0.0 19 0.0 19 0.0 21 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19542 {}} {130 0 0 0-18324 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19542) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#77 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1253 LOC {0 1.0 19 0.0 19 0.0 21 0.08854614999999999} PREDS {{259 0 0 0-19541 {}}} SUCCS {{259 0 0 0-19543 {}} {130 0 0 0-18324 {}}} CYCLES {}}
set a(0-19543) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#19 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1254 LOC {0 1.0 19 0.08854614999999999 19 0.08854614999999999 21 0.08854614999999999} PREDS {{259 0 0 0-19542 {}}} SUCCS {{259 0 0 0-19544 {}} {130 0 0 0-18324 {}}} CYCLES {}}
set a(0-19544) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-20:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1255 LOC {1 0.18687499999999999 19 0.08854614999999999 19 0.08854614999999999 19 0.5624999104999999 21 0.5624999104999999} PREDS {{259 0 0 0-19543 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-19545 {}} {258 0 3.000 0-19546 {}} {130 0 0 0-18324 {}}} CYCLES {}}
set a(0-19545) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1256 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 22 0.2999998749999999} PREDS {{259 0 3.000 0-19544 {}}} SUCCS {{258 0 0 0-18324 {}}} CYCLES {}}
set a(0-19546) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1257 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 22 0.2999998749999999} PREDS {{258 0 3.000 0-19544 {}}} SUCCS {{258 0 0 0-18324 {}}} CYCLES {}}
set a(0-19547) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#20(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1258 LOC {22 0.0 22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{128 0 0 0-19540 {}} {772 0 0 0-18324 {}}} SUCCS {{259 0 0 0-18324 {}}} CYCLES {}}
set a(0-19548) {AREA_SCORE {} NAME VEC_LOOP:j:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-19588 {}}} SUCCS {{259 0 0 0-19549 {}} {130 0 0 0-19587 {}} {256 0 0 0-19588 {}}} CYCLES {}}
set a(0-19549) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(12:0))(11-0) TYPE READSLICE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1260 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19548 {}}} SUCCS {{258 0 0 0-19553 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19550) {AREA_SCORE {} NAME COMP_LOOP:k:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1261 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-19551 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19551) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#78 TYPE READSLICE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1262 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19550 {}}} SUCCS {{259 0 0 0-19552 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19552) {AREA_SCORE {} NAME VEC_LOOP:conc#56 TYPE CONCATENATE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1263 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-19551 {}}} SUCCS {{259 0 0 0-19553 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19553) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1264 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-19552 {}} {258 0 0 0-19549 {}}} SUCCS {{259 0 3.750 0-19554 {}} {258 0 3.750 0-19575 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19554) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#38 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1265 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19553 {}} {774 0 3.750 0-19582 {}} {774 0 3.750 0-19575 {}}} SUCCS {{258 0 0 0-19570 {}} {256 0 0 0-19575 {}} {258 0 0 0-19577 {}} {256 0 0 0-19582 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19555) {AREA_SCORE {} NAME COMP_LOOP:k:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1266 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19556 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19556) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#79 TYPE READSLICE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1267 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19555 {}}} SUCCS {{259 0 0 0-19557 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19557) {AREA_SCORE {} NAME VEC_LOOP:conc#57 TYPE CONCATENATE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1268 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19556 {}}} SUCCS {{258 0 0 0-19559 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19558) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1269 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19559 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19559) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#45 TYPE ACCU DELAY {1.07 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1270 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19558 {}} {258 0 0 0-19557 {}}} SUCCS {{258 0 0 0-19562 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19560) {AREA_SCORE {} NAME VEC_LOOP:j:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1271 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19588 {}}} SUCCS {{259 0 0 0-19561 {}} {130 0 0 0-19587 {}} {256 0 0 0-19588 {}}} CYCLES {}}
set a(0-19561) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(12:0))(11-0)#1 TYPE READSLICE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1272 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19560 {}}} SUCCS {{259 0 0 0-19562 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19562) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1273 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19561 {}} {258 0 0 0-19559 {}}} SUCCS {{259 0 3.750 0-19563 {}} {258 0 3.750 0-19582 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19563) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#39 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1274 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19562 {}} {774 0 3.750 0-19582 {}} {774 0 3.750 0-19575 {}}} SUCCS {{259 0 0 0-19564 {}} {256 0 0 0-19575 {}} {256 0 0 0-19582 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19564) {AREA_SCORE {} NAME COMP_LOOP-20:mult.x TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1275 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19563 {}} {128 0 0 0-19568 {}}} SUCCS {{258 0 0 0-19568 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19565) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1276 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19568 {}}} SUCCS {{258 0 0 0-19568 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19566) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y_ TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1277 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19568 {}}} SUCCS {{258 0 0 0-19568 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19567) {AREA_SCORE {} NAME COMP_LOOP-20:mult.p TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1278 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19568 {}}} SUCCS {{259 0 0 0-19568 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19568) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-20:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1279 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19567 {}} {258 0 0 0-19566 {}} {258 0 0 0-19565 {}} {258 0 0 0-19564 {}}} SUCCS {{128 0 0 0-19564 {}} {128 0 0 0-19565 {}} {128 0 0 0-19566 {}} {128 0 0 0-19567 {}} {259 0 0 0-19569 {}}} CYCLES {}}
set a(0-19569) {AREA_SCORE {} NAME COMP_LOOP-20:mult.return TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1280 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19568 {}}} SUCCS {{259 0 0 0-19570 {}} {258 0 0 0-19576 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19570) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1281 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19569 {}} {258 0 0 0-19554 {}}} SUCCS {{259 0 0 0-19571 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19571) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.base TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1282 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19570 {}} {128 0 0 0-19573 {}}} SUCCS {{258 0 0 0-19573 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19572) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.m TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1283 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19573 {}}} SUCCS {{259 0 0 0-19573 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19573) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-20:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1284 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19572 {}} {258 0 0 0-19571 {}}} SUCCS {{128 0 0 0-19571 {}} {128 0 0 0-19572 {}} {259 0 0 0-19574 {}}} CYCLES {}}
set a(0-19574) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.return TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1285 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19573 {}}} SUCCS {{259 0 3.750 0-19575 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19575) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#38 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1286 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19575 {}} {259 0 3.750 0-19574 {}} {256 0 0 0-19563 {}} {256 0 0 0-19554 {}} {258 0 3.750 0-19553 {}} {774 0 0 0-19582 {}}} SUCCS {{774 0 3.750 0-19554 {}} {774 0 3.750 0-19563 {}} {774 0 0 0-19575 {}} {258 0 0 0-19582 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19576) {AREA_SCORE {} NAME COMP_LOOP-20:factor2:not TYPE NOT PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1287 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19569 {}}} SUCCS {{259 0 0 0-19577 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19577) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1288 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19576 {}} {258 0 0 0-19554 {}}} SUCCS {{259 0 0 0-19578 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19578) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1289 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19577 {}} {128 0 0 0-19580 {}}} SUCCS {{258 0 0 0-19580 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19579) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1290 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19580 {}}} SUCCS {{259 0 0 0-19580 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19580) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1291 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19579 {}} {258 0 0 0-19578 {}}} SUCCS {{128 0 0 0-19578 {}} {128 0 0 0-19579 {}} {259 0 0 0-19581 {}}} CYCLES {}}
set a(0-19581) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1292 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19580 {}}} SUCCS {{259 0 3.750 0-19582 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19582) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#39 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1293 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19582 {}} {259 0 3.750 0-19581 {}} {258 0 0 0-19575 {}} {256 0 0 0-19563 {}} {258 0 3.750 0-19562 {}} {256 0 0 0-19554 {}}} SUCCS {{774 0 3.750 0-19554 {}} {774 0 3.750 0-19563 {}} {774 0 0 0-19575 {}} {774 0 0 0-19582 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19583) {AREA_SCORE {} NAME VEC_LOOP:j:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1294 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19588 {}}} SUCCS {{259 0 0 0-19584 {}} {130 0 0 0-19587 {}} {256 0 0 0-19588 {}}} CYCLES {}}
set a(0-19584) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(12:0))(11-0)#2 TYPE READSLICE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1295 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19583 {}}} SUCCS {{259 0 0 0-19585 {}} {130 0 0 0-19587 {}}} CYCLES {}}
set a(0-19585) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-20:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1296 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19584 {}}} SUCCS {{259 0 0 0-19586 {}} {130 0 0 0-19587 {}} {258 0 0 0-19588 {}}} CYCLES {}}
set a(0-19586) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(12:0))(12) TYPE READSLICE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1297 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19585 {}}} SUCCS {{259 0 0 0-19587 {}}} CYCLES {}}
set a(0-19587) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18324 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1298 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19586 {}} {130 0 0 0-19585 {}} {130 0 0 0-19584 {}} {130 0 0 0-19583 {}} {130 0 0 0-19582 {}} {130 0 0 0-19581 {}} {130 0 0 0-19579 {}} {130 0 0 0-19578 {}} {130 0 0 0-19577 {}} {130 0 0 0-19576 {}} {130 0 0 0-19575 {}} {130 0 0 0-19574 {}} {130 0 0 0-19572 {}} {130 0 0 0-19571 {}} {130 0 0 0-19570 {}} {130 0 0 0-19569 {}} {130 0 0 0-19567 {}} {130 0 0 0-19566 {}} {130 0 0 0-19565 {}} {130 0 0 0-19564 {}} {130 0 0 0-19563 {}} {130 0 0 0-19562 {}} {130 0 0 0-19561 {}} {130 0 0 0-19560 {}} {130 0 0 0-19559 {}} {130 0 0 0-19558 {}} {130 0 0 0-19557 {}} {130 0 0 0-19556 {}} {130 0 0 0-19555 {}} {130 0 0 0-19554 {}} {130 0 0 0-19553 {}} {130 0 0 0-19552 {}} {130 0 0 0-19551 {}} {130 0 0 0-19550 {}} {130 0 0 0-19549 {}} {130 0 0 0-19548 {}}} SUCCS {{129 0 0 0-19588 {}}} CYCLES {}}
set a(0-19588) {AREA_SCORE {} NAME asn(VEC_LOOP:j#20(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18324 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19588 {}} {129 0 0 0-19587 {}} {258 0 0 0-19585 {}} {256 0 0 0-19583 {}} {256 0 0 0-19560 {}} {256 0 0 0-19548 {}}} SUCCS {{774 0 0 0-19548 {}} {774 0 0 0-19560 {}} {774 0 0 0-19583 {}} {772 0 0 0-19588 {}}} CYCLES {}}
set a(0-18324) {CHI {0-19548 0-19549 0-19550 0-19551 0-19552 0-19553 0-19554 0-19555 0-19556 0-19557 0-19558 0-19559 0-19560 0-19561 0-19562 0-19563 0-19564 0-19565 0-19566 0-19567 0-19568 0-19569 0-19570 0-19571 0-19572 0-19573 0-19574 0-19575 0-19576 0-19577 0-19578 0-19579 0-19580 0-19581 0-19582 0-19583 0-19584 0-19585 0-19586 0-19587 0-19588} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-20:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1299 LOC {22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-19547 {}} {258 0 0 0-19546 {}} {258 0 0 0-19545 {}} {130 0 0 0-19544 {}} {130 0 0 0-19543 {}} {130 0 0 0-19542 {}} {130 0 0 0-19541 {}} {64 0 0 0-19540 {}} {64 0 0 0-18323 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19547 {}} {131 0 0 0-19589 {}} {130 0 0 0-19590 {}} {130 0 0 0-19591 {}} {130 0 0 0-19592 {}} {130 0 0 0-19593 {}} {130 0 0 0-19594 {}} {130 0 0 0-19595 {}} {130 0 0 0-19596 {}} {130 0 0 0-19597 {}} {130 0 0 0-19598 {}} {64 0 0 0-18325 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19589) {AREA_SCORE {} NAME COMP_LOOP-21:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1300 LOC {22 1.0 23 0.8650000499999999 23 0.8650000499999999 23 0.8650000499999999} PREDS {{131 0 0 0-18324 {}}} SUCCS {{259 0 0 0-19590 {}} {130 0 0 0-19598 {}}} CYCLES {}}
set a(0-19590) {AREA_SCORE {} NAME COMP_LOOP-21:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1301 LOC {22 1.0 23 0.8650000499999999 23 0.8650000499999999 23 0.8650000499999999} PREDS {{259 0 0 0-19589 {}} {130 0 0 0-18324 {}}} SUCCS {{259 0 0 0-19591 {}} {130 0 0 0-19598 {}}} CYCLES {}}
set a(0-19591) {AREA_SCORE {} NAME COMP_LOOP-21:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1302 LOC {22 1.0 23 0.8650000499999999 23 0.8650000499999999 23 0.8650000499999999} PREDS {{259 0 0 0-19590 {}} {130 0 0 0-18324 {}}} SUCCS {{258 0 0 0-19595 {}} {130 0 0 0-19598 {}}} CYCLES {}}
set a(0-19592) {AREA_SCORE {} NAME COMP_LOOP:k:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1303 LOC {22 1.0 23 0.0 23 0.0 23 0.0 23 0.8650000499999999} PREDS {{130 0 0 0-18324 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19593 {}} {130 0 0 0-19598 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19593) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#80 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1304 LOC {22 1.0 23 0.0 23 0.0 23 0.8650000499999999} PREDS {{259 0 0 0-19592 {}} {130 0 0 0-18324 {}}} SUCCS {{259 0 0 0-19594 {}} {130 0 0 0-19598 {}}} CYCLES {}}
set a(0-19594) {AREA_SCORE {} NAME COMP_LOOP:conc#60 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1305 LOC {22 1.0 23 0.8650000499999999 23 0.8650000499999999 23 0.8650000499999999} PREDS {{259 0 0 0-19593 {}} {130 0 0 0-18324 {}}} SUCCS {{259 0 0 0-19595 {}} {130 0 0 0-19598 {}}} CYCLES {}}
set a(0-19595) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-21:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1306 LOC {23 0.0 23 0.8650000499999999 23 0.8650000499999999 23 0.9999999249999999 23 0.9999999249999999} PREDS {{259 0 0 0-19594 {}} {258 0 0 0-19591 {}} {130 0 0 0-18324 {}}} SUCCS {{259 0 0 0-19596 {}} {130 0 0 0-19598 {}}} CYCLES {}}
set a(0-19596) {AREA_SCORE {} NAME COMP_LOOP-21:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1307 LOC {23 0.13499995 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-19595 {}} {130 0 0 0-18324 {}}} SUCCS {{259 0 0 0-19597 {}} {130 0 0 0-19598 {}}} CYCLES {}}
set a(0-19597) {AREA_SCORE {} NAME COMP_LOOP-21:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1308 LOC {23 0.13499995 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-19596 {}} {130 0 0 0-18324 {}}} SUCCS {{259 0 0 0-19598 {}}} CYCLES {}}
set a(0-19598) {AREA_SCORE {} NAME COMP_LOOP-21:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1309 LOC {23 0.13499995 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-19597 {}} {130 0 0 0-19596 {}} {130 0 0 0-19595 {}} {130 0 0 0-19594 {}} {130 0 0 0-19593 {}} {130 0 0 0-19592 {}} {130 0 0 0-19591 {}} {130 0 0 0-19590 {}} {130 0 0 0-19589 {}} {130 0 0 0-18324 {}}} SUCCS {{128 0 0 0-19607 {}} {64 0 0 0-18325 {}}} CYCLES {}}
set a(0-19599) {AREA_SCORE {} NAME COMP_LOOP:k:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1310 LOC {0 1.0 20 0.0 20 0.0 20 0.0 22 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19600 {}} {130 0 0 0-18325 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19600) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#81 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1311 LOC {0 1.0 20 0.0 20 0.0 22 0.08854614999999999} PREDS {{259 0 0 0-19599 {}}} SUCCS {{259 0 0 0-19601 {}} {130 0 0 0-18325 {}}} CYCLES {}}
set a(0-19601) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#20 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1312 LOC {0 1.0 20 0.08854614999999999 20 0.08854614999999999 22 0.08854614999999999} PREDS {{259 0 0 0-19600 {}}} SUCCS {{259 0 0 0-19602 {}} {130 0 0 0-18325 {}}} CYCLES {}}
set a(0-19602) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-21:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1313 LOC {1 0.18687499999999999 20 0.08854614999999999 20 0.08854614999999999 20 0.5624999104999999 22 0.5624999104999999} PREDS {{259 0 0 0-19601 {}} {258 0 0 0-18604 {}}} SUCCS {{259 0 0 0-19603 {}} {258 0 0 0-19605 {}} {130 0 0 0-18325 {}}} CYCLES {}}
set a(0-19603) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#72 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1314 LOC {1 0.66082885 20 0.5625 20 0.5625 22 0.5625} PREDS {{259 0 0 0-19602 {}}} SUCCS {{259 0 3.000 0-19604 {}} {130 0 0 0-18325 {}}} CYCLES {}}
set a(0-19604) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1315 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.000 0-19603 {}}} SUCCS {{258 0 0 0-18325 {}}} CYCLES {}}
set a(0-19605) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#10 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1316 LOC {1 0.66082885 20 0.5625 20 0.5625 22 0.5625} PREDS {{258 0 0 0-19602 {}}} SUCCS {{259 0 3.000 0-19606 {}} {130 0 0 0-18325 {}}} CYCLES {}}
set a(0-19606) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1317 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.000 0-19605 {}}} SUCCS {{258 0 0 0-18325 {}}} CYCLES {}}
set a(0-19607) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#21(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1318 LOC {23 0.0 23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{128 0 0 0-19598 {}} {772 0 0 0-18325 {}}} SUCCS {{259 0 0 0-18325 {}}} CYCLES {}}
set a(0-19608) {AREA_SCORE {} NAME VEC_LOOP:j:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-19654 {}}} SUCCS {{259 0 0 0-19609 {}} {130 0 0 0-19653 {}} {256 0 0 0-19654 {}}} CYCLES {}}
set a(0-19609) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(12:0))(11-2) TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1320 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-19608 {}}} SUCCS {{258 0 0 0-19613 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19610) {AREA_SCORE {} NAME COMP_LOOP:k:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1321 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-19611 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19611) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#82 TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1322 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-19610 {}}} SUCCS {{259 0 0 0-19612 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19612) {AREA_SCORE {} NAME VEC_LOOP:conc#59 TYPE CONCATENATE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1323 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-19611 {}}} SUCCS {{259 0 0 0-19613 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19613) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1324 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-19612 {}} {258 0 0 0-19609 {}}} SUCCS {{258 0 0 0-19616 {}} {258 0 0 0-19640 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19614) {AREA_SCORE {} NAME VEC_LOOP:j:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1325 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-19654 {}}} SUCCS {{259 0 0 0-19615 {}} {130 0 0 0-19653 {}} {256 0 0 0-19654 {}}} CYCLES {}}
set a(0-19615) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(12:0))(1-0)#1 TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1326 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-19614 {}}} SUCCS {{259 0 0 0-19616 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19616) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1327 LOC {1 0.129375 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-19615 {}} {258 0 0 0-19613 {}}} SUCCS {{259 0 3.750 0-19617 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19617) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#40 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1328 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19616 {}} {774 0 3.750 0-19648 {}} {774 0 3.750 0-19641 {}}} SUCCS {{258 0 0 0-19633 {}} {256 0 0 0-19641 {}} {258 0 0 0-19643 {}} {256 0 0 0-19648 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19618) {AREA_SCORE {} NAME COMP_LOOP:k:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1329 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19619 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19619) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#83 TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1330 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19618 {}}} SUCCS {{259 0 0 0-19620 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19620) {AREA_SCORE {} NAME VEC_LOOP:conc#60 TYPE CONCATENATE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1331 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19619 {}}} SUCCS {{258 0 0 0-19622 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19621) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1332 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19622 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19622) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#46 TYPE ACCU DELAY {1.07 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1333 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19621 {}} {258 0 0 0-19620 {}}} SUCCS {{258 0 0 0-19625 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19623) {AREA_SCORE {} NAME VEC_LOOP:j:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1334 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19654 {}}} SUCCS {{259 0 0 0-19624 {}} {130 0 0 0-19653 {}} {256 0 0 0-19654 {}}} CYCLES {}}
set a(0-19624) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(12:0))(11-0) TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1335 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19623 {}}} SUCCS {{259 0 0 0-19625 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19625) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1336 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19624 {}} {258 0 0 0-19622 {}}} SUCCS {{259 0 3.750 0-19626 {}} {258 0 3.750 0-19648 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19626) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#41 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1337 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19625 {}} {774 0 3.750 0-19648 {}} {774 0 3.750 0-19641 {}}} SUCCS {{259 0 0 0-19627 {}} {256 0 0 0-19641 {}} {256 0 0 0-19648 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19627) {AREA_SCORE {} NAME COMP_LOOP-21:mult.x TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1338 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19626 {}} {128 0 0 0-19631 {}}} SUCCS {{258 0 0 0-19631 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19628) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1339 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19631 {}}} SUCCS {{258 0 0 0-19631 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19629) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y_ TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1340 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19631 {}}} SUCCS {{258 0 0 0-19631 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19630) {AREA_SCORE {} NAME COMP_LOOP-21:mult.p TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1341 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19631 {}}} SUCCS {{259 0 0 0-19631 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19631) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-21:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1342 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19630 {}} {258 0 0 0-19629 {}} {258 0 0 0-19628 {}} {258 0 0 0-19627 {}}} SUCCS {{128 0 0 0-19627 {}} {128 0 0 0-19628 {}} {128 0 0 0-19629 {}} {128 0 0 0-19630 {}} {259 0 0 0-19632 {}}} CYCLES {}}
set a(0-19632) {AREA_SCORE {} NAME COMP_LOOP-21:mult.return TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1343 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19631 {}}} SUCCS {{259 0 0 0-19633 {}} {258 0 0 0-19642 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19633) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1344 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19632 {}} {258 0 0 0-19617 {}}} SUCCS {{259 0 0 0-19634 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19634) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.base TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1345 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19633 {}} {128 0 0 0-19636 {}}} SUCCS {{258 0 0 0-19636 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19635) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.m TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1346 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19636 {}}} SUCCS {{259 0 0 0-19636 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19636) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-21:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1347 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19635 {}} {258 0 0 0-19634 {}}} SUCCS {{128 0 0 0-19634 {}} {128 0 0 0-19635 {}} {259 0 0 0-19637 {}}} CYCLES {}}
set a(0-19637) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.return TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1348 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19636 {}}} SUCCS {{258 0 3.750 0-19641 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19638) {AREA_SCORE {} NAME VEC_LOOP:j:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1349 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-19654 {}}} SUCCS {{259 0 0 0-19639 {}} {130 0 0 0-19653 {}} {256 0 0 0-19654 {}}} CYCLES {}}
set a(0-19639) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(12:0))(1-0) TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1350 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-19638 {}}} SUCCS {{259 0 0 0-19640 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19640) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1351 LOC {1 0.129375 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19639 {}} {258 0 0 0-19613 {}}} SUCCS {{259 0 3.750 0-19641 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19641) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#40 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1352 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19641 {}} {259 0 3.750 0-19640 {}} {258 0 3.750 0-19637 {}} {256 0 0 0-19626 {}} {256 0 0 0-19617 {}} {774 0 0 0-19648 {}}} SUCCS {{774 0 3.750 0-19617 {}} {774 0 3.750 0-19626 {}} {774 0 0 0-19641 {}} {258 0 0 0-19648 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19642) {AREA_SCORE {} NAME COMP_LOOP-21:factor2:not TYPE NOT PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1353 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19632 {}}} SUCCS {{259 0 0 0-19643 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19643) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1354 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19642 {}} {258 0 0 0-19617 {}}} SUCCS {{259 0 0 0-19644 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19644) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1355 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19643 {}} {128 0 0 0-19646 {}}} SUCCS {{258 0 0 0-19646 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19645) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1356 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19646 {}}} SUCCS {{259 0 0 0-19646 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19646) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1357 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19645 {}} {258 0 0 0-19644 {}}} SUCCS {{128 0 0 0-19644 {}} {128 0 0 0-19645 {}} {259 0 0 0-19647 {}}} CYCLES {}}
set a(0-19647) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1358 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19646 {}}} SUCCS {{259 0 3.750 0-19648 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19648) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#41 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1359 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19648 {}} {259 0 3.750 0-19647 {}} {258 0 0 0-19641 {}} {256 0 0 0-19626 {}} {258 0 3.750 0-19625 {}} {256 0 0 0-19617 {}}} SUCCS {{774 0 3.750 0-19617 {}} {774 0 3.750 0-19626 {}} {774 0 0 0-19641 {}} {774 0 0 0-19648 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19649) {AREA_SCORE {} NAME VEC_LOOP:j:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1360 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19654 {}}} SUCCS {{259 0 0 0-19650 {}} {130 0 0 0-19653 {}} {256 0 0 0-19654 {}}} CYCLES {}}
set a(0-19650) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(12:0))(11-0)#1 TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1361 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19649 {}}} SUCCS {{259 0 0 0-19651 {}} {130 0 0 0-19653 {}}} CYCLES {}}
set a(0-19651) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-21:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1362 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19650 {}}} SUCCS {{259 0 0 0-19652 {}} {130 0 0 0-19653 {}} {258 0 0 0-19654 {}}} CYCLES {}}
set a(0-19652) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(12:0))(12) TYPE READSLICE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1363 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19651 {}}} SUCCS {{259 0 0 0-19653 {}}} CYCLES {}}
set a(0-19653) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18325 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1364 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19652 {}} {130 0 0 0-19651 {}} {130 0 0 0-19650 {}} {130 0 0 0-19649 {}} {130 0 0 0-19648 {}} {130 0 0 0-19647 {}} {130 0 0 0-19645 {}} {130 0 0 0-19644 {}} {130 0 0 0-19643 {}} {130 0 0 0-19642 {}} {130 0 0 0-19641 {}} {130 0 0 0-19640 {}} {130 0 0 0-19639 {}} {130 0 0 0-19638 {}} {130 0 0 0-19637 {}} {130 0 0 0-19635 {}} {130 0 0 0-19634 {}} {130 0 0 0-19633 {}} {130 0 0 0-19632 {}} {130 0 0 0-19630 {}} {130 0 0 0-19629 {}} {130 0 0 0-19628 {}} {130 0 0 0-19627 {}} {130 0 0 0-19626 {}} {130 0 0 0-19625 {}} {130 0 0 0-19624 {}} {130 0 0 0-19623 {}} {130 0 0 0-19622 {}} {130 0 0 0-19621 {}} {130 0 0 0-19620 {}} {130 0 0 0-19619 {}} {130 0 0 0-19618 {}} {130 0 0 0-19617 {}} {130 0 0 0-19616 {}} {130 0 0 0-19615 {}} {130 0 0 0-19614 {}} {130 0 0 0-19613 {}} {130 0 0 0-19612 {}} {130 0 0 0-19611 {}} {130 0 0 0-19610 {}} {130 0 0 0-19609 {}} {130 0 0 0-19608 {}}} SUCCS {{129 0 0 0-19654 {}}} CYCLES {}}
set a(0-19654) {AREA_SCORE {} NAME asn(VEC_LOOP:j#21(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18325 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19654 {}} {129 0 0 0-19653 {}} {258 0 0 0-19651 {}} {256 0 0 0-19649 {}} {256 0 0 0-19638 {}} {256 0 0 0-19623 {}} {256 0 0 0-19614 {}} {256 0 0 0-19608 {}}} SUCCS {{774 0 0 0-19608 {}} {774 0 0 0-19614 {}} {774 0 0 0-19623 {}} {774 0 0 0-19638 {}} {774 0 0 0-19649 {}} {772 0 0 0-19654 {}}} CYCLES {}}
set a(0-18325) {CHI {0-19608 0-19609 0-19610 0-19611 0-19612 0-19613 0-19614 0-19615 0-19616 0-19617 0-19618 0-19619 0-19620 0-19621 0-19622 0-19623 0-19624 0-19625 0-19626 0-19627 0-19628 0-19629 0-19630 0-19631 0-19632 0-19633 0-19634 0-19635 0-19636 0-19637 0-19638 0-19639 0-19640 0-19641 0-19642 0-19643 0-19644 0-19645 0-19646 0-19647 0-19648 0-19649 0-19650 0-19651 0-19652 0-19653 0-19654} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-21:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1365 LOC {23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-19607 {}} {258 0 0 0-19606 {}} {130 0 0 0-19605 {}} {258 0 0 0-19604 {}} {130 0 0 0-19603 {}} {130 0 0 0-19602 {}} {130 0 0 0-19601 {}} {130 0 0 0-19600 {}} {130 0 0 0-19599 {}} {64 0 0 0-19598 {}} {64 0 0 0-18324 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19607 {}} {131 0 0 0-19655 {}} {130 0 0 0-19656 {}} {130 0 0 0-19657 {}} {130 0 0 0-19658 {}} {130 0 0 0-19659 {}} {130 0 0 0-19660 {}} {130 0 0 0-19661 {}} {130 0 0 0-19662 {}} {130 0 0 0-19663 {}} {130 0 0 0-19664 {}} {64 0 0 0-18326 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19655) {AREA_SCORE {} NAME COMP_LOOP-22:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1366 LOC {23 1.0 24 0.8650000499999999 24 0.8650000499999999 24 0.8650000499999999} PREDS {{131 0 0 0-18325 {}}} SUCCS {{259 0 0 0-19656 {}} {130 0 0 0-19664 {}}} CYCLES {}}
set a(0-19656) {AREA_SCORE {} NAME COMP_LOOP-22:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1367 LOC {23 1.0 24 0.8650000499999999 24 0.8650000499999999 24 0.8650000499999999} PREDS {{259 0 0 0-19655 {}} {130 0 0 0-18325 {}}} SUCCS {{259 0 0 0-19657 {}} {130 0 0 0-19664 {}}} CYCLES {}}
set a(0-19657) {AREA_SCORE {} NAME COMP_LOOP-22:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1368 LOC {23 1.0 24 0.8650000499999999 24 0.8650000499999999 24 0.8650000499999999} PREDS {{259 0 0 0-19656 {}} {130 0 0 0-18325 {}}} SUCCS {{258 0 0 0-19661 {}} {130 0 0 0-19664 {}}} CYCLES {}}
set a(0-19658) {AREA_SCORE {} NAME COMP_LOOP:k:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1369 LOC {23 1.0 24 0.0 24 0.0 24 0.0 24 0.8650000499999999} PREDS {{130 0 0 0-18325 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19659 {}} {130 0 0 0-19664 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19659) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#84 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1370 LOC {23 1.0 24 0.0 24 0.0 24 0.8650000499999999} PREDS {{259 0 0 0-19658 {}} {130 0 0 0-18325 {}}} SUCCS {{259 0 0 0-19660 {}} {130 0 0 0-19664 {}}} CYCLES {}}
set a(0-19660) {AREA_SCORE {} NAME COMP_LOOP:conc#63 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1371 LOC {23 1.0 24 0.8650000499999999 24 0.8650000499999999 24 0.8650000499999999} PREDS {{259 0 0 0-19659 {}} {130 0 0 0-18325 {}}} SUCCS {{259 0 0 0-19661 {}} {130 0 0 0-19664 {}}} CYCLES {}}
set a(0-19661) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-22:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1372 LOC {24 0.0 24 0.8650000499999999 24 0.8650000499999999 24 0.9999999249999999 24 0.9999999249999999} PREDS {{259 0 0 0-19660 {}} {258 0 0 0-19657 {}} {130 0 0 0-18325 {}}} SUCCS {{259 0 0 0-19662 {}} {130 0 0 0-19664 {}}} CYCLES {}}
set a(0-19662) {AREA_SCORE {} NAME COMP_LOOP-22:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1373 LOC {24 0.13499995 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-19661 {}} {130 0 0 0-18325 {}}} SUCCS {{259 0 0 0-19663 {}} {130 0 0 0-19664 {}}} CYCLES {}}
set a(0-19663) {AREA_SCORE {} NAME COMP_LOOP-22:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1374 LOC {24 0.13499995 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-19662 {}} {130 0 0 0-18325 {}}} SUCCS {{259 0 0 0-19664 {}}} CYCLES {}}
set a(0-19664) {AREA_SCORE {} NAME COMP_LOOP-22:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1375 LOC {24 0.13499995 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-19663 {}} {130 0 0 0-19662 {}} {130 0 0 0-19661 {}} {130 0 0 0-19660 {}} {130 0 0 0-19659 {}} {130 0 0 0-19658 {}} {130 0 0 0-19657 {}} {130 0 0 0-19656 {}} {130 0 0 0-19655 {}} {130 0 0 0-18325 {}}} SUCCS {{128 0 0 0-19671 {}} {64 0 0 0-18326 {}}} CYCLES {}}
set a(0-19665) {AREA_SCORE {} NAME COMP_LOOP:k:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1376 LOC {0 1.0 21 0.0 21 0.0 21 0.0 23 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19666 {}} {130 0 0 0-18326 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19666) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#85 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1377 LOC {0 1.0 21 0.0 21 0.0 23 0.08854614999999999} PREDS {{259 0 0 0-19665 {}}} SUCCS {{259 0 0 0-19667 {}} {130 0 0 0-18326 {}}} CYCLES {}}
set a(0-19667) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#21 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1378 LOC {0 1.0 21 0.08854614999999999 21 0.08854614999999999 23 0.08854614999999999} PREDS {{259 0 0 0-19666 {}}} SUCCS {{259 0 0 0-19668 {}} {130 0 0 0-18326 {}}} CYCLES {}}
set a(0-19668) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-22:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1379 LOC {1 0.18687499999999999 21 0.08854614999999999 21 0.08854614999999999 21 0.5624999104999999 23 0.5624999104999999} PREDS {{259 0 0 0-19667 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-19669 {}} {258 0 3.000 0-19670 {}} {130 0 0 0-18326 {}}} CYCLES {}}
set a(0-19669) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1380 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 24 0.2999998749999999} PREDS {{259 0 3.000 0-19668 {}}} SUCCS {{258 0 0 0-18326 {}}} CYCLES {}}
set a(0-19670) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1381 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 24 0.2999998749999999} PREDS {{258 0 3.000 0-19668 {}}} SUCCS {{258 0 0 0-18326 {}}} CYCLES {}}
set a(0-19671) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#22(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1382 LOC {24 0.0 24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{128 0 0 0-19664 {}} {772 0 0 0-18326 {}}} SUCCS {{259 0 0 0-18326 {}}} CYCLES {}}
set a(0-19672) {AREA_SCORE {} NAME VEC_LOOP:j:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-19712 {}}} SUCCS {{259 0 0 0-19673 {}} {130 0 0 0-19711 {}} {256 0 0 0-19712 {}}} CYCLES {}}
set a(0-19673) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(12:0))(11-0) TYPE READSLICE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1384 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19672 {}}} SUCCS {{258 0 0 0-19677 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19674) {AREA_SCORE {} NAME COMP_LOOP:k:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1385 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-19675 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19675) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#86 TYPE READSLICE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1386 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19674 {}}} SUCCS {{259 0 0 0-19676 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19676) {AREA_SCORE {} NAME VEC_LOOP:conc#62 TYPE CONCATENATE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1387 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-19675 {}}} SUCCS {{259 0 0 0-19677 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19677) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1388 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-19676 {}} {258 0 0 0-19673 {}}} SUCCS {{259 0 3.750 0-19678 {}} {258 0 3.750 0-19699 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19678) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#42 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1389 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19677 {}} {774 0 3.750 0-19706 {}} {774 0 3.750 0-19699 {}}} SUCCS {{258 0 0 0-19694 {}} {256 0 0 0-19699 {}} {258 0 0 0-19701 {}} {256 0 0 0-19706 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19679) {AREA_SCORE {} NAME COMP_LOOP:k:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1390 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19680 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19680) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#87 TYPE READSLICE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1391 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19679 {}}} SUCCS {{259 0 0 0-19681 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19681) {AREA_SCORE {} NAME VEC_LOOP:conc#63 TYPE CONCATENATE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1392 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19680 {}}} SUCCS {{258 0 0 0-19683 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19682) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1393 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19683 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19683) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#47 TYPE ACCU DELAY {1.07 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1394 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19682 {}} {258 0 0 0-19681 {}}} SUCCS {{258 0 0 0-19686 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19684) {AREA_SCORE {} NAME VEC_LOOP:j:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1395 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19712 {}}} SUCCS {{259 0 0 0-19685 {}} {130 0 0 0-19711 {}} {256 0 0 0-19712 {}}} CYCLES {}}
set a(0-19685) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(12:0))(11-0)#1 TYPE READSLICE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1396 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19684 {}}} SUCCS {{259 0 0 0-19686 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19686) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1397 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19685 {}} {258 0 0 0-19683 {}}} SUCCS {{259 0 3.750 0-19687 {}} {258 0 3.750 0-19706 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19687) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#43 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1398 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19686 {}} {774 0 3.750 0-19706 {}} {774 0 3.750 0-19699 {}}} SUCCS {{259 0 0 0-19688 {}} {256 0 0 0-19699 {}} {256 0 0 0-19706 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19688) {AREA_SCORE {} NAME COMP_LOOP-22:mult.x TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1399 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19687 {}} {128 0 0 0-19692 {}}} SUCCS {{258 0 0 0-19692 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19689) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1400 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19692 {}}} SUCCS {{258 0 0 0-19692 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19690) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y_ TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1401 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19692 {}}} SUCCS {{258 0 0 0-19692 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19691) {AREA_SCORE {} NAME COMP_LOOP-22:mult.p TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1402 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19692 {}}} SUCCS {{259 0 0 0-19692 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19692) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-22:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1403 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19691 {}} {258 0 0 0-19690 {}} {258 0 0 0-19689 {}} {258 0 0 0-19688 {}}} SUCCS {{128 0 0 0-19688 {}} {128 0 0 0-19689 {}} {128 0 0 0-19690 {}} {128 0 0 0-19691 {}} {259 0 0 0-19693 {}}} CYCLES {}}
set a(0-19693) {AREA_SCORE {} NAME COMP_LOOP-22:mult.return TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1404 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19692 {}}} SUCCS {{259 0 0 0-19694 {}} {258 0 0 0-19700 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19694) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1405 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19693 {}} {258 0 0 0-19678 {}}} SUCCS {{259 0 0 0-19695 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19695) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.base TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1406 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19694 {}} {128 0 0 0-19697 {}}} SUCCS {{258 0 0 0-19697 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19696) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.m TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1407 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19697 {}}} SUCCS {{259 0 0 0-19697 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19697) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-22:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1408 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19696 {}} {258 0 0 0-19695 {}}} SUCCS {{128 0 0 0-19695 {}} {128 0 0 0-19696 {}} {259 0 0 0-19698 {}}} CYCLES {}}
set a(0-19698) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.return TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1409 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19697 {}}} SUCCS {{259 0 3.750 0-19699 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19699) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#42 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1410 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19699 {}} {259 0 3.750 0-19698 {}} {256 0 0 0-19687 {}} {256 0 0 0-19678 {}} {258 0 3.750 0-19677 {}} {774 0 0 0-19706 {}}} SUCCS {{774 0 3.750 0-19678 {}} {774 0 3.750 0-19687 {}} {774 0 0 0-19699 {}} {258 0 0 0-19706 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19700) {AREA_SCORE {} NAME COMP_LOOP-22:factor2:not TYPE NOT PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1411 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19693 {}}} SUCCS {{259 0 0 0-19701 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19701) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1412 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19700 {}} {258 0 0 0-19678 {}}} SUCCS {{259 0 0 0-19702 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19702) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1413 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19701 {}} {128 0 0 0-19704 {}}} SUCCS {{258 0 0 0-19704 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19703) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1414 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19704 {}}} SUCCS {{259 0 0 0-19704 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19704) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1415 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19703 {}} {258 0 0 0-19702 {}}} SUCCS {{128 0 0 0-19702 {}} {128 0 0 0-19703 {}} {259 0 0 0-19705 {}}} CYCLES {}}
set a(0-19705) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1416 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19704 {}}} SUCCS {{259 0 3.750 0-19706 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19706) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#43 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1417 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19706 {}} {259 0 3.750 0-19705 {}} {258 0 0 0-19699 {}} {256 0 0 0-19687 {}} {258 0 3.750 0-19686 {}} {256 0 0 0-19678 {}}} SUCCS {{774 0 3.750 0-19678 {}} {774 0 3.750 0-19687 {}} {774 0 0 0-19699 {}} {774 0 0 0-19706 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19707) {AREA_SCORE {} NAME VEC_LOOP:j:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1418 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19712 {}}} SUCCS {{259 0 0 0-19708 {}} {130 0 0 0-19711 {}} {256 0 0 0-19712 {}}} CYCLES {}}
set a(0-19708) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(12:0))(11-0)#2 TYPE READSLICE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1419 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19707 {}}} SUCCS {{259 0 0 0-19709 {}} {130 0 0 0-19711 {}}} CYCLES {}}
set a(0-19709) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-22:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1420 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19708 {}}} SUCCS {{259 0 0 0-19710 {}} {130 0 0 0-19711 {}} {258 0 0 0-19712 {}}} CYCLES {}}
set a(0-19710) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(12:0))(12) TYPE READSLICE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1421 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19709 {}}} SUCCS {{259 0 0 0-19711 {}}} CYCLES {}}
set a(0-19711) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18326 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1422 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19710 {}} {130 0 0 0-19709 {}} {130 0 0 0-19708 {}} {130 0 0 0-19707 {}} {130 0 0 0-19706 {}} {130 0 0 0-19705 {}} {130 0 0 0-19703 {}} {130 0 0 0-19702 {}} {130 0 0 0-19701 {}} {130 0 0 0-19700 {}} {130 0 0 0-19699 {}} {130 0 0 0-19698 {}} {130 0 0 0-19696 {}} {130 0 0 0-19695 {}} {130 0 0 0-19694 {}} {130 0 0 0-19693 {}} {130 0 0 0-19691 {}} {130 0 0 0-19690 {}} {130 0 0 0-19689 {}} {130 0 0 0-19688 {}} {130 0 0 0-19687 {}} {130 0 0 0-19686 {}} {130 0 0 0-19685 {}} {130 0 0 0-19684 {}} {130 0 0 0-19683 {}} {130 0 0 0-19682 {}} {130 0 0 0-19681 {}} {130 0 0 0-19680 {}} {130 0 0 0-19679 {}} {130 0 0 0-19678 {}} {130 0 0 0-19677 {}} {130 0 0 0-19676 {}} {130 0 0 0-19675 {}} {130 0 0 0-19674 {}} {130 0 0 0-19673 {}} {130 0 0 0-19672 {}}} SUCCS {{129 0 0 0-19712 {}}} CYCLES {}}
set a(0-19712) {AREA_SCORE {} NAME asn(VEC_LOOP:j#22(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18326 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19712 {}} {129 0 0 0-19711 {}} {258 0 0 0-19709 {}} {256 0 0 0-19707 {}} {256 0 0 0-19684 {}} {256 0 0 0-19672 {}}} SUCCS {{774 0 0 0-19672 {}} {774 0 0 0-19684 {}} {774 0 0 0-19707 {}} {772 0 0 0-19712 {}}} CYCLES {}}
set a(0-18326) {CHI {0-19672 0-19673 0-19674 0-19675 0-19676 0-19677 0-19678 0-19679 0-19680 0-19681 0-19682 0-19683 0-19684 0-19685 0-19686 0-19687 0-19688 0-19689 0-19690 0-19691 0-19692 0-19693 0-19694 0-19695 0-19696 0-19697 0-19698 0-19699 0-19700 0-19701 0-19702 0-19703 0-19704 0-19705 0-19706 0-19707 0-19708 0-19709 0-19710 0-19711 0-19712} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-22:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1423 LOC {24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-19671 {}} {258 0 0 0-19670 {}} {258 0 0 0-19669 {}} {130 0 0 0-19668 {}} {130 0 0 0-19667 {}} {130 0 0 0-19666 {}} {130 0 0 0-19665 {}} {64 0 0 0-19664 {}} {64 0 0 0-18325 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19671 {}} {131 0 0 0-19713 {}} {130 0 0 0-19714 {}} {130 0 0 0-19715 {}} {130 0 0 0-19716 {}} {130 0 0 0-19717 {}} {130 0 0 0-19718 {}} {130 0 0 0-19719 {}} {130 0 0 0-19720 {}} {130 0 0 0-19721 {}} {130 0 0 0-19722 {}} {64 0 0 0-18327 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19713) {AREA_SCORE {} NAME COMP_LOOP-23:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1424 LOC {24 1.0 25 0.8650000499999999 25 0.8650000499999999 25 0.8650000499999999} PREDS {{131 0 0 0-18326 {}}} SUCCS {{259 0 0 0-19714 {}} {130 0 0 0-19722 {}}} CYCLES {}}
set a(0-19714) {AREA_SCORE {} NAME COMP_LOOP-23:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1425 LOC {24 1.0 25 0.8650000499999999 25 0.8650000499999999 25 0.8650000499999999} PREDS {{259 0 0 0-19713 {}} {130 0 0 0-18326 {}}} SUCCS {{259 0 0 0-19715 {}} {130 0 0 0-19722 {}}} CYCLES {}}
set a(0-19715) {AREA_SCORE {} NAME COMP_LOOP-23:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1426 LOC {24 1.0 25 0.8650000499999999 25 0.8650000499999999 25 0.8650000499999999} PREDS {{259 0 0 0-19714 {}} {130 0 0 0-18326 {}}} SUCCS {{258 0 0 0-19719 {}} {130 0 0 0-19722 {}}} CYCLES {}}
set a(0-19716) {AREA_SCORE {} NAME COMP_LOOP:k:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1427 LOC {24 1.0 25 0.0 25 0.0 25 0.0 25 0.8650000499999999} PREDS {{130 0 0 0-18326 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19717 {}} {130 0 0 0-19722 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19717) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#89 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1428 LOC {24 1.0 25 0.0 25 0.0 25 0.8650000499999999} PREDS {{259 0 0 0-19716 {}} {130 0 0 0-18326 {}}} SUCCS {{259 0 0 0-19718 {}} {130 0 0 0-19722 {}}} CYCLES {}}
set a(0-19718) {AREA_SCORE {} NAME COMP_LOOP:conc#66 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1429 LOC {24 1.0 25 0.8650000499999999 25 0.8650000499999999 25 0.8650000499999999} PREDS {{259 0 0 0-19717 {}} {130 0 0 0-18326 {}}} SUCCS {{259 0 0 0-19719 {}} {130 0 0 0-19722 {}}} CYCLES {}}
set a(0-19719) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-23:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1430 LOC {25 0.0 25 0.8650000499999999 25 0.8650000499999999 25 0.9999999249999999 25 0.9999999249999999} PREDS {{259 0 0 0-19718 {}} {258 0 0 0-19715 {}} {130 0 0 0-18326 {}}} SUCCS {{259 0 0 0-19720 {}} {130 0 0 0-19722 {}}} CYCLES {}}
set a(0-19720) {AREA_SCORE {} NAME COMP_LOOP-23:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1431 LOC {25 0.13499995 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-19719 {}} {130 0 0 0-18326 {}}} SUCCS {{259 0 0 0-19721 {}} {130 0 0 0-19722 {}}} CYCLES {}}
set a(0-19721) {AREA_SCORE {} NAME COMP_LOOP-23:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1432 LOC {25 0.13499995 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-19720 {}} {130 0 0 0-18326 {}}} SUCCS {{259 0 0 0-19722 {}}} CYCLES {}}
set a(0-19722) {AREA_SCORE {} NAME COMP_LOOP-23:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1433 LOC {25 0.13499995 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-19721 {}} {130 0 0 0-19720 {}} {130 0 0 0-19719 {}} {130 0 0 0-19718 {}} {130 0 0 0-19717 {}} {130 0 0 0-19716 {}} {130 0 0 0-19715 {}} {130 0 0 0-19714 {}} {130 0 0 0-19713 {}} {130 0 0 0-18326 {}}} SUCCS {{128 0 0 0-19731 {}} {64 0 0 0-18327 {}}} CYCLES {}}
set a(0-19723) {AREA_SCORE {} NAME COMP_LOOP:k:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1434 LOC {0 1.0 22 0.0 22 0.0 22 0.0 24 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19724 {}} {130 0 0 0-18327 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19724) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#44 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1435 LOC {0 1.0 22 0.0 22 0.0 24 0.08854614999999999} PREDS {{259 0 0 0-19723 {}}} SUCCS {{259 0 0 0-19725 {}} {130 0 0 0-18327 {}}} CYCLES {}}
set a(0-19725) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#22 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1436 LOC {0 1.0 22 0.08854614999999999 22 0.08854614999999999 24 0.08854614999999999} PREDS {{259 0 0 0-19724 {}}} SUCCS {{259 0 0 0-19726 {}} {130 0 0 0-18327 {}}} CYCLES {}}
set a(0-19726) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-23:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1437 LOC {1 0.18687499999999999 22 0.08854614999999999 22 0.08854614999999999 22 0.5624999104999999 24 0.5624999104999999} PREDS {{259 0 0 0-19725 {}} {258 0 0 0-18479 {}}} SUCCS {{259 0 0 0-19727 {}} {258 0 0 0-19729 {}} {130 0 0 0-18327 {}}} CYCLES {}}
set a(0-19727) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#73 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1438 LOC {1 0.66082885 22 0.5625 22 0.5625 24 0.5625} PREDS {{259 0 0 0-19726 {}}} SUCCS {{259 0 3.000 0-19728 {}} {130 0 0 0-18327 {}}} CYCLES {}}
set a(0-19728) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1439 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.000 0-19727 {}}} SUCCS {{258 0 0 0-18327 {}}} CYCLES {}}
set a(0-19729) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#11 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1440 LOC {1 0.66082885 22 0.5625 22 0.5625 24 0.5625} PREDS {{258 0 0 0-19726 {}}} SUCCS {{259 0 3.000 0-19730 {}} {130 0 0 0-18327 {}}} CYCLES {}}
set a(0-19730) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1441 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.000 0-19729 {}}} SUCCS {{258 0 0 0-18327 {}}} CYCLES {}}
set a(0-19731) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#23(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1442 LOC {25 0.0 25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{128 0 0 0-19722 {}} {772 0 0 0-18327 {}}} SUCCS {{259 0 0 0-18327 {}}} CYCLES {}}
set a(0-19732) {AREA_SCORE {} NAME VEC_LOOP:j:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1443 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{774 0 0 0-19778 {}}} SUCCS {{259 0 0 0-19733 {}} {130 0 0 0-19777 {}} {256 0 0 0-19778 {}}} CYCLES {}}
set a(0-19733) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(12:0))(11-1) TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1444 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-19732 {}}} SUCCS {{258 0 0 0-19737 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19734) {AREA_SCORE {} NAME COMP_LOOP:k:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1445 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-19735 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19735) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#90 TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1446 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-19734 {}}} SUCCS {{259 0 0 0-19736 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19736) {AREA_SCORE {} NAME VEC_LOOP:conc#65 TYPE CONCATENATE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1447 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 5 0.33749999999999997} PREDS {{259 0 0 0-19735 {}}} SUCCS {{259 0 0 0-19737 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19737) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.05 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1448 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-19736 {}} {258 0 0 0-19733 {}}} SUCCS {{258 0 0 0-19740 {}} {258 0 0 0-19764 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19738) {AREA_SCORE {} NAME VEC_LOOP:j:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-19778 {}}} SUCCS {{259 0 0 0-19739 {}} {130 0 0 0-19777 {}} {256 0 0 0-19778 {}}} CYCLES {}}
set a(0-19739) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(12:0))(0)#1 TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1450 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-19738 {}}} SUCCS {{259 0 0 0-19740 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19740) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1451 LOC {1 0.13125 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-19739 {}} {258 0 0 0-19737 {}}} SUCCS {{259 0 3.750 0-19741 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19741) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#44 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1452 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19740 {}} {774 0 3.750 0-19772 {}} {774 0 3.750 0-19765 {}}} SUCCS {{258 0 0 0-19757 {}} {256 0 0 0-19765 {}} {258 0 0 0-19767 {}} {256 0 0 0-19772 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19742) {AREA_SCORE {} NAME COMP_LOOP:k:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1453 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19743 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19743) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#91 TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1454 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19742 {}}} SUCCS {{259 0 0 0-19744 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19744) {AREA_SCORE {} NAME VEC_LOOP:conc#66 TYPE CONCATENATE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1455 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19743 {}}} SUCCS {{258 0 0 0-19746 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19745) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1456 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19746 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19746) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#48 TYPE ACCU DELAY {1.07 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1457 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19745 {}} {258 0 0 0-19744 {}}} SUCCS {{258 0 0 0-19749 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19747) {AREA_SCORE {} NAME VEC_LOOP:j:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1458 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19778 {}}} SUCCS {{259 0 0 0-19748 {}} {130 0 0 0-19777 {}} {256 0 0 0-19778 {}}} CYCLES {}}
set a(0-19748) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(12:0))(11-0) TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1459 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19747 {}}} SUCCS {{259 0 0 0-19749 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19749) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1460 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19748 {}} {258 0 0 0-19746 {}}} SUCCS {{259 0 3.750 0-19750 {}} {258 0 3.750 0-19772 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19750) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#45 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1461 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19749 {}} {774 0 3.750 0-19772 {}} {774 0 3.750 0-19765 {}}} SUCCS {{259 0 0 0-19751 {}} {256 0 0 0-19765 {}} {256 0 0 0-19772 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19751) {AREA_SCORE {} NAME COMP_LOOP-23:mult.x TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1462 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19750 {}} {128 0 0 0-19755 {}}} SUCCS {{258 0 0 0-19755 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19752) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1463 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19755 {}}} SUCCS {{258 0 0 0-19755 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19753) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y_ TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1464 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19755 {}}} SUCCS {{258 0 0 0-19755 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19754) {AREA_SCORE {} NAME COMP_LOOP-23:mult.p TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1465 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19755 {}}} SUCCS {{259 0 0 0-19755 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19755) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-23:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1466 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19754 {}} {258 0 0 0-19753 {}} {258 0 0 0-19752 {}} {258 0 0 0-19751 {}}} SUCCS {{128 0 0 0-19751 {}} {128 0 0 0-19752 {}} {128 0 0 0-19753 {}} {128 0 0 0-19754 {}} {259 0 0 0-19756 {}}} CYCLES {}}
set a(0-19756) {AREA_SCORE {} NAME COMP_LOOP-23:mult.return TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1467 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19755 {}}} SUCCS {{259 0 0 0-19757 {}} {258 0 0 0-19766 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19757) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1468 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19756 {}} {258 0 0 0-19741 {}}} SUCCS {{259 0 0 0-19758 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19758) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.base TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1469 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19757 {}} {128 0 0 0-19760 {}}} SUCCS {{258 0 0 0-19760 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19759) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.m TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1470 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19760 {}}} SUCCS {{259 0 0 0-19760 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19760) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-23:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1471 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19759 {}} {258 0 0 0-19758 {}}} SUCCS {{128 0 0 0-19758 {}} {128 0 0 0-19759 {}} {259 0 0 0-19761 {}}} CYCLES {}}
set a(0-19761) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.return TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1472 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19760 {}}} SUCCS {{258 0 3.750 0-19765 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19762) {AREA_SCORE {} NAME VEC_LOOP:j:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1473 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-19778 {}}} SUCCS {{259 0 0 0-19763 {}} {130 0 0 0-19777 {}} {256 0 0 0-19778 {}}} CYCLES {}}
set a(0-19763) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(12:0))(0) TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1474 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-19762 {}}} SUCCS {{259 0 0 0-19764 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19764) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1475 LOC {1 0.13125 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19763 {}} {258 0 0 0-19737 {}}} SUCCS {{259 0 3.750 0-19765 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19765) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#44 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1476 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19765 {}} {259 0 3.750 0-19764 {}} {258 0 3.750 0-19761 {}} {256 0 0 0-19750 {}} {256 0 0 0-19741 {}} {774 0 0 0-19772 {}}} SUCCS {{774 0 3.750 0-19741 {}} {774 0 3.750 0-19750 {}} {774 0 0 0-19765 {}} {258 0 0 0-19772 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19766) {AREA_SCORE {} NAME COMP_LOOP-23:factor2:not TYPE NOT PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1477 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19756 {}}} SUCCS {{259 0 0 0-19767 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19767) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1478 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19766 {}} {258 0 0 0-19741 {}}} SUCCS {{259 0 0 0-19768 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19768) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1479 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19767 {}} {128 0 0 0-19770 {}}} SUCCS {{258 0 0 0-19770 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19769) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1480 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19770 {}}} SUCCS {{259 0 0 0-19770 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19770) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1481 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19769 {}} {258 0 0 0-19768 {}}} SUCCS {{128 0 0 0-19768 {}} {128 0 0 0-19769 {}} {259 0 0 0-19771 {}}} CYCLES {}}
set a(0-19771) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1482 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19770 {}}} SUCCS {{259 0 3.750 0-19772 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19772) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#45 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1483 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19772 {}} {259 0 3.750 0-19771 {}} {258 0 0 0-19765 {}} {256 0 0 0-19750 {}} {258 0 3.750 0-19749 {}} {256 0 0 0-19741 {}}} SUCCS {{774 0 3.750 0-19741 {}} {774 0 3.750 0-19750 {}} {774 0 0 0-19765 {}} {774 0 0 0-19772 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19773) {AREA_SCORE {} NAME VEC_LOOP:j:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1484 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19778 {}}} SUCCS {{259 0 0 0-19774 {}} {130 0 0 0-19777 {}} {256 0 0 0-19778 {}}} CYCLES {}}
set a(0-19774) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(12:0))(11-0)#1 TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1485 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19773 {}}} SUCCS {{259 0 0 0-19775 {}} {130 0 0 0-19777 {}}} CYCLES {}}
set a(0-19775) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-23:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1486 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19774 {}}} SUCCS {{259 0 0 0-19776 {}} {130 0 0 0-19777 {}} {258 0 0 0-19778 {}}} CYCLES {}}
set a(0-19776) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(12:0))(12) TYPE READSLICE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1487 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19775 {}}} SUCCS {{259 0 0 0-19777 {}}} CYCLES {}}
set a(0-19777) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18327 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1488 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19776 {}} {130 0 0 0-19775 {}} {130 0 0 0-19774 {}} {130 0 0 0-19773 {}} {130 0 0 0-19772 {}} {130 0 0 0-19771 {}} {130 0 0 0-19769 {}} {130 0 0 0-19768 {}} {130 0 0 0-19767 {}} {130 0 0 0-19766 {}} {130 0 0 0-19765 {}} {130 0 0 0-19764 {}} {130 0 0 0-19763 {}} {130 0 0 0-19762 {}} {130 0 0 0-19761 {}} {130 0 0 0-19759 {}} {130 0 0 0-19758 {}} {130 0 0 0-19757 {}} {130 0 0 0-19756 {}} {130 0 0 0-19754 {}} {130 0 0 0-19753 {}} {130 0 0 0-19752 {}} {130 0 0 0-19751 {}} {130 0 0 0-19750 {}} {130 0 0 0-19749 {}} {130 0 0 0-19748 {}} {130 0 0 0-19747 {}} {130 0 0 0-19746 {}} {130 0 0 0-19745 {}} {130 0 0 0-19744 {}} {130 0 0 0-19743 {}} {130 0 0 0-19742 {}} {130 0 0 0-19741 {}} {130 0 0 0-19740 {}} {130 0 0 0-19739 {}} {130 0 0 0-19738 {}} {130 0 0 0-19737 {}} {130 0 0 0-19736 {}} {130 0 0 0-19735 {}} {130 0 0 0-19734 {}} {130 0 0 0-19733 {}} {130 0 0 0-19732 {}}} SUCCS {{129 0 0 0-19778 {}}} CYCLES {}}
set a(0-19778) {AREA_SCORE {} NAME asn(VEC_LOOP:j#23(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18327 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19778 {}} {129 0 0 0-19777 {}} {258 0 0 0-19775 {}} {256 0 0 0-19773 {}} {256 0 0 0-19762 {}} {256 0 0 0-19747 {}} {256 0 0 0-19738 {}} {256 0 0 0-19732 {}}} SUCCS {{774 0 0 0-19732 {}} {774 0 0 0-19738 {}} {774 0 0 0-19747 {}} {774 0 0 0-19762 {}} {774 0 0 0-19773 {}} {772 0 0 0-19778 {}}} CYCLES {}}
set a(0-18327) {CHI {0-19732 0-19733 0-19734 0-19735 0-19736 0-19737 0-19738 0-19739 0-19740 0-19741 0-19742 0-19743 0-19744 0-19745 0-19746 0-19747 0-19748 0-19749 0-19750 0-19751 0-19752 0-19753 0-19754 0-19755 0-19756 0-19757 0-19758 0-19759 0-19760 0-19761 0-19762 0-19763 0-19764 0-19765 0-19766 0-19767 0-19768 0-19769 0-19770 0-19771 0-19772 0-19773 0-19774 0-19775 0-19776 0-19777 0-19778} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-23:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1489 LOC {25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-19731 {}} {258 0 0 0-19730 {}} {130 0 0 0-19729 {}} {258 0 0 0-19728 {}} {130 0 0 0-19727 {}} {130 0 0 0-19726 {}} {130 0 0 0-19725 {}} {130 0 0 0-19724 {}} {130 0 0 0-19723 {}} {64 0 0 0-19722 {}} {64 0 0 0-18326 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19731 {}} {131 0 0 0-19779 {}} {130 0 0 0-19780 {}} {130 0 0 0-19781 {}} {130 0 0 0-19782 {}} {130 0 0 0-19783 {}} {130 0 0 0-19784 {}} {130 0 0 0-19785 {}} {130 0 0 0-19786 {}} {130 0 0 0-19787 {}} {130 0 0 0-19788 {}} {64 0 0 0-18328 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19779) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-4)#1 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1490 LOC {25 1.0 26 0.870625 26 0.870625 26 0.870625} PREDS {{131 0 0 0-18327 {}}} SUCCS {{259 0 0 0-19780 {}} {130 0 0 0-19788 {}}} CYCLES {}}
set a(0-19780) {AREA_SCORE {} NAME COMP_LOOP-24:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1491 LOC {25 1.0 26 0.870625 26 0.870625 26 0.870625} PREDS {{259 0 0 0-19779 {}} {130 0 0 0-18327 {}}} SUCCS {{259 0 0 0-19781 {}} {130 0 0 0-19788 {}}} CYCLES {}}
set a(0-19781) {AREA_SCORE {} NAME COMP_LOOP-24:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1492 LOC {25 1.0 26 0.870625 26 0.870625 26 0.870625} PREDS {{259 0 0 0-19780 {}} {130 0 0 0-18327 {}}} SUCCS {{258 0 0 0-19785 {}} {130 0 0 0-19788 {}}} CYCLES {}}
set a(0-19782) {AREA_SCORE {} NAME COMP_LOOP:k:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1493 LOC {25 1.0 26 0.0 26 0.0 26 0.0 26 0.870625} PREDS {{130 0 0 0-18327 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19783 {}} {130 0 0 0-19788 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19783) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#92 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1494 LOC {25 1.0 26 0.0 26 0.0 26 0.870625} PREDS {{259 0 0 0-19782 {}} {130 0 0 0-18327 {}}} SUCCS {{259 0 0 0-19784 {}} {130 0 0 0-19788 {}}} CYCLES {}}
set a(0-19784) {AREA_SCORE {} NAME COMP_LOOP:conc#69 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1495 LOC {25 1.0 26 0.870625 26 0.870625 26 0.870625} PREDS {{259 0 0 0-19783 {}} {130 0 0 0-18327 {}}} SUCCS {{259 0 0 0-19785 {}} {130 0 0 0-19788 {}}} CYCLES {}}
set a(0-19785) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.03 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1496 LOC {26 0.0 26 0.870625 26 0.870625 26 0.999999875 26 0.999999875} PREDS {{259 0 0 0-19784 {}} {258 0 0 0-19781 {}} {130 0 0 0-18327 {}}} SUCCS {{259 0 0 0-19786 {}} {130 0 0 0-19788 {}}} CYCLES {}}
set a(0-19786) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#6)(9) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1497 LOC {26 0.129375 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-19785 {}} {130 0 0 0-18327 {}}} SUCCS {{259 0 0 0-19787 {}} {130 0 0 0-19788 {}}} CYCLES {}}
set a(0-19787) {AREA_SCORE {} NAME COMP_LOOP-24:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1498 LOC {26 0.129375 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-19786 {}} {130 0 0 0-18327 {}}} SUCCS {{259 0 0 0-19788 {}}} CYCLES {}}
set a(0-19788) {AREA_SCORE {} NAME COMP_LOOP-24:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1499 LOC {26 0.129375 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-19787 {}} {130 0 0 0-19786 {}} {130 0 0 0-19785 {}} {130 0 0 0-19784 {}} {130 0 0 0-19783 {}} {130 0 0 0-19782 {}} {130 0 0 0-19781 {}} {130 0 0 0-19780 {}} {130 0 0 0-19779 {}} {130 0 0 0-18327 {}}} SUCCS {{128 0 0 0-19795 {}} {64 0 0 0-18328 {}}} CYCLES {}}
set a(0-19789) {AREA_SCORE {} NAME COMP_LOOP:k:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1500 LOC {0 1.0 23 0.0 23 0.0 23 0.0 25 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19790 {}} {130 0 0 0-18328 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19790) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#93 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1501 LOC {0 1.0 23 0.0 23 0.0 25 0.08854614999999999} PREDS {{259 0 0 0-19789 {}}} SUCCS {{259 0 0 0-19791 {}} {130 0 0 0-18328 {}}} CYCLES {}}
set a(0-19791) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#23 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1502 LOC {0 1.0 23 0.08854614999999999 23 0.08854614999999999 25 0.08854614999999999} PREDS {{259 0 0 0-19790 {}}} SUCCS {{259 0 0 0-19792 {}} {130 0 0 0-18328 {}}} CYCLES {}}
set a(0-19792) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-24:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1503 LOC {1 0.18687499999999999 23 0.08854614999999999 23 0.08854614999999999 23 0.5624999104999999 25 0.5624999104999999} PREDS {{259 0 0 0-19791 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-19793 {}} {258 0 3.000 0-19794 {}} {130 0 0 0-18328 {}}} CYCLES {}}
set a(0-19793) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1504 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 26 0.2999998749999999} PREDS {{259 0 3.000 0-19792 {}}} SUCCS {{258 0 0 0-18328 {}}} CYCLES {}}
set a(0-19794) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1505 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 26 0.2999998749999999} PREDS {{258 0 3.000 0-19792 {}}} SUCCS {{258 0 0 0-18328 {}}} CYCLES {}}
set a(0-19795) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#24(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1506 LOC {26 0.0 26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{128 0 0 0-19788 {}} {772 0 0 0-18328 {}}} SUCCS {{259 0 0 0-18328 {}}} CYCLES {}}
set a(0-19796) {AREA_SCORE {} NAME VEC_LOOP:j:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1507 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-19836 {}}} SUCCS {{259 0 0 0-19797 {}} {130 0 0 0-19835 {}} {256 0 0 0-19836 {}}} CYCLES {}}
set a(0-19797) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(12:0))(11-0) TYPE READSLICE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1508 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19796 {}}} SUCCS {{258 0 0 0-19801 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19798) {AREA_SCORE {} NAME COMP_LOOP:k:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1509 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-19799 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19799) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#94 TYPE READSLICE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1510 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19798 {}}} SUCCS {{259 0 0 0-19800 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19800) {AREA_SCORE {} NAME VEC_LOOP:conc#68 TYPE CONCATENATE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1511 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-19799 {}}} SUCCS {{259 0 0 0-19801 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19801) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1512 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-19800 {}} {258 0 0 0-19797 {}}} SUCCS {{259 0 3.750 0-19802 {}} {258 0 3.750 0-19823 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19802) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#46 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1513 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19801 {}} {774 0 3.750 0-19830 {}} {774 0 3.750 0-19823 {}}} SUCCS {{258 0 0 0-19818 {}} {256 0 0 0-19823 {}} {258 0 0 0-19825 {}} {256 0 0 0-19830 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19803) {AREA_SCORE {} NAME COMP_LOOP:k:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1514 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19804 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19804) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#95 TYPE READSLICE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1515 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19803 {}}} SUCCS {{259 0 0 0-19805 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19805) {AREA_SCORE {} NAME VEC_LOOP:conc#69 TYPE CONCATENATE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1516 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19804 {}}} SUCCS {{258 0 0 0-19807 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19806) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1517 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19807 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19807) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#49 TYPE ACCU DELAY {1.07 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1518 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19806 {}} {258 0 0 0-19805 {}}} SUCCS {{258 0 0 0-19810 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19808) {AREA_SCORE {} NAME VEC_LOOP:j:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1519 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19836 {}}} SUCCS {{259 0 0 0-19809 {}} {130 0 0 0-19835 {}} {256 0 0 0-19836 {}}} CYCLES {}}
set a(0-19809) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(12:0))(11-0)#1 TYPE READSLICE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1520 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19808 {}}} SUCCS {{259 0 0 0-19810 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19810) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1521 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19809 {}} {258 0 0 0-19807 {}}} SUCCS {{259 0 3.750 0-19811 {}} {258 0 3.750 0-19830 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19811) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#47 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1522 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19810 {}} {774 0 3.750 0-19830 {}} {774 0 3.750 0-19823 {}}} SUCCS {{259 0 0 0-19812 {}} {256 0 0 0-19823 {}} {256 0 0 0-19830 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19812) {AREA_SCORE {} NAME COMP_LOOP-24:mult.x TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1523 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19811 {}} {128 0 0 0-19816 {}}} SUCCS {{258 0 0 0-19816 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19813) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1524 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19816 {}}} SUCCS {{258 0 0 0-19816 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19814) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y_ TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1525 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19816 {}}} SUCCS {{258 0 0 0-19816 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19815) {AREA_SCORE {} NAME COMP_LOOP-24:mult.p TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1526 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19816 {}}} SUCCS {{259 0 0 0-19816 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19816) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-24:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1527 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19815 {}} {258 0 0 0-19814 {}} {258 0 0 0-19813 {}} {258 0 0 0-19812 {}}} SUCCS {{128 0 0 0-19812 {}} {128 0 0 0-19813 {}} {128 0 0 0-19814 {}} {128 0 0 0-19815 {}} {259 0 0 0-19817 {}}} CYCLES {}}
set a(0-19817) {AREA_SCORE {} NAME COMP_LOOP-24:mult.return TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1528 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19816 {}}} SUCCS {{259 0 0 0-19818 {}} {258 0 0 0-19824 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19818) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1529 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19817 {}} {258 0 0 0-19802 {}}} SUCCS {{259 0 0 0-19819 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19819) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.base TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1530 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19818 {}} {128 0 0 0-19821 {}}} SUCCS {{258 0 0 0-19821 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19820) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.m TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1531 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19821 {}}} SUCCS {{259 0 0 0-19821 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19821) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-24:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1532 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19820 {}} {258 0 0 0-19819 {}}} SUCCS {{128 0 0 0-19819 {}} {128 0 0 0-19820 {}} {259 0 0 0-19822 {}}} CYCLES {}}
set a(0-19822) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.return TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1533 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19821 {}}} SUCCS {{259 0 3.750 0-19823 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#46 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1534 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19823 {}} {259 0 3.750 0-19822 {}} {256 0 0 0-19811 {}} {256 0 0 0-19802 {}} {258 0 3.750 0-19801 {}} {774 0 0 0-19830 {}}} SUCCS {{774 0 3.750 0-19802 {}} {774 0 3.750 0-19811 {}} {774 0 0 0-19823 {}} {258 0 0 0-19830 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19824) {AREA_SCORE {} NAME COMP_LOOP-24:factor2:not TYPE NOT PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1535 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19817 {}}} SUCCS {{259 0 0 0-19825 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19825) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1536 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19824 {}} {258 0 0 0-19802 {}}} SUCCS {{259 0 0 0-19826 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19826) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1537 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19825 {}} {128 0 0 0-19828 {}}} SUCCS {{258 0 0 0-19828 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19827) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1538 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19828 {}}} SUCCS {{259 0 0 0-19828 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19828) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1539 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19827 {}} {258 0 0 0-19826 {}}} SUCCS {{128 0 0 0-19826 {}} {128 0 0 0-19827 {}} {259 0 0 0-19829 {}}} CYCLES {}}
set a(0-19829) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1540 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19828 {}}} SUCCS {{259 0 3.750 0-19830 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19830) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#47 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1541 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19830 {}} {259 0 3.750 0-19829 {}} {258 0 0 0-19823 {}} {256 0 0 0-19811 {}} {258 0 3.750 0-19810 {}} {256 0 0 0-19802 {}}} SUCCS {{774 0 3.750 0-19802 {}} {774 0 3.750 0-19811 {}} {774 0 0 0-19823 {}} {774 0 0 0-19830 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19831) {AREA_SCORE {} NAME VEC_LOOP:j:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1542 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19836 {}}} SUCCS {{259 0 0 0-19832 {}} {130 0 0 0-19835 {}} {256 0 0 0-19836 {}}} CYCLES {}}
set a(0-19832) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(12:0))(11-0)#2 TYPE READSLICE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1543 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19831 {}}} SUCCS {{259 0 0 0-19833 {}} {130 0 0 0-19835 {}}} CYCLES {}}
set a(0-19833) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-24:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1544 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19832 {}}} SUCCS {{259 0 0 0-19834 {}} {130 0 0 0-19835 {}} {258 0 0 0-19836 {}}} CYCLES {}}
set a(0-19834) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(12:0))(12) TYPE READSLICE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1545 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19833 {}}} SUCCS {{259 0 0 0-19835 {}}} CYCLES {}}
set a(0-19835) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18328 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1546 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19834 {}} {130 0 0 0-19833 {}} {130 0 0 0-19832 {}} {130 0 0 0-19831 {}} {130 0 0 0-19830 {}} {130 0 0 0-19829 {}} {130 0 0 0-19827 {}} {130 0 0 0-19826 {}} {130 0 0 0-19825 {}} {130 0 0 0-19824 {}} {130 0 0 0-19823 {}} {130 0 0 0-19822 {}} {130 0 0 0-19820 {}} {130 0 0 0-19819 {}} {130 0 0 0-19818 {}} {130 0 0 0-19817 {}} {130 0 0 0-19815 {}} {130 0 0 0-19814 {}} {130 0 0 0-19813 {}} {130 0 0 0-19812 {}} {130 0 0 0-19811 {}} {130 0 0 0-19810 {}} {130 0 0 0-19809 {}} {130 0 0 0-19808 {}} {130 0 0 0-19807 {}} {130 0 0 0-19806 {}} {130 0 0 0-19805 {}} {130 0 0 0-19804 {}} {130 0 0 0-19803 {}} {130 0 0 0-19802 {}} {130 0 0 0-19801 {}} {130 0 0 0-19800 {}} {130 0 0 0-19799 {}} {130 0 0 0-19798 {}} {130 0 0 0-19797 {}} {130 0 0 0-19796 {}}} SUCCS {{129 0 0 0-19836 {}}} CYCLES {}}
set a(0-19836) {AREA_SCORE {} NAME asn(VEC_LOOP:j#24(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18328 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19836 {}} {129 0 0 0-19835 {}} {258 0 0 0-19833 {}} {256 0 0 0-19831 {}} {256 0 0 0-19808 {}} {256 0 0 0-19796 {}}} SUCCS {{774 0 0 0-19796 {}} {774 0 0 0-19808 {}} {774 0 0 0-19831 {}} {772 0 0 0-19836 {}}} CYCLES {}}
set a(0-18328) {CHI {0-19796 0-19797 0-19798 0-19799 0-19800 0-19801 0-19802 0-19803 0-19804 0-19805 0-19806 0-19807 0-19808 0-19809 0-19810 0-19811 0-19812 0-19813 0-19814 0-19815 0-19816 0-19817 0-19818 0-19819 0-19820 0-19821 0-19822 0-19823 0-19824 0-19825 0-19826 0-19827 0-19828 0-19829 0-19830 0-19831 0-19832 0-19833 0-19834 0-19835 0-19836} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-24:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1547 LOC {26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-19795 {}} {258 0 0 0-19794 {}} {258 0 0 0-19793 {}} {130 0 0 0-19792 {}} {130 0 0 0-19791 {}} {130 0 0 0-19790 {}} {130 0 0 0-19789 {}} {64 0 0 0-19788 {}} {64 0 0 0-18327 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19795 {}} {131 0 0 0-19837 {}} {130 0 0 0-19838 {}} {130 0 0 0-19839 {}} {130 0 0 0-19840 {}} {130 0 0 0-19841 {}} {130 0 0 0-19842 {}} {130 0 0 0-19843 {}} {130 0 0 0-19844 {}} {130 0 0 0-19845 {}} {130 0 0 0-19846 {}} {64 0 0 0-18329 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19837) {AREA_SCORE {} NAME COMP_LOOP-25:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1548 LOC {26 1.0 27 0.8650000499999999 27 0.8650000499999999 27 0.8650000499999999} PREDS {{131 0 0 0-18328 {}}} SUCCS {{259 0 0 0-19838 {}} {130 0 0 0-19846 {}}} CYCLES {}}
set a(0-19838) {AREA_SCORE {} NAME COMP_LOOP-25:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1549 LOC {26 1.0 27 0.8650000499999999 27 0.8650000499999999 27 0.8650000499999999} PREDS {{259 0 0 0-19837 {}} {130 0 0 0-18328 {}}} SUCCS {{259 0 0 0-19839 {}} {130 0 0 0-19846 {}}} CYCLES {}}
set a(0-19839) {AREA_SCORE {} NAME COMP_LOOP-25:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1550 LOC {26 1.0 27 0.8650000499999999 27 0.8650000499999999 27 0.8650000499999999} PREDS {{259 0 0 0-19838 {}} {130 0 0 0-18328 {}}} SUCCS {{258 0 0 0-19843 {}} {130 0 0 0-19846 {}}} CYCLES {}}
set a(0-19840) {AREA_SCORE {} NAME COMP_LOOP:k:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1551 LOC {26 1.0 27 0.0 27 0.0 27 0.0 27 0.8650000499999999} PREDS {{130 0 0 0-18328 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19841 {}} {130 0 0 0-19846 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19841) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#96 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1552 LOC {26 1.0 27 0.0 27 0.0 27 0.8650000499999999} PREDS {{259 0 0 0-19840 {}} {130 0 0 0-18328 {}}} SUCCS {{259 0 0 0-19842 {}} {130 0 0 0-19846 {}}} CYCLES {}}
set a(0-19842) {AREA_SCORE {} NAME COMP_LOOP:conc#72 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1553 LOC {26 1.0 27 0.8650000499999999 27 0.8650000499999999 27 0.8650000499999999} PREDS {{259 0 0 0-19841 {}} {130 0 0 0-18328 {}}} SUCCS {{259 0 0 0-19843 {}} {130 0 0 0-19846 {}}} CYCLES {}}
set a(0-19843) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-25:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1554 LOC {27 0.0 27 0.8650000499999999 27 0.8650000499999999 27 0.9999999249999999 27 0.9999999249999999} PREDS {{259 0 0 0-19842 {}} {258 0 0 0-19839 {}} {130 0 0 0-18328 {}}} SUCCS {{259 0 0 0-19844 {}} {130 0 0 0-19846 {}}} CYCLES {}}
set a(0-19844) {AREA_SCORE {} NAME COMP_LOOP-25:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1555 LOC {27 0.13499995 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-19843 {}} {130 0 0 0-18328 {}}} SUCCS {{259 0 0 0-19845 {}} {130 0 0 0-19846 {}}} CYCLES {}}
set a(0-19845) {AREA_SCORE {} NAME COMP_LOOP-25:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1556 LOC {27 0.13499995 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-19844 {}} {130 0 0 0-18328 {}}} SUCCS {{259 0 0 0-19846 {}}} CYCLES {}}
set a(0-19846) {AREA_SCORE {} NAME COMP_LOOP-25:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1557 LOC {27 0.13499995 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-19845 {}} {130 0 0 0-19844 {}} {130 0 0 0-19843 {}} {130 0 0 0-19842 {}} {130 0 0 0-19841 {}} {130 0 0 0-19840 {}} {130 0 0 0-19839 {}} {130 0 0 0-19838 {}} {130 0 0 0-19837 {}} {130 0 0 0-18328 {}}} SUCCS {{128 0 0 0-19855 {}} {64 0 0 0-18329 {}}} CYCLES {}}
set a(0-19847) {AREA_SCORE {} NAME COMP_LOOP:k:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1558 LOC {0 1.0 24 0.0 24 0.0 24 0.0 26 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19848 {}} {130 0 0 0-18329 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19848) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#97 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1559 LOC {0 1.0 24 0.0 24 0.0 26 0.08854614999999999} PREDS {{259 0 0 0-19847 {}}} SUCCS {{259 0 0 0-19849 {}} {130 0 0 0-18329 {}}} CYCLES {}}
set a(0-19849) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#24 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1560 LOC {0 1.0 24 0.08854614999999999 24 0.08854614999999999 26 0.08854614999999999} PREDS {{259 0 0 0-19848 {}}} SUCCS {{259 0 0 0-19850 {}} {130 0 0 0-18329 {}}} CYCLES {}}
set a(0-19850) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-25:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1561 LOC {1 0.18687499999999999 24 0.08854614999999999 24 0.08854614999999999 24 0.5624999104999999 26 0.5624999104999999} PREDS {{259 0 0 0-19849 {}} {258 0 0 0-18853 {}}} SUCCS {{259 0 0 0-19851 {}} {258 0 0 0-19853 {}} {130 0 0 0-18329 {}}} CYCLES {}}
set a(0-19851) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#74 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1562 LOC {1 0.66082885 24 0.5625 24 0.5625 26 0.5625} PREDS {{259 0 0 0-19850 {}}} SUCCS {{259 0 3.000 0-19852 {}} {130 0 0 0-18329 {}}} CYCLES {}}
set a(0-19852) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1563 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.000 0-19851 {}}} SUCCS {{258 0 0 0-18329 {}}} CYCLES {}}
set a(0-19853) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#12 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1564 LOC {1 0.66082885 24 0.5625 24 0.5625 26 0.5625} PREDS {{258 0 0 0-19850 {}}} SUCCS {{259 0 3.000 0-19854 {}} {130 0 0 0-18329 {}}} CYCLES {}}
set a(0-19854) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1565 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.000 0-19853 {}}} SUCCS {{258 0 0 0-18329 {}}} CYCLES {}}
set a(0-19855) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#25(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1566 LOC {27 0.0 27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{128 0 0 0-19846 {}} {772 0 0 0-18329 {}}} SUCCS {{259 0 0 0-18329 {}}} CYCLES {}}
set a(0-19856) {AREA_SCORE {} NAME VEC_LOOP:j:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1567 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-19902 {}}} SUCCS {{259 0 0 0-19857 {}} {130 0 0 0-19901 {}} {256 0 0 0-19902 {}}} CYCLES {}}
set a(0-19857) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(12:0))(11-3) TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1568 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-19856 {}}} SUCCS {{258 0 0 0-19861 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19858) {AREA_SCORE {} NAME COMP_LOOP:k:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1569 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-19859 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19859) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#98 TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1570 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-19858 {}}} SUCCS {{259 0 0 0-19860 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19860) {AREA_SCORE {} NAME VEC_LOOP:conc#71 TYPE CONCATENATE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1571 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-19859 {}}} SUCCS {{259 0 0 0-19861 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19861) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {1.02 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1572 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-19860 {}} {258 0 0 0-19857 {}}} SUCCS {{258 0 0 0-19864 {}} {258 0 0 0-19888 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19862) {AREA_SCORE {} NAME VEC_LOOP:j:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1573 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-19902 {}}} SUCCS {{259 0 0 0-19863 {}} {130 0 0 0-19901 {}} {256 0 0 0-19902 {}}} CYCLES {}}
set a(0-19863) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(12:0))(2-0)#1 TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1574 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-19862 {}}} SUCCS {{259 0 0 0-19864 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19864) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1575 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-19863 {}} {258 0 0 0-19861 {}}} SUCCS {{259 0 3.750 0-19865 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19865) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#48 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1576 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19864 {}} {774 0 3.750 0-19896 {}} {774 0 3.750 0-19889 {}}} SUCCS {{258 0 0 0-19881 {}} {256 0 0 0-19889 {}} {258 0 0 0-19891 {}} {256 0 0 0-19896 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19866) {AREA_SCORE {} NAME COMP_LOOP:k:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1577 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19867 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19867) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#99 TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1578 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19866 {}}} SUCCS {{259 0 0 0-19868 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19868) {AREA_SCORE {} NAME VEC_LOOP:conc#72 TYPE CONCATENATE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1579 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19867 {}}} SUCCS {{258 0 0 0-19870 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19869) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1580 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19870 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19870) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#50 TYPE ACCU DELAY {1.07 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1581 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19869 {}} {258 0 0 0-19868 {}}} SUCCS {{258 0 0 0-19873 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19871) {AREA_SCORE {} NAME VEC_LOOP:j:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1582 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19902 {}}} SUCCS {{259 0 0 0-19872 {}} {130 0 0 0-19901 {}} {256 0 0 0-19902 {}}} CYCLES {}}
set a(0-19872) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(12:0))(11-0) TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1583 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19871 {}}} SUCCS {{259 0 0 0-19873 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19873) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1584 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19872 {}} {258 0 0 0-19870 {}}} SUCCS {{259 0 3.750 0-19874 {}} {258 0 3.750 0-19896 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19874) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#49 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1585 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19873 {}} {774 0 3.750 0-19896 {}} {774 0 3.750 0-19889 {}}} SUCCS {{259 0 0 0-19875 {}} {256 0 0 0-19889 {}} {256 0 0 0-19896 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19875) {AREA_SCORE {} NAME COMP_LOOP-25:mult.x TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1586 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19874 {}} {128 0 0 0-19879 {}}} SUCCS {{258 0 0 0-19879 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19876) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1587 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19879 {}}} SUCCS {{258 0 0 0-19879 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19877) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y_ TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1588 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19879 {}}} SUCCS {{258 0 0 0-19879 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19878) {AREA_SCORE {} NAME COMP_LOOP-25:mult.p TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1589 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19879 {}}} SUCCS {{259 0 0 0-19879 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19879) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-25:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1590 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19878 {}} {258 0 0 0-19877 {}} {258 0 0 0-19876 {}} {258 0 0 0-19875 {}}} SUCCS {{128 0 0 0-19875 {}} {128 0 0 0-19876 {}} {128 0 0 0-19877 {}} {128 0 0 0-19878 {}} {259 0 0 0-19880 {}}} CYCLES {}}
set a(0-19880) {AREA_SCORE {} NAME COMP_LOOP-25:mult.return TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1591 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19879 {}}} SUCCS {{259 0 0 0-19881 {}} {258 0 0 0-19890 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19881) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1592 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19880 {}} {258 0 0 0-19865 {}}} SUCCS {{259 0 0 0-19882 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19882) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.base TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1593 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19881 {}} {128 0 0 0-19884 {}}} SUCCS {{258 0 0 0-19884 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19883) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.m TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1594 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19884 {}}} SUCCS {{259 0 0 0-19884 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19884) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-25:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1595 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19883 {}} {258 0 0 0-19882 {}}} SUCCS {{128 0 0 0-19882 {}} {128 0 0 0-19883 {}} {259 0 0 0-19885 {}}} CYCLES {}}
set a(0-19885) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.return TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1596 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19884 {}}} SUCCS {{258 0 3.750 0-19889 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19886) {AREA_SCORE {} NAME VEC_LOOP:j:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1597 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-19902 {}}} SUCCS {{259 0 0 0-19887 {}} {130 0 0 0-19901 {}} {256 0 0 0-19902 {}}} CYCLES {}}
set a(0-19887) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(12:0))(2-0) TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1598 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-19886 {}}} SUCCS {{259 0 0 0-19888 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19888) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1599 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19887 {}} {258 0 0 0-19861 {}}} SUCCS {{259 0 3.750 0-19889 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19889) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#48 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1600 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19889 {}} {259 0 3.750 0-19888 {}} {258 0 3.750 0-19885 {}} {256 0 0 0-19874 {}} {256 0 0 0-19865 {}} {774 0 0 0-19896 {}}} SUCCS {{774 0 3.750 0-19865 {}} {774 0 3.750 0-19874 {}} {774 0 0 0-19889 {}} {258 0 0 0-19896 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19890) {AREA_SCORE {} NAME COMP_LOOP-25:factor2:not TYPE NOT PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1601 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19880 {}}} SUCCS {{259 0 0 0-19891 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19891) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1602 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19890 {}} {258 0 0 0-19865 {}}} SUCCS {{259 0 0 0-19892 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19892) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1603 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19891 {}} {128 0 0 0-19894 {}}} SUCCS {{258 0 0 0-19894 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19893) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1604 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19894 {}}} SUCCS {{259 0 0 0-19894 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19894) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1605 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19893 {}} {258 0 0 0-19892 {}}} SUCCS {{128 0 0 0-19892 {}} {128 0 0 0-19893 {}} {259 0 0 0-19895 {}}} CYCLES {}}
set a(0-19895) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1606 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19894 {}}} SUCCS {{259 0 3.750 0-19896 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19896) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#49 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1607 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19896 {}} {259 0 3.750 0-19895 {}} {258 0 0 0-19889 {}} {256 0 0 0-19874 {}} {258 0 3.750 0-19873 {}} {256 0 0 0-19865 {}}} SUCCS {{774 0 3.750 0-19865 {}} {774 0 3.750 0-19874 {}} {774 0 0 0-19889 {}} {774 0 0 0-19896 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19897) {AREA_SCORE {} NAME VEC_LOOP:j:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1608 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19902 {}}} SUCCS {{259 0 0 0-19898 {}} {130 0 0 0-19901 {}} {256 0 0 0-19902 {}}} CYCLES {}}
set a(0-19898) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(12:0))(11-0)#1 TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1609 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19897 {}}} SUCCS {{259 0 0 0-19899 {}} {130 0 0 0-19901 {}}} CYCLES {}}
set a(0-19899) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-25:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1610 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19898 {}}} SUCCS {{259 0 0 0-19900 {}} {130 0 0 0-19901 {}} {258 0 0 0-19902 {}}} CYCLES {}}
set a(0-19900) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(12:0))(12) TYPE READSLICE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1611 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19899 {}}} SUCCS {{259 0 0 0-19901 {}}} CYCLES {}}
set a(0-19901) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18329 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1612 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19900 {}} {130 0 0 0-19899 {}} {130 0 0 0-19898 {}} {130 0 0 0-19897 {}} {130 0 0 0-19896 {}} {130 0 0 0-19895 {}} {130 0 0 0-19893 {}} {130 0 0 0-19892 {}} {130 0 0 0-19891 {}} {130 0 0 0-19890 {}} {130 0 0 0-19889 {}} {130 0 0 0-19888 {}} {130 0 0 0-19887 {}} {130 0 0 0-19886 {}} {130 0 0 0-19885 {}} {130 0 0 0-19883 {}} {130 0 0 0-19882 {}} {130 0 0 0-19881 {}} {130 0 0 0-19880 {}} {130 0 0 0-19878 {}} {130 0 0 0-19877 {}} {130 0 0 0-19876 {}} {130 0 0 0-19875 {}} {130 0 0 0-19874 {}} {130 0 0 0-19873 {}} {130 0 0 0-19872 {}} {130 0 0 0-19871 {}} {130 0 0 0-19870 {}} {130 0 0 0-19869 {}} {130 0 0 0-19868 {}} {130 0 0 0-19867 {}} {130 0 0 0-19866 {}} {130 0 0 0-19865 {}} {130 0 0 0-19864 {}} {130 0 0 0-19863 {}} {130 0 0 0-19862 {}} {130 0 0 0-19861 {}} {130 0 0 0-19860 {}} {130 0 0 0-19859 {}} {130 0 0 0-19858 {}} {130 0 0 0-19857 {}} {130 0 0 0-19856 {}}} SUCCS {{129 0 0 0-19902 {}}} CYCLES {}}
set a(0-19902) {AREA_SCORE {} NAME asn(VEC_LOOP:j#25(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18329 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19902 {}} {129 0 0 0-19901 {}} {258 0 0 0-19899 {}} {256 0 0 0-19897 {}} {256 0 0 0-19886 {}} {256 0 0 0-19871 {}} {256 0 0 0-19862 {}} {256 0 0 0-19856 {}}} SUCCS {{774 0 0 0-19856 {}} {774 0 0 0-19862 {}} {774 0 0 0-19871 {}} {774 0 0 0-19886 {}} {774 0 0 0-19897 {}} {772 0 0 0-19902 {}}} CYCLES {}}
set a(0-18329) {CHI {0-19856 0-19857 0-19858 0-19859 0-19860 0-19861 0-19862 0-19863 0-19864 0-19865 0-19866 0-19867 0-19868 0-19869 0-19870 0-19871 0-19872 0-19873 0-19874 0-19875 0-19876 0-19877 0-19878 0-19879 0-19880 0-19881 0-19882 0-19883 0-19884 0-19885 0-19886 0-19887 0-19888 0-19889 0-19890 0-19891 0-19892 0-19893 0-19894 0-19895 0-19896 0-19897 0-19898 0-19899 0-19900 0-19901 0-19902} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-25:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1613 LOC {27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-19855 {}} {258 0 0 0-19854 {}} {130 0 0 0-19853 {}} {258 0 0 0-19852 {}} {130 0 0 0-19851 {}} {130 0 0 0-19850 {}} {130 0 0 0-19849 {}} {130 0 0 0-19848 {}} {130 0 0 0-19847 {}} {64 0 0 0-19846 {}} {64 0 0 0-18328 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19855 {}} {131 0 0 0-19903 {}} {130 0 0 0-19904 {}} {130 0 0 0-19905 {}} {130 0 0 0-19906 {}} {130 0 0 0-19907 {}} {130 0 0 0-19908 {}} {130 0 0 0-19909 {}} {130 0 0 0-19910 {}} {130 0 0 0-19911 {}} {130 0 0 0-19912 {}} {64 0 0 0-18330 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19903) {AREA_SCORE {} NAME COMP_LOOP-26:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1614 LOC {27 1.0 28 0.8650000499999999 28 0.8650000499999999 28 0.8650000499999999} PREDS {{131 0 0 0-18329 {}}} SUCCS {{259 0 0 0-19904 {}} {130 0 0 0-19912 {}}} CYCLES {}}
set a(0-19904) {AREA_SCORE {} NAME COMP_LOOP-26:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1615 LOC {27 1.0 28 0.8650000499999999 28 0.8650000499999999 28 0.8650000499999999} PREDS {{259 0 0 0-19903 {}} {130 0 0 0-18329 {}}} SUCCS {{259 0 0 0-19905 {}} {130 0 0 0-19912 {}}} CYCLES {}}
set a(0-19905) {AREA_SCORE {} NAME COMP_LOOP-26:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1616 LOC {27 1.0 28 0.8650000499999999 28 0.8650000499999999 28 0.8650000499999999} PREDS {{259 0 0 0-19904 {}} {130 0 0 0-18329 {}}} SUCCS {{258 0 0 0-19909 {}} {130 0 0 0-19912 {}}} CYCLES {}}
set a(0-19906) {AREA_SCORE {} NAME COMP_LOOP:k:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1617 LOC {27 1.0 28 0.0 28 0.0 28 0.0 28 0.8650000499999999} PREDS {{130 0 0 0-18329 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19907 {}} {130 0 0 0-19912 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19907) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#100 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1618 LOC {27 1.0 28 0.0 28 0.0 28 0.8650000499999999} PREDS {{259 0 0 0-19906 {}} {130 0 0 0-18329 {}}} SUCCS {{259 0 0 0-19908 {}} {130 0 0 0-19912 {}}} CYCLES {}}
set a(0-19908) {AREA_SCORE {} NAME COMP_LOOP:conc#75 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1619 LOC {27 1.0 28 0.8650000499999999 28 0.8650000499999999 28 0.8650000499999999} PREDS {{259 0 0 0-19907 {}} {130 0 0 0-18329 {}}} SUCCS {{259 0 0 0-19909 {}} {130 0 0 0-19912 {}}} CYCLES {}}
set a(0-19909) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-26:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1620 LOC {28 0.0 28 0.8650000499999999 28 0.8650000499999999 28 0.9999999249999999 28 0.9999999249999999} PREDS {{259 0 0 0-19908 {}} {258 0 0 0-19905 {}} {130 0 0 0-18329 {}}} SUCCS {{259 0 0 0-19910 {}} {130 0 0 0-19912 {}}} CYCLES {}}
set a(0-19910) {AREA_SCORE {} NAME COMP_LOOP-26:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1621 LOC {28 0.13499995 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-19909 {}} {130 0 0 0-18329 {}}} SUCCS {{259 0 0 0-19911 {}} {130 0 0 0-19912 {}}} CYCLES {}}
set a(0-19911) {AREA_SCORE {} NAME COMP_LOOP-26:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1622 LOC {28 0.13499995 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-19910 {}} {130 0 0 0-18329 {}}} SUCCS {{259 0 0 0-19912 {}}} CYCLES {}}
set a(0-19912) {AREA_SCORE {} NAME COMP_LOOP-26:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1623 LOC {28 0.13499995 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-19911 {}} {130 0 0 0-19910 {}} {130 0 0 0-19909 {}} {130 0 0 0-19908 {}} {130 0 0 0-19907 {}} {130 0 0 0-19906 {}} {130 0 0 0-19905 {}} {130 0 0 0-19904 {}} {130 0 0 0-19903 {}} {130 0 0 0-18329 {}}} SUCCS {{128 0 0 0-19919 {}} {64 0 0 0-18330 {}}} CYCLES {}}
set a(0-19913) {AREA_SCORE {} NAME COMP_LOOP:k:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1624 LOC {0 1.0 25 0.0 25 0.0 25 0.0 27 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19914 {}} {130 0 0 0-18330 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19914) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#101 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1625 LOC {0 1.0 25 0.0 25 0.0 27 0.08854614999999999} PREDS {{259 0 0 0-19913 {}}} SUCCS {{259 0 0 0-19915 {}} {130 0 0 0-18330 {}}} CYCLES {}}
set a(0-19915) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#25 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1626 LOC {0 1.0 25 0.08854614999999999 25 0.08854614999999999 27 0.08854614999999999} PREDS {{259 0 0 0-19914 {}}} SUCCS {{259 0 0 0-19916 {}} {130 0 0 0-18330 {}}} CYCLES {}}
set a(0-19916) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-26:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1627 LOC {1 0.18687499999999999 25 0.08854614999999999 25 0.08854614999999999 25 0.5624999104999999 27 0.5624999104999999} PREDS {{259 0 0 0-19915 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-19917 {}} {258 0 3.000 0-19918 {}} {130 0 0 0-18330 {}}} CYCLES {}}
set a(0-19917) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1628 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 28 0.2999998749999999} PREDS {{259 0 3.000 0-19916 {}}} SUCCS {{258 0 0 0-18330 {}}} CYCLES {}}
set a(0-19918) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1629 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 28 0.2999998749999999} PREDS {{258 0 3.000 0-19916 {}}} SUCCS {{258 0 0 0-18330 {}}} CYCLES {}}
set a(0-19919) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#26(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1630 LOC {28 0.0 28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{128 0 0 0-19912 {}} {772 0 0 0-18330 {}}} SUCCS {{259 0 0 0-18330 {}}} CYCLES {}}
set a(0-19920) {AREA_SCORE {} NAME VEC_LOOP:j:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1631 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-19960 {}}} SUCCS {{259 0 0 0-19921 {}} {130 0 0 0-19959 {}} {256 0 0 0-19960 {}}} CYCLES {}}
set a(0-19921) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(12:0))(11-0) TYPE READSLICE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1632 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19920 {}}} SUCCS {{258 0 0 0-19925 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19922) {AREA_SCORE {} NAME COMP_LOOP:k:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1633 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-19923 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19923) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#102 TYPE READSLICE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1634 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-19922 {}}} SUCCS {{259 0 0 0-19924 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19924) {AREA_SCORE {} NAME VEC_LOOP:conc#74 TYPE CONCATENATE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1635 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-19923 {}}} SUCCS {{259 0 0 0-19925 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19925) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1636 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-19924 {}} {258 0 0 0-19921 {}}} SUCCS {{259 0 3.750 0-19926 {}} {258 0 3.750 0-19947 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19926) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#50 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1637 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19925 {}} {774 0 3.750 0-19954 {}} {774 0 3.750 0-19947 {}}} SUCCS {{258 0 0 0-19942 {}} {256 0 0 0-19947 {}} {258 0 0 0-19949 {}} {256 0 0 0-19954 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19927) {AREA_SCORE {} NAME COMP_LOOP:k:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19928 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19928) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#103 TYPE READSLICE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1639 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19927 {}}} SUCCS {{259 0 0 0-19929 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19929) {AREA_SCORE {} NAME VEC_LOOP:conc#75 TYPE CONCATENATE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1640 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19928 {}}} SUCCS {{258 0 0 0-19931 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19930) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1641 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19931 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19931) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#51 TYPE ACCU DELAY {1.07 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1642 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19930 {}} {258 0 0 0-19929 {}}} SUCCS {{258 0 0 0-19934 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19932) {AREA_SCORE {} NAME VEC_LOOP:j:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1643 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-19960 {}}} SUCCS {{259 0 0 0-19933 {}} {130 0 0 0-19959 {}} {256 0 0 0-19960 {}}} CYCLES {}}
set a(0-19933) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(12:0))(11-0)#1 TYPE READSLICE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1644 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19932 {}}} SUCCS {{259 0 0 0-19934 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19934) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1645 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19933 {}} {258 0 0 0-19931 {}}} SUCCS {{259 0 3.750 0-19935 {}} {258 0 3.750 0-19954 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19935) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#51 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1646 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19934 {}} {774 0 3.750 0-19954 {}} {774 0 3.750 0-19947 {}}} SUCCS {{259 0 0 0-19936 {}} {256 0 0 0-19947 {}} {256 0 0 0-19954 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19936) {AREA_SCORE {} NAME COMP_LOOP-26:mult.x TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1647 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19935 {}} {128 0 0 0-19940 {}}} SUCCS {{258 0 0 0-19940 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19937) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1648 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19940 {}}} SUCCS {{258 0 0 0-19940 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19938) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y_ TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1649 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19940 {}}} SUCCS {{258 0 0 0-19940 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19939) {AREA_SCORE {} NAME COMP_LOOP-26:mult.p TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1650 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-19940 {}}} SUCCS {{259 0 0 0-19940 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19940) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-26:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1651 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-19939 {}} {258 0 0 0-19938 {}} {258 0 0 0-19937 {}} {258 0 0 0-19936 {}}} SUCCS {{128 0 0 0-19936 {}} {128 0 0 0-19937 {}} {128 0 0 0-19938 {}} {128 0 0 0-19939 {}} {259 0 0 0-19941 {}}} CYCLES {}}
set a(0-19941) {AREA_SCORE {} NAME COMP_LOOP-26:mult.return TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1652 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-19940 {}}} SUCCS {{259 0 0 0-19942 {}} {258 0 0 0-19948 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19942) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1653 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-19941 {}} {258 0 0 0-19926 {}}} SUCCS {{259 0 0 0-19943 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19943) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.base TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1654 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-19942 {}} {128 0 0 0-19945 {}}} SUCCS {{258 0 0 0-19945 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19944) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.m TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1655 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-19945 {}}} SUCCS {{259 0 0 0-19945 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19945) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-26:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1656 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-19944 {}} {258 0 0 0-19943 {}}} SUCCS {{128 0 0 0-19943 {}} {128 0 0 0-19944 {}} {259 0 0 0-19946 {}}} CYCLES {}}
set a(0-19946) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.return TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1657 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-19945 {}}} SUCCS {{259 0 3.750 0-19947 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#50 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1658 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-19947 {}} {259 0 3.750 0-19946 {}} {256 0 0 0-19935 {}} {256 0 0 0-19926 {}} {258 0 3.750 0-19925 {}} {774 0 0 0-19954 {}}} SUCCS {{774 0 3.750 0-19926 {}} {774 0 3.750 0-19935 {}} {774 0 0 0-19947 {}} {258 0 0 0-19954 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19948) {AREA_SCORE {} NAME COMP_LOOP-26:factor2:not TYPE NOT PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1659 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-19941 {}}} SUCCS {{259 0 0 0-19949 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19949) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1660 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-19948 {}} {258 0 0 0-19926 {}}} SUCCS {{259 0 0 0-19950 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19950) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1661 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-19949 {}} {128 0 0 0-19952 {}}} SUCCS {{258 0 0 0-19952 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19951) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1662 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-19952 {}}} SUCCS {{259 0 0 0-19952 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19952) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1663 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-19951 {}} {258 0 0 0-19950 {}}} SUCCS {{128 0 0 0-19950 {}} {128 0 0 0-19951 {}} {259 0 0 0-19953 {}}} CYCLES {}}
set a(0-19953) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1664 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-19952 {}}} SUCCS {{259 0 3.750 0-19954 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19954) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#51 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1665 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-19954 {}} {259 0 3.750 0-19953 {}} {258 0 0 0-19947 {}} {256 0 0 0-19935 {}} {258 0 3.750 0-19934 {}} {256 0 0 0-19926 {}}} SUCCS {{774 0 3.750 0-19926 {}} {774 0 3.750 0-19935 {}} {774 0 0 0-19947 {}} {774 0 0 0-19954 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19955) {AREA_SCORE {} NAME VEC_LOOP:j:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1666 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-19960 {}}} SUCCS {{259 0 0 0-19956 {}} {130 0 0 0-19959 {}} {256 0 0 0-19960 {}}} CYCLES {}}
set a(0-19956) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(12:0))(11-0)#2 TYPE READSLICE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1667 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-19955 {}}} SUCCS {{259 0 0 0-19957 {}} {130 0 0 0-19959 {}}} CYCLES {}}
set a(0-19957) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-26:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1668 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-19956 {}}} SUCCS {{259 0 0 0-19958 {}} {130 0 0 0-19959 {}} {258 0 0 0-19960 {}}} CYCLES {}}
set a(0-19958) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(12:0))(12) TYPE READSLICE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1669 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19957 {}}} SUCCS {{259 0 0 0-19959 {}}} CYCLES {}}
set a(0-19959) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18330 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1670 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-19958 {}} {130 0 0 0-19957 {}} {130 0 0 0-19956 {}} {130 0 0 0-19955 {}} {130 0 0 0-19954 {}} {130 0 0 0-19953 {}} {130 0 0 0-19951 {}} {130 0 0 0-19950 {}} {130 0 0 0-19949 {}} {130 0 0 0-19948 {}} {130 0 0 0-19947 {}} {130 0 0 0-19946 {}} {130 0 0 0-19944 {}} {130 0 0 0-19943 {}} {130 0 0 0-19942 {}} {130 0 0 0-19941 {}} {130 0 0 0-19939 {}} {130 0 0 0-19938 {}} {130 0 0 0-19937 {}} {130 0 0 0-19936 {}} {130 0 0 0-19935 {}} {130 0 0 0-19934 {}} {130 0 0 0-19933 {}} {130 0 0 0-19932 {}} {130 0 0 0-19931 {}} {130 0 0 0-19930 {}} {130 0 0 0-19929 {}} {130 0 0 0-19928 {}} {130 0 0 0-19927 {}} {130 0 0 0-19926 {}} {130 0 0 0-19925 {}} {130 0 0 0-19924 {}} {130 0 0 0-19923 {}} {130 0 0 0-19922 {}} {130 0 0 0-19921 {}} {130 0 0 0-19920 {}}} SUCCS {{129 0 0 0-19960 {}}} CYCLES {}}
set a(0-19960) {AREA_SCORE {} NAME asn(VEC_LOOP:j#26(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18330 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-19960 {}} {129 0 0 0-19959 {}} {258 0 0 0-19957 {}} {256 0 0 0-19955 {}} {256 0 0 0-19932 {}} {256 0 0 0-19920 {}}} SUCCS {{774 0 0 0-19920 {}} {774 0 0 0-19932 {}} {774 0 0 0-19955 {}} {772 0 0 0-19960 {}}} CYCLES {}}
set a(0-18330) {CHI {0-19920 0-19921 0-19922 0-19923 0-19924 0-19925 0-19926 0-19927 0-19928 0-19929 0-19930 0-19931 0-19932 0-19933 0-19934 0-19935 0-19936 0-19937 0-19938 0-19939 0-19940 0-19941 0-19942 0-19943 0-19944 0-19945 0-19946 0-19947 0-19948 0-19949 0-19950 0-19951 0-19952 0-19953 0-19954 0-19955 0-19956 0-19957 0-19958 0-19959 0-19960} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-26:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1671 LOC {28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-19919 {}} {258 0 0 0-19918 {}} {258 0 0 0-19917 {}} {130 0 0 0-19916 {}} {130 0 0 0-19915 {}} {130 0 0 0-19914 {}} {130 0 0 0-19913 {}} {64 0 0 0-19912 {}} {64 0 0 0-18329 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19919 {}} {131 0 0 0-19961 {}} {130 0 0 0-19962 {}} {130 0 0 0-19963 {}} {130 0 0 0-19964 {}} {130 0 0 0-19965 {}} {130 0 0 0-19966 {}} {130 0 0 0-19967 {}} {130 0 0 0-19968 {}} {130 0 0 0-19969 {}} {130 0 0 0-19970 {}} {64 0 0 0-18331 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19961) {AREA_SCORE {} NAME COMP_LOOP-27:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1672 LOC {28 1.0 29 0.8650000499999999 29 0.8650000499999999 29 0.8650000499999999} PREDS {{131 0 0 0-18330 {}}} SUCCS {{259 0 0 0-19962 {}} {130 0 0 0-19970 {}}} CYCLES {}}
set a(0-19962) {AREA_SCORE {} NAME COMP_LOOP-27:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1673 LOC {28 1.0 29 0.8650000499999999 29 0.8650000499999999 29 0.8650000499999999} PREDS {{259 0 0 0-19961 {}} {130 0 0 0-18330 {}}} SUCCS {{259 0 0 0-19963 {}} {130 0 0 0-19970 {}}} CYCLES {}}
set a(0-19963) {AREA_SCORE {} NAME COMP_LOOP-27:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1674 LOC {28 1.0 29 0.8650000499999999 29 0.8650000499999999 29 0.8650000499999999} PREDS {{259 0 0 0-19962 {}} {130 0 0 0-18330 {}}} SUCCS {{258 0 0 0-19967 {}} {130 0 0 0-19970 {}}} CYCLES {}}
set a(0-19964) {AREA_SCORE {} NAME COMP_LOOP:k:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1675 LOC {28 1.0 29 0.0 29 0.0 29 0.0 29 0.8650000499999999} PREDS {{130 0 0 0-18330 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19965 {}} {130 0 0 0-19970 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19965) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#104 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1676 LOC {28 1.0 29 0.0 29 0.0 29 0.8650000499999999} PREDS {{259 0 0 0-19964 {}} {130 0 0 0-18330 {}}} SUCCS {{259 0 0 0-19966 {}} {130 0 0 0-19970 {}}} CYCLES {}}
set a(0-19966) {AREA_SCORE {} NAME COMP_LOOP:conc#78 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1677 LOC {28 1.0 29 0.8650000499999999 29 0.8650000499999999 29 0.8650000499999999} PREDS {{259 0 0 0-19965 {}} {130 0 0 0-18330 {}}} SUCCS {{259 0 0 0-19967 {}} {130 0 0 0-19970 {}}} CYCLES {}}
set a(0-19967) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-27:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1678 LOC {29 0.0 29 0.8650000499999999 29 0.8650000499999999 29 0.9999999249999999 29 0.9999999249999999} PREDS {{259 0 0 0-19966 {}} {258 0 0 0-19963 {}} {130 0 0 0-18330 {}}} SUCCS {{259 0 0 0-19968 {}} {130 0 0 0-19970 {}}} CYCLES {}}
set a(0-19968) {AREA_SCORE {} NAME COMP_LOOP-27:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1679 LOC {29 0.13499995 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-19967 {}} {130 0 0 0-18330 {}}} SUCCS {{259 0 0 0-19969 {}} {130 0 0 0-19970 {}}} CYCLES {}}
set a(0-19969) {AREA_SCORE {} NAME COMP_LOOP-27:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1680 LOC {29 0.13499995 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-19968 {}} {130 0 0 0-18330 {}}} SUCCS {{259 0 0 0-19970 {}}} CYCLES {}}
set a(0-19970) {AREA_SCORE {} NAME COMP_LOOP-27:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1681 LOC {29 0.13499995 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-19969 {}} {130 0 0 0-19968 {}} {130 0 0 0-19967 {}} {130 0 0 0-19966 {}} {130 0 0 0-19965 {}} {130 0 0 0-19964 {}} {130 0 0 0-19963 {}} {130 0 0 0-19962 {}} {130 0 0 0-19961 {}} {130 0 0 0-18330 {}}} SUCCS {{128 0 0 0-19979 {}} {64 0 0 0-18331 {}}} CYCLES {}}
set a(0-19971) {AREA_SCORE {} NAME COMP_LOOP:k:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1682 LOC {0 1.0 26 0.0 26 0.0 26 0.0 28 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-19972 {}} {130 0 0 0-18331 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-19972) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#105 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1683 LOC {0 1.0 26 0.0 26 0.0 28 0.08854614999999999} PREDS {{259 0 0 0-19971 {}}} SUCCS {{259 0 0 0-19973 {}} {130 0 0 0-18331 {}}} CYCLES {}}
set a(0-19973) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#26 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1684 LOC {0 1.0 26 0.08854614999999999 26 0.08854614999999999 28 0.08854614999999999} PREDS {{259 0 0 0-19972 {}}} SUCCS {{259 0 0 0-19974 {}} {130 0 0 0-18331 {}}} CYCLES {}}
set a(0-19974) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-27:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1685 LOC {1 0.18687499999999999 26 0.08854614999999999 26 0.08854614999999999 26 0.5624999104999999 28 0.5624999104999999} PREDS {{259 0 0 0-19973 {}} {258 0 0 0-18479 {}}} SUCCS {{259 0 0 0-19975 {}} {258 0 0 0-19977 {}} {130 0 0 0-18331 {}}} CYCLES {}}
set a(0-19975) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#75 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1686 LOC {1 0.66082885 26 0.5625 26 0.5625 28 0.5625} PREDS {{259 0 0 0-19974 {}}} SUCCS {{259 0 3.000 0-19976 {}} {130 0 0 0-18331 {}}} CYCLES {}}
set a(0-19976) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1687 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.000 0-19975 {}}} SUCCS {{258 0 0 0-18331 {}}} CYCLES {}}
set a(0-19977) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#13 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1688 LOC {1 0.66082885 26 0.5625 26 0.5625 28 0.5625} PREDS {{258 0 0 0-19974 {}}} SUCCS {{259 0 3.000 0-19978 {}} {130 0 0 0-18331 {}}} CYCLES {}}
set a(0-19978) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1689 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.000 0-19977 {}}} SUCCS {{258 0 0 0-18331 {}}} CYCLES {}}
set a(0-19979) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#27(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1690 LOC {29 0.0 29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{128 0 0 0-19970 {}} {772 0 0 0-18331 {}}} SUCCS {{259 0 0 0-18331 {}}} CYCLES {}}
set a(0-19980) {AREA_SCORE {} NAME VEC_LOOP:j:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1691 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{774 0 0 0-20026 {}}} SUCCS {{259 0 0 0-19981 {}} {130 0 0 0-20025 {}} {256 0 0 0-20026 {}}} CYCLES {}}
set a(0-19981) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(12:0))(11-1) TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1692 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-19980 {}}} SUCCS {{258 0 0 0-19985 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19982) {AREA_SCORE {} NAME COMP_LOOP:k:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1693 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-19983 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19983) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#106 TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1694 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-19982 {}}} SUCCS {{259 0 0 0-19984 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19984) {AREA_SCORE {} NAME VEC_LOOP:conc#77 TYPE CONCATENATE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1695 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 5 0.33749999999999997} PREDS {{259 0 0 0-19983 {}}} SUCCS {{259 0 0 0-19985 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19985) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.05 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1696 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-19984 {}} {258 0 0 0-19981 {}}} SUCCS {{258 0 0 0-19988 {}} {258 0 0 0-20012 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19986) {AREA_SCORE {} NAME VEC_LOOP:j:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1697 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-20026 {}}} SUCCS {{259 0 0 0-19987 {}} {130 0 0 0-20025 {}} {256 0 0 0-20026 {}}} CYCLES {}}
set a(0-19987) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(12:0))(0)#1 TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1698 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-19986 {}}} SUCCS {{259 0 0 0-19988 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19988) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1699 LOC {1 0.13125 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-19987 {}} {258 0 0 0-19985 {}}} SUCCS {{259 0 3.750 0-19989 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19989) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#52 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1700 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-19988 {}} {774 0 3.750 0-20020 {}} {774 0 3.750 0-20013 {}}} SUCCS {{258 0 0 0-20005 {}} {256 0 0 0-20013 {}} {258 0 0 0-20015 {}} {256 0 0 0-20020 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19990) {AREA_SCORE {} NAME COMP_LOOP:k:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1701 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19991 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19991) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#107 TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1702 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-19990 {}}} SUCCS {{259 0 0 0-19992 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19992) {AREA_SCORE {} NAME VEC_LOOP:conc#78 TYPE CONCATENATE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1703 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-19991 {}}} SUCCS {{258 0 0 0-19994 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19993) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1704 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-19994 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19994) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#52 TYPE ACCU DELAY {1.07 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1705 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-19993 {}} {258 0 0 0-19992 {}}} SUCCS {{258 0 0 0-19997 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19995) {AREA_SCORE {} NAME VEC_LOOP:j:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1706 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-20026 {}}} SUCCS {{259 0 0 0-19996 {}} {130 0 0 0-20025 {}} {256 0 0 0-20026 {}}} CYCLES {}}
set a(0-19996) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(12:0))(11-0) TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1707 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-19995 {}}} SUCCS {{259 0 0 0-19997 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19997) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1708 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-19996 {}} {258 0 0 0-19994 {}}} SUCCS {{259 0 3.750 0-19998 {}} {258 0 3.750 0-20020 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19998) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#53 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1709 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-19997 {}} {774 0 3.750 0-20020 {}} {774 0 3.750 0-20013 {}}} SUCCS {{259 0 0 0-19999 {}} {256 0 0 0-20013 {}} {256 0 0 0-20020 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-19999) {AREA_SCORE {} NAME COMP_LOOP-27:mult.x TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1710 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-19998 {}} {128 0 0 0-20003 {}}} SUCCS {{258 0 0 0-20003 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20000) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1711 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20003 {}}} SUCCS {{258 0 0 0-20003 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20001) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y_ TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1712 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20003 {}}} SUCCS {{258 0 0 0-20003 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20002) {AREA_SCORE {} NAME COMP_LOOP-27:mult.p TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1713 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20003 {}}} SUCCS {{259 0 0 0-20003 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20003) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-27:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1714 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-20002 {}} {258 0 0 0-20001 {}} {258 0 0 0-20000 {}} {258 0 0 0-19999 {}}} SUCCS {{128 0 0 0-19999 {}} {128 0 0 0-20000 {}} {128 0 0 0-20001 {}} {128 0 0 0-20002 {}} {259 0 0 0-20004 {}}} CYCLES {}}
set a(0-20004) {AREA_SCORE {} NAME COMP_LOOP-27:mult.return TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1715 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-20003 {}}} SUCCS {{259 0 0 0-20005 {}} {258 0 0 0-20014 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20005) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1716 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-20004 {}} {258 0 0 0-19989 {}}} SUCCS {{259 0 0 0-20006 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20006) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.base TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1717 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-20005 {}} {128 0 0 0-20008 {}}} SUCCS {{258 0 0 0-20008 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20007) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.m TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1718 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-20008 {}}} SUCCS {{259 0 0 0-20008 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20008) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-27:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1719 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-20007 {}} {258 0 0 0-20006 {}}} SUCCS {{128 0 0 0-20006 {}} {128 0 0 0-20007 {}} {259 0 0 0-20009 {}}} CYCLES {}}
set a(0-20009) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.return TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1720 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20008 {}}} SUCCS {{258 0 3.750 0-20013 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20010) {AREA_SCORE {} NAME VEC_LOOP:j:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1721 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-20026 {}}} SUCCS {{259 0 0 0-20011 {}} {130 0 0 0-20025 {}} {256 0 0 0-20026 {}}} CYCLES {}}
set a(0-20011) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(12:0))(0) TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1722 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-20010 {}}} SUCCS {{259 0 0 0-20012 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20012) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1723 LOC {1 0.13125 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20011 {}} {258 0 0 0-19985 {}}} SUCCS {{259 0 3.750 0-20013 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20013) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#52 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1724 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-20013 {}} {259 0 3.750 0-20012 {}} {258 0 3.750 0-20009 {}} {256 0 0 0-19998 {}} {256 0 0 0-19989 {}} {774 0 0 0-20020 {}}} SUCCS {{774 0 3.750 0-19989 {}} {774 0 3.750 0-19998 {}} {774 0 0 0-20013 {}} {258 0 0 0-20020 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20014) {AREA_SCORE {} NAME COMP_LOOP-27:factor2:not TYPE NOT PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1725 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-20004 {}}} SUCCS {{259 0 0 0-20015 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20015) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1726 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-20014 {}} {258 0 0 0-19989 {}}} SUCCS {{259 0 0 0-20016 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20016) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1727 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-20015 {}} {128 0 0 0-20018 {}}} SUCCS {{258 0 0 0-20018 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20017) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1728 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-20018 {}}} SUCCS {{259 0 0 0-20018 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20018) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1729 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-20017 {}} {258 0 0 0-20016 {}}} SUCCS {{128 0 0 0-20016 {}} {128 0 0 0-20017 {}} {259 0 0 0-20019 {}}} CYCLES {}}
set a(0-20019) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1730 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-20018 {}}} SUCCS {{259 0 3.750 0-20020 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20020) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#53 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1731 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-20020 {}} {259 0 3.750 0-20019 {}} {258 0 0 0-20013 {}} {256 0 0 0-19998 {}} {258 0 3.750 0-19997 {}} {256 0 0 0-19989 {}}} SUCCS {{774 0 3.750 0-19989 {}} {774 0 3.750 0-19998 {}} {774 0 0 0-20013 {}} {774 0 0 0-20020 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20021) {AREA_SCORE {} NAME VEC_LOOP:j:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1732 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-20026 {}}} SUCCS {{259 0 0 0-20022 {}} {130 0 0 0-20025 {}} {256 0 0 0-20026 {}}} CYCLES {}}
set a(0-20022) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(12:0))(11-0)#1 TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1733 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-20021 {}}} SUCCS {{259 0 0 0-20023 {}} {130 0 0 0-20025 {}}} CYCLES {}}
set a(0-20023) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-27:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1734 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-20022 {}}} SUCCS {{259 0 0 0-20024 {}} {130 0 0 0-20025 {}} {258 0 0 0-20026 {}}} CYCLES {}}
set a(0-20024) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(12:0))(12) TYPE READSLICE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1735 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20023 {}}} SUCCS {{259 0 0 0-20025 {}}} CYCLES {}}
set a(0-20025) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18331 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1736 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20024 {}} {130 0 0 0-20023 {}} {130 0 0 0-20022 {}} {130 0 0 0-20021 {}} {130 0 0 0-20020 {}} {130 0 0 0-20019 {}} {130 0 0 0-20017 {}} {130 0 0 0-20016 {}} {130 0 0 0-20015 {}} {130 0 0 0-20014 {}} {130 0 0 0-20013 {}} {130 0 0 0-20012 {}} {130 0 0 0-20011 {}} {130 0 0 0-20010 {}} {130 0 0 0-20009 {}} {130 0 0 0-20007 {}} {130 0 0 0-20006 {}} {130 0 0 0-20005 {}} {130 0 0 0-20004 {}} {130 0 0 0-20002 {}} {130 0 0 0-20001 {}} {130 0 0 0-20000 {}} {130 0 0 0-19999 {}} {130 0 0 0-19998 {}} {130 0 0 0-19997 {}} {130 0 0 0-19996 {}} {130 0 0 0-19995 {}} {130 0 0 0-19994 {}} {130 0 0 0-19993 {}} {130 0 0 0-19992 {}} {130 0 0 0-19991 {}} {130 0 0 0-19990 {}} {130 0 0 0-19989 {}} {130 0 0 0-19988 {}} {130 0 0 0-19987 {}} {130 0 0 0-19986 {}} {130 0 0 0-19985 {}} {130 0 0 0-19984 {}} {130 0 0 0-19983 {}} {130 0 0 0-19982 {}} {130 0 0 0-19981 {}} {130 0 0 0-19980 {}}} SUCCS {{129 0 0 0-20026 {}}} CYCLES {}}
set a(0-20026) {AREA_SCORE {} NAME asn(VEC_LOOP:j#27(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18331 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-20026 {}} {129 0 0 0-20025 {}} {258 0 0 0-20023 {}} {256 0 0 0-20021 {}} {256 0 0 0-20010 {}} {256 0 0 0-19995 {}} {256 0 0 0-19986 {}} {256 0 0 0-19980 {}}} SUCCS {{774 0 0 0-19980 {}} {774 0 0 0-19986 {}} {774 0 0 0-19995 {}} {774 0 0 0-20010 {}} {774 0 0 0-20021 {}} {772 0 0 0-20026 {}}} CYCLES {}}
set a(0-18331) {CHI {0-19980 0-19981 0-19982 0-19983 0-19984 0-19985 0-19986 0-19987 0-19988 0-19989 0-19990 0-19991 0-19992 0-19993 0-19994 0-19995 0-19996 0-19997 0-19998 0-19999 0-20000 0-20001 0-20002 0-20003 0-20004 0-20005 0-20006 0-20007 0-20008 0-20009 0-20010 0-20011 0-20012 0-20013 0-20014 0-20015 0-20016 0-20017 0-20018 0-20019 0-20020 0-20021 0-20022 0-20023 0-20024 0-20025 0-20026} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-27:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1737 LOC {29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-19979 {}} {258 0 0 0-19978 {}} {130 0 0 0-19977 {}} {258 0 0 0-19976 {}} {130 0 0 0-19975 {}} {130 0 0 0-19974 {}} {130 0 0 0-19973 {}} {130 0 0 0-19972 {}} {130 0 0 0-19971 {}} {64 0 0 0-19970 {}} {64 0 0 0-18330 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-19979 {}} {131 0 0 0-20027 {}} {130 0 0 0-20028 {}} {130 0 0 0-20029 {}} {130 0 0 0-20030 {}} {130 0 0 0-20031 {}} {130 0 0 0-20032 {}} {130 0 0 0-20033 {}} {130 0 0 0-20034 {}} {130 0 0 0-20035 {}} {130 0 0 0-20036 {}} {64 0 0 0-18332 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20027) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3)#3 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1738 LOC {29 1.0 30 0.8687499999999999 30 0.8687499999999999 30 0.8687499999999999} PREDS {{131 0 0 0-18331 {}}} SUCCS {{259 0 0 0-20028 {}} {130 0 0 0-20036 {}}} CYCLES {}}
set a(0-20028) {AREA_SCORE {} NAME COMP_LOOP-28:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1739 LOC {29 1.0 30 0.8687499999999999 30 0.8687499999999999 30 0.8687499999999999} PREDS {{259 0 0 0-20027 {}} {130 0 0 0-18331 {}}} SUCCS {{259 0 0 0-20029 {}} {130 0 0 0-20036 {}}} CYCLES {}}
set a(0-20029) {AREA_SCORE {} NAME COMP_LOOP-28:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1740 LOC {29 1.0 30 0.8687499999999999 30 0.8687499999999999 30 0.8687499999999999} PREDS {{259 0 0 0-20028 {}} {130 0 0 0-18331 {}}} SUCCS {{258 0 0 0-20033 {}} {130 0 0 0-20036 {}}} CYCLES {}}
set a(0-20030) {AREA_SCORE {} NAME COMP_LOOP:k:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1741 LOC {29 1.0 30 0.0 30 0.0 30 0.0 30 0.8687499999999999} PREDS {{130 0 0 0-18331 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20031 {}} {130 0 0 0-20036 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20031) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#108 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1742 LOC {29 1.0 30 0.0 30 0.0 30 0.8687499999999999} PREDS {{259 0 0 0-20030 {}} {130 0 0 0-18331 {}}} SUCCS {{259 0 0 0-20032 {}} {130 0 0 0-20036 {}}} CYCLES {}}
set a(0-20032) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1743 LOC {29 1.0 30 0.8687499999999999 30 0.8687499999999999 30 0.8687499999999999} PREDS {{259 0 0 0-20031 {}} {130 0 0 0-18331 {}}} SUCCS {{259 0 0 0-20033 {}} {130 0 0 0-20036 {}}} CYCLES {}}
set a(0-20033) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.05 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1744 LOC {30 0.0 30 0.8687499999999999 30 0.8687499999999999 30 0.9999998749999999 30 0.9999998749999999} PREDS {{259 0 0 0-20032 {}} {258 0 0 0-20029 {}} {130 0 0 0-18331 {}}} SUCCS {{259 0 0 0-20034 {}} {130 0 0 0-20036 {}}} CYCLES {}}
set a(0-20034) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#7)(10) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1745 LOC {30 0.13125 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-20033 {}} {130 0 0 0-18331 {}}} SUCCS {{259 0 0 0-20035 {}} {130 0 0 0-20036 {}}} CYCLES {}}
set a(0-20035) {AREA_SCORE {} NAME COMP_LOOP-28:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1746 LOC {30 0.13125 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-20034 {}} {130 0 0 0-18331 {}}} SUCCS {{259 0 0 0-20036 {}}} CYCLES {}}
set a(0-20036) {AREA_SCORE {} NAME COMP_LOOP-28:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1747 LOC {30 0.13125 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-20035 {}} {130 0 0 0-20034 {}} {130 0 0 0-20033 {}} {130 0 0 0-20032 {}} {130 0 0 0-20031 {}} {130 0 0 0-20030 {}} {130 0 0 0-20029 {}} {130 0 0 0-20028 {}} {130 0 0 0-20027 {}} {130 0 0 0-18331 {}}} SUCCS {{128 0 0 0-20043 {}} {64 0 0 0-18332 {}}} CYCLES {}}
set a(0-20037) {AREA_SCORE {} NAME COMP_LOOP:k:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1748 LOC {0 1.0 27 0.0 27 0.0 27 0.0 29 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20038 {}} {130 0 0 0-18332 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20038) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#109 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1749 LOC {0 1.0 27 0.0 27 0.0 29 0.08854614999999999} PREDS {{259 0 0 0-20037 {}}} SUCCS {{259 0 0 0-20039 {}} {130 0 0 0-18332 {}}} CYCLES {}}
set a(0-20039) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#27 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1750 LOC {0 1.0 27 0.08854614999999999 27 0.08854614999999999 29 0.08854614999999999} PREDS {{259 0 0 0-20038 {}}} SUCCS {{259 0 0 0-20040 {}} {130 0 0 0-18332 {}}} CYCLES {}}
set a(0-20040) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-28:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1751 LOC {1 0.18687499999999999 27 0.08854614999999999 27 0.08854614999999999 27 0.5624999104999999 29 0.5624999104999999} PREDS {{259 0 0 0-20039 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-20041 {}} {258 0 3.000 0-20042 {}} {130 0 0 0-18332 {}}} CYCLES {}}
set a(0-20041) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1752 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 30 0.2999998749999999} PREDS {{259 0 3.000 0-20040 {}}} SUCCS {{258 0 0 0-18332 {}}} CYCLES {}}
set a(0-20042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1753 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 30 0.2999998749999999} PREDS {{258 0 3.000 0-20040 {}}} SUCCS {{258 0 0 0-18332 {}}} CYCLES {}}
set a(0-20043) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#28(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1754 LOC {30 0.0 30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{128 0 0 0-20036 {}} {772 0 0 0-18332 {}}} SUCCS {{259 0 0 0-18332 {}}} CYCLES {}}
set a(0-20044) {AREA_SCORE {} NAME VEC_LOOP:j:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1755 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-20084 {}}} SUCCS {{259 0 0 0-20045 {}} {130 0 0 0-20083 {}} {256 0 0 0-20084 {}}} CYCLES {}}
set a(0-20045) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(12:0))(11-0) TYPE READSLICE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1756 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-20044 {}}} SUCCS {{258 0 0 0-20049 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20046) {AREA_SCORE {} NAME COMP_LOOP:k:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1757 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-20047 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20047) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#110 TYPE READSLICE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1758 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-20046 {}}} SUCCS {{259 0 0 0-20048 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20048) {AREA_SCORE {} NAME VEC_LOOP:conc#80 TYPE CONCATENATE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1759 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-20047 {}}} SUCCS {{259 0 0 0-20049 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20049) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1760 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-20048 {}} {258 0 0 0-20045 {}}} SUCCS {{259 0 3.750 0-20050 {}} {258 0 3.750 0-20071 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20050) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#54 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1761 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-20049 {}} {774 0 3.750 0-20078 {}} {774 0 3.750 0-20071 {}}} SUCCS {{258 0 0 0-20066 {}} {256 0 0 0-20071 {}} {258 0 0 0-20073 {}} {256 0 0 0-20078 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20051) {AREA_SCORE {} NAME COMP_LOOP:k:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20052 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20052) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#111 TYPE READSLICE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1763 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-20051 {}}} SUCCS {{259 0 0 0-20053 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20053) {AREA_SCORE {} NAME VEC_LOOP:conc#81 TYPE CONCATENATE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1764 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-20052 {}}} SUCCS {{258 0 0 0-20055 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20054) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1765 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20055 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20055) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#53 TYPE ACCU DELAY {1.07 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1766 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-20054 {}} {258 0 0 0-20053 {}}} SUCCS {{258 0 0 0-20058 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20056) {AREA_SCORE {} NAME VEC_LOOP:j:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1767 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-20084 {}}} SUCCS {{259 0 0 0-20057 {}} {130 0 0 0-20083 {}} {256 0 0 0-20084 {}}} CYCLES {}}
set a(0-20057) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(12:0))(11-0)#1 TYPE READSLICE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1768 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-20056 {}}} SUCCS {{259 0 0 0-20058 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20058) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1769 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-20057 {}} {258 0 0 0-20055 {}}} SUCCS {{259 0 3.750 0-20059 {}} {258 0 3.750 0-20078 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20059) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#55 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1770 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-20058 {}} {774 0 3.750 0-20078 {}} {774 0 3.750 0-20071 {}}} SUCCS {{259 0 0 0-20060 {}} {256 0 0 0-20071 {}} {256 0 0 0-20078 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20060) {AREA_SCORE {} NAME COMP_LOOP-28:mult.x TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1771 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-20059 {}} {128 0 0 0-20064 {}}} SUCCS {{258 0 0 0-20064 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20061) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1772 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20064 {}}} SUCCS {{258 0 0 0-20064 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20062) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y_ TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1773 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20064 {}}} SUCCS {{258 0 0 0-20064 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20063) {AREA_SCORE {} NAME COMP_LOOP-28:mult.p TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1774 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20064 {}}} SUCCS {{259 0 0 0-20064 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20064) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-28:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1775 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-20063 {}} {258 0 0 0-20062 {}} {258 0 0 0-20061 {}} {258 0 0 0-20060 {}}} SUCCS {{128 0 0 0-20060 {}} {128 0 0 0-20061 {}} {128 0 0 0-20062 {}} {128 0 0 0-20063 {}} {259 0 0 0-20065 {}}} CYCLES {}}
set a(0-20065) {AREA_SCORE {} NAME COMP_LOOP-28:mult.return TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1776 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-20064 {}}} SUCCS {{259 0 0 0-20066 {}} {258 0 0 0-20072 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20066) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1777 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-20065 {}} {258 0 0 0-20050 {}}} SUCCS {{259 0 0 0-20067 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20067) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.base TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1778 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-20066 {}} {128 0 0 0-20069 {}}} SUCCS {{258 0 0 0-20069 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20068) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.m TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1779 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-20069 {}}} SUCCS {{259 0 0 0-20069 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20069) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-28:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1780 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-20068 {}} {258 0 0 0-20067 {}}} SUCCS {{128 0 0 0-20067 {}} {128 0 0 0-20068 {}} {259 0 0 0-20070 {}}} CYCLES {}}
set a(0-20070) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.return TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1781 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20069 {}}} SUCCS {{259 0 3.750 0-20071 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20071) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#54 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1782 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-20071 {}} {259 0 3.750 0-20070 {}} {256 0 0 0-20059 {}} {256 0 0 0-20050 {}} {258 0 3.750 0-20049 {}} {774 0 0 0-20078 {}}} SUCCS {{774 0 3.750 0-20050 {}} {774 0 3.750 0-20059 {}} {774 0 0 0-20071 {}} {258 0 0 0-20078 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20072) {AREA_SCORE {} NAME COMP_LOOP-28:factor2:not TYPE NOT PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1783 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-20065 {}}} SUCCS {{259 0 0 0-20073 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20073) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1784 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-20072 {}} {258 0 0 0-20050 {}}} SUCCS {{259 0 0 0-20074 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20074) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1785 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-20073 {}} {128 0 0 0-20076 {}}} SUCCS {{258 0 0 0-20076 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20075) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1786 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-20076 {}}} SUCCS {{259 0 0 0-20076 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20076) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1787 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-20075 {}} {258 0 0 0-20074 {}}} SUCCS {{128 0 0 0-20074 {}} {128 0 0 0-20075 {}} {259 0 0 0-20077 {}}} CYCLES {}}
set a(0-20077) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1788 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-20076 {}}} SUCCS {{259 0 3.750 0-20078 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20078) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#55 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1789 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-20078 {}} {259 0 3.750 0-20077 {}} {258 0 0 0-20071 {}} {256 0 0 0-20059 {}} {258 0 3.750 0-20058 {}} {256 0 0 0-20050 {}}} SUCCS {{774 0 3.750 0-20050 {}} {774 0 3.750 0-20059 {}} {774 0 0 0-20071 {}} {774 0 0 0-20078 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20079) {AREA_SCORE {} NAME VEC_LOOP:j:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1790 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-20084 {}}} SUCCS {{259 0 0 0-20080 {}} {130 0 0 0-20083 {}} {256 0 0 0-20084 {}}} CYCLES {}}
set a(0-20080) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(12:0))(11-0)#2 TYPE READSLICE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1791 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-20079 {}}} SUCCS {{259 0 0 0-20081 {}} {130 0 0 0-20083 {}}} CYCLES {}}
set a(0-20081) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-28:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1792 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-20080 {}}} SUCCS {{259 0 0 0-20082 {}} {130 0 0 0-20083 {}} {258 0 0 0-20084 {}}} CYCLES {}}
set a(0-20082) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(12:0))(12) TYPE READSLICE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1793 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20081 {}}} SUCCS {{259 0 0 0-20083 {}}} CYCLES {}}
set a(0-20083) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18332 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1794 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20082 {}} {130 0 0 0-20081 {}} {130 0 0 0-20080 {}} {130 0 0 0-20079 {}} {130 0 0 0-20078 {}} {130 0 0 0-20077 {}} {130 0 0 0-20075 {}} {130 0 0 0-20074 {}} {130 0 0 0-20073 {}} {130 0 0 0-20072 {}} {130 0 0 0-20071 {}} {130 0 0 0-20070 {}} {130 0 0 0-20068 {}} {130 0 0 0-20067 {}} {130 0 0 0-20066 {}} {130 0 0 0-20065 {}} {130 0 0 0-20063 {}} {130 0 0 0-20062 {}} {130 0 0 0-20061 {}} {130 0 0 0-20060 {}} {130 0 0 0-20059 {}} {130 0 0 0-20058 {}} {130 0 0 0-20057 {}} {130 0 0 0-20056 {}} {130 0 0 0-20055 {}} {130 0 0 0-20054 {}} {130 0 0 0-20053 {}} {130 0 0 0-20052 {}} {130 0 0 0-20051 {}} {130 0 0 0-20050 {}} {130 0 0 0-20049 {}} {130 0 0 0-20048 {}} {130 0 0 0-20047 {}} {130 0 0 0-20046 {}} {130 0 0 0-20045 {}} {130 0 0 0-20044 {}}} SUCCS {{129 0 0 0-20084 {}}} CYCLES {}}
set a(0-20084) {AREA_SCORE {} NAME asn(VEC_LOOP:j#28(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18332 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-20084 {}} {129 0 0 0-20083 {}} {258 0 0 0-20081 {}} {256 0 0 0-20079 {}} {256 0 0 0-20056 {}} {256 0 0 0-20044 {}}} SUCCS {{774 0 0 0-20044 {}} {774 0 0 0-20056 {}} {774 0 0 0-20079 {}} {772 0 0 0-20084 {}}} CYCLES {}}
set a(0-18332) {CHI {0-20044 0-20045 0-20046 0-20047 0-20048 0-20049 0-20050 0-20051 0-20052 0-20053 0-20054 0-20055 0-20056 0-20057 0-20058 0-20059 0-20060 0-20061 0-20062 0-20063 0-20064 0-20065 0-20066 0-20067 0-20068 0-20069 0-20070 0-20071 0-20072 0-20073 0-20074 0-20075 0-20076 0-20077 0-20078 0-20079 0-20080 0-20081 0-20082 0-20083 0-20084} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-28:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1795 LOC {30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-20043 {}} {258 0 0 0-20042 {}} {258 0 0 0-20041 {}} {130 0 0 0-20040 {}} {130 0 0 0-20039 {}} {130 0 0 0-20038 {}} {130 0 0 0-20037 {}} {64 0 0 0-20036 {}} {64 0 0 0-18331 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-20043 {}} {131 0 0 0-20085 {}} {130 0 0 0-20086 {}} {130 0 0 0-20087 {}} {130 0 0 0-20088 {}} {130 0 0 0-20089 {}} {130 0 0 0-20090 {}} {130 0 0 0-20091 {}} {130 0 0 0-20092 {}} {130 0 0 0-20093 {}} {130 0 0 0-20094 {}} {64 0 0 0-18333 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20085) {AREA_SCORE {} NAME COMP_LOOP-29:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1796 LOC {30 1.0 31 0.8650000499999999 31 0.8650000499999999 31 0.8650000499999999} PREDS {{131 0 0 0-18332 {}}} SUCCS {{259 0 0 0-20086 {}} {130 0 0 0-20094 {}}} CYCLES {}}
set a(0-20086) {AREA_SCORE {} NAME COMP_LOOP-29:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1797 LOC {30 1.0 31 0.8650000499999999 31 0.8650000499999999 31 0.8650000499999999} PREDS {{259 0 0 0-20085 {}} {130 0 0 0-18332 {}}} SUCCS {{259 0 0 0-20087 {}} {130 0 0 0-20094 {}}} CYCLES {}}
set a(0-20087) {AREA_SCORE {} NAME COMP_LOOP-29:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1798 LOC {30 1.0 31 0.8650000499999999 31 0.8650000499999999 31 0.8650000499999999} PREDS {{259 0 0 0-20086 {}} {130 0 0 0-18332 {}}} SUCCS {{258 0 0 0-20091 {}} {130 0 0 0-20094 {}}} CYCLES {}}
set a(0-20088) {AREA_SCORE {} NAME COMP_LOOP:k:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1799 LOC {30 1.0 31 0.0 31 0.0 31 0.0 31 0.8650000499999999} PREDS {{130 0 0 0-18332 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20089 {}} {130 0 0 0-20094 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20089) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#112 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1800 LOC {30 1.0 31 0.0 31 0.0 31 0.8650000499999999} PREDS {{259 0 0 0-20088 {}} {130 0 0 0-18332 {}}} SUCCS {{259 0 0 0-20090 {}} {130 0 0 0-20094 {}}} CYCLES {}}
set a(0-20090) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1801 LOC {30 1.0 31 0.8650000499999999 31 0.8650000499999999 31 0.8650000499999999} PREDS {{259 0 0 0-20089 {}} {130 0 0 0-18332 {}}} SUCCS {{259 0 0 0-20091 {}} {130 0 0 0-20094 {}}} CYCLES {}}
set a(0-20091) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-29:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1802 LOC {31 0.0 31 0.8650000499999999 31 0.8650000499999999 31 0.9999999249999999 31 0.9999999249999999} PREDS {{259 0 0 0-20090 {}} {258 0 0 0-20087 {}} {130 0 0 0-18332 {}}} SUCCS {{259 0 0 0-20092 {}} {130 0 0 0-20094 {}}} CYCLES {}}
set a(0-20092) {AREA_SCORE {} NAME COMP_LOOP-29:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1803 LOC {31 0.13499995 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-20091 {}} {130 0 0 0-18332 {}}} SUCCS {{259 0 0 0-20093 {}} {130 0 0 0-20094 {}}} CYCLES {}}
set a(0-20093) {AREA_SCORE {} NAME COMP_LOOP-29:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1804 LOC {31 0.13499995 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-20092 {}} {130 0 0 0-18332 {}}} SUCCS {{259 0 0 0-20094 {}}} CYCLES {}}
set a(0-20094) {AREA_SCORE {} NAME COMP_LOOP-29:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1805 LOC {31 0.13499995 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-20093 {}} {130 0 0 0-20092 {}} {130 0 0 0-20091 {}} {130 0 0 0-20090 {}} {130 0 0 0-20089 {}} {130 0 0 0-20088 {}} {130 0 0 0-20087 {}} {130 0 0 0-20086 {}} {130 0 0 0-20085 {}} {130 0 0 0-18332 {}}} SUCCS {{128 0 0 0-20103 {}} {64 0 0 0-18333 {}}} CYCLES {}}
set a(0-20095) {AREA_SCORE {} NAME COMP_LOOP:k:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1806 LOC {0 1.0 28 0.0 28 0.0 28 0.0 30 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20096 {}} {130 0 0 0-18333 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20096) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#113 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1807 LOC {0 1.0 28 0.0 28 0.0 30 0.08854614999999999} PREDS {{259 0 0 0-20095 {}}} SUCCS {{259 0 0 0-20097 {}} {130 0 0 0-18333 {}}} CYCLES {}}
set a(0-20097) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#28 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1808 LOC {0 1.0 28 0.08854614999999999 28 0.08854614999999999 30 0.08854614999999999} PREDS {{259 0 0 0-20096 {}}} SUCCS {{259 0 0 0-20098 {}} {130 0 0 0-18333 {}}} CYCLES {}}
set a(0-20098) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-29:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1809 LOC {1 0.18687499999999999 28 0.08854614999999999 28 0.08854614999999999 28 0.5624999104999999 30 0.5624999104999999} PREDS {{259 0 0 0-20097 {}} {258 0 0 0-18604 {}}} SUCCS {{259 0 0 0-20099 {}} {258 0 0 0-20101 {}} {130 0 0 0-18333 {}}} CYCLES {}}
set a(0-20099) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#76 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1810 LOC {1 0.66082885 28 0.5625 28 0.5625 30 0.5625} PREDS {{259 0 0 0-20098 {}}} SUCCS {{259 0 3.000 0-20100 {}} {130 0 0 0-18333 {}}} CYCLES {}}
set a(0-20100) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1811 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.000 0-20099 {}}} SUCCS {{258 0 0 0-18333 {}}} CYCLES {}}
set a(0-20101) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#14 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1812 LOC {1 0.66082885 28 0.5625 28 0.5625 30 0.5625} PREDS {{258 0 0 0-20098 {}}} SUCCS {{259 0 3.000 0-20102 {}} {130 0 0 0-18333 {}}} CYCLES {}}
set a(0-20102) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1813 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.000 0-20101 {}}} SUCCS {{258 0 0 0-18333 {}}} CYCLES {}}
set a(0-20103) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#29(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1814 LOC {31 0.0 31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{128 0 0 0-20094 {}} {772 0 0 0-18333 {}}} SUCCS {{259 0 0 0-18333 {}}} CYCLES {}}
set a(0-20104) {AREA_SCORE {} NAME VEC_LOOP:j:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1815 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-20150 {}}} SUCCS {{259 0 0 0-20105 {}} {130 0 0 0-20149 {}} {256 0 0 0-20150 {}}} CYCLES {}}
set a(0-20105) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(12:0))(11-2) TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1816 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-20104 {}}} SUCCS {{258 0 0 0-20109 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20106) {AREA_SCORE {} NAME COMP_LOOP:k:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1817 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-20107 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20107) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#114 TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1818 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-20106 {}}} SUCCS {{259 0 0 0-20108 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20108) {AREA_SCORE {} NAME VEC_LOOP:conc#83 TYPE CONCATENATE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1819 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-20107 {}}} SUCCS {{259 0 0 0-20109 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20109) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.03 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1820 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-20108 {}} {258 0 0 0-20105 {}}} SUCCS {{258 0 0 0-20112 {}} {258 0 0 0-20136 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20110) {AREA_SCORE {} NAME VEC_LOOP:j:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1821 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-20150 {}}} SUCCS {{259 0 0 0-20111 {}} {130 0 0 0-20149 {}} {256 0 0 0-20150 {}}} CYCLES {}}
set a(0-20111) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(12:0))(1-0)#1 TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1822 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-20110 {}}} SUCCS {{259 0 0 0-20112 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20112) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1823 LOC {1 0.129375 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-20111 {}} {258 0 0 0-20109 {}}} SUCCS {{259 0 3.750 0-20113 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20113) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#56 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1824 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-20112 {}} {774 0 3.750 0-20144 {}} {774 0 3.750 0-20137 {}}} SUCCS {{258 0 0 0-20129 {}} {256 0 0 0-20137 {}} {258 0 0 0-20139 {}} {256 0 0 0-20144 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20114) {AREA_SCORE {} NAME COMP_LOOP:k:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1825 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20115 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20115) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#115 TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1826 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-20114 {}}} SUCCS {{259 0 0 0-20116 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20116) {AREA_SCORE {} NAME VEC_LOOP:conc#84 TYPE CONCATENATE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1827 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-20115 {}}} SUCCS {{258 0 0 0-20118 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20117) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1828 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20118 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20118) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#54 TYPE ACCU DELAY {1.07 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1829 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-20117 {}} {258 0 0 0-20116 {}}} SUCCS {{258 0 0 0-20121 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20119) {AREA_SCORE {} NAME VEC_LOOP:j:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1830 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-20150 {}}} SUCCS {{259 0 0 0-20120 {}} {130 0 0 0-20149 {}} {256 0 0 0-20150 {}}} CYCLES {}}
set a(0-20120) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(12:0))(11-0) TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1831 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-20119 {}}} SUCCS {{259 0 0 0-20121 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20121) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1832 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-20120 {}} {258 0 0 0-20118 {}}} SUCCS {{259 0 3.750 0-20122 {}} {258 0 3.750 0-20144 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20122) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#57 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1833 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-20121 {}} {774 0 3.750 0-20144 {}} {774 0 3.750 0-20137 {}}} SUCCS {{259 0 0 0-20123 {}} {256 0 0 0-20137 {}} {256 0 0 0-20144 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20123) {AREA_SCORE {} NAME COMP_LOOP-29:mult.x TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1834 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-20122 {}} {128 0 0 0-20127 {}}} SUCCS {{258 0 0 0-20127 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20124) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1835 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20127 {}}} SUCCS {{258 0 0 0-20127 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20125) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y_ TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1836 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20127 {}}} SUCCS {{258 0 0 0-20127 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20126) {AREA_SCORE {} NAME COMP_LOOP-29:mult.p TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1837 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20127 {}}} SUCCS {{259 0 0 0-20127 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20127) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-29:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1838 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-20126 {}} {258 0 0 0-20125 {}} {258 0 0 0-20124 {}} {258 0 0 0-20123 {}}} SUCCS {{128 0 0 0-20123 {}} {128 0 0 0-20124 {}} {128 0 0 0-20125 {}} {128 0 0 0-20126 {}} {259 0 0 0-20128 {}}} CYCLES {}}
set a(0-20128) {AREA_SCORE {} NAME COMP_LOOP-29:mult.return TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1839 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-20127 {}}} SUCCS {{259 0 0 0-20129 {}} {258 0 0 0-20138 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20129) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1840 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-20128 {}} {258 0 0 0-20113 {}}} SUCCS {{259 0 0 0-20130 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20130) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.base TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1841 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-20129 {}} {128 0 0 0-20132 {}}} SUCCS {{258 0 0 0-20132 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20131) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.m TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1842 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-20132 {}}} SUCCS {{259 0 0 0-20132 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20132) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-29:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1843 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-20131 {}} {258 0 0 0-20130 {}}} SUCCS {{128 0 0 0-20130 {}} {128 0 0 0-20131 {}} {259 0 0 0-20133 {}}} CYCLES {}}
set a(0-20133) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.return TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1844 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20132 {}}} SUCCS {{258 0 3.750 0-20137 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20134) {AREA_SCORE {} NAME VEC_LOOP:j:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1845 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-20150 {}}} SUCCS {{259 0 0 0-20135 {}} {130 0 0 0-20149 {}} {256 0 0 0-20150 {}}} CYCLES {}}
set a(0-20135) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(12:0))(1-0) TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1846 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-20134 {}}} SUCCS {{259 0 0 0-20136 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20136) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1847 LOC {1 0.129375 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20135 {}} {258 0 0 0-20109 {}}} SUCCS {{259 0 3.750 0-20137 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20137) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#56 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1848 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-20137 {}} {259 0 3.750 0-20136 {}} {258 0 3.750 0-20133 {}} {256 0 0 0-20122 {}} {256 0 0 0-20113 {}} {774 0 0 0-20144 {}}} SUCCS {{774 0 3.750 0-20113 {}} {774 0 3.750 0-20122 {}} {774 0 0 0-20137 {}} {258 0 0 0-20144 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20138) {AREA_SCORE {} NAME COMP_LOOP-29:factor2:not TYPE NOT PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1849 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-20128 {}}} SUCCS {{259 0 0 0-20139 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20139) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1850 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-20138 {}} {258 0 0 0-20113 {}}} SUCCS {{259 0 0 0-20140 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20140) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1851 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-20139 {}} {128 0 0 0-20142 {}}} SUCCS {{258 0 0 0-20142 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20141) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1852 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-20142 {}}} SUCCS {{259 0 0 0-20142 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20142) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1853 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-20141 {}} {258 0 0 0-20140 {}}} SUCCS {{128 0 0 0-20140 {}} {128 0 0 0-20141 {}} {259 0 0 0-20143 {}}} CYCLES {}}
set a(0-20143) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1854 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-20142 {}}} SUCCS {{259 0 3.750 0-20144 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20144) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#57 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1855 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-20144 {}} {259 0 3.750 0-20143 {}} {258 0 0 0-20137 {}} {256 0 0 0-20122 {}} {258 0 3.750 0-20121 {}} {256 0 0 0-20113 {}}} SUCCS {{774 0 3.750 0-20113 {}} {774 0 3.750 0-20122 {}} {774 0 0 0-20137 {}} {774 0 0 0-20144 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20145) {AREA_SCORE {} NAME VEC_LOOP:j:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1856 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-20150 {}}} SUCCS {{259 0 0 0-20146 {}} {130 0 0 0-20149 {}} {256 0 0 0-20150 {}}} CYCLES {}}
set a(0-20146) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(12:0))(11-0)#1 TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1857 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-20145 {}}} SUCCS {{259 0 0 0-20147 {}} {130 0 0 0-20149 {}}} CYCLES {}}
set a(0-20147) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-29:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1858 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-20146 {}}} SUCCS {{259 0 0 0-20148 {}} {130 0 0 0-20149 {}} {258 0 0 0-20150 {}}} CYCLES {}}
set a(0-20148) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(12:0))(12) TYPE READSLICE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1859 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20147 {}}} SUCCS {{259 0 0 0-20149 {}}} CYCLES {}}
set a(0-20149) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18333 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1860 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20148 {}} {130 0 0 0-20147 {}} {130 0 0 0-20146 {}} {130 0 0 0-20145 {}} {130 0 0 0-20144 {}} {130 0 0 0-20143 {}} {130 0 0 0-20141 {}} {130 0 0 0-20140 {}} {130 0 0 0-20139 {}} {130 0 0 0-20138 {}} {130 0 0 0-20137 {}} {130 0 0 0-20136 {}} {130 0 0 0-20135 {}} {130 0 0 0-20134 {}} {130 0 0 0-20133 {}} {130 0 0 0-20131 {}} {130 0 0 0-20130 {}} {130 0 0 0-20129 {}} {130 0 0 0-20128 {}} {130 0 0 0-20126 {}} {130 0 0 0-20125 {}} {130 0 0 0-20124 {}} {130 0 0 0-20123 {}} {130 0 0 0-20122 {}} {130 0 0 0-20121 {}} {130 0 0 0-20120 {}} {130 0 0 0-20119 {}} {130 0 0 0-20118 {}} {130 0 0 0-20117 {}} {130 0 0 0-20116 {}} {130 0 0 0-20115 {}} {130 0 0 0-20114 {}} {130 0 0 0-20113 {}} {130 0 0 0-20112 {}} {130 0 0 0-20111 {}} {130 0 0 0-20110 {}} {130 0 0 0-20109 {}} {130 0 0 0-20108 {}} {130 0 0 0-20107 {}} {130 0 0 0-20106 {}} {130 0 0 0-20105 {}} {130 0 0 0-20104 {}}} SUCCS {{129 0 0 0-20150 {}}} CYCLES {}}
set a(0-20150) {AREA_SCORE {} NAME asn(VEC_LOOP:j#29(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18333 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-20150 {}} {129 0 0 0-20149 {}} {258 0 0 0-20147 {}} {256 0 0 0-20145 {}} {256 0 0 0-20134 {}} {256 0 0 0-20119 {}} {256 0 0 0-20110 {}} {256 0 0 0-20104 {}}} SUCCS {{774 0 0 0-20104 {}} {774 0 0 0-20110 {}} {774 0 0 0-20119 {}} {774 0 0 0-20134 {}} {774 0 0 0-20145 {}} {772 0 0 0-20150 {}}} CYCLES {}}
set a(0-18333) {CHI {0-20104 0-20105 0-20106 0-20107 0-20108 0-20109 0-20110 0-20111 0-20112 0-20113 0-20114 0-20115 0-20116 0-20117 0-20118 0-20119 0-20120 0-20121 0-20122 0-20123 0-20124 0-20125 0-20126 0-20127 0-20128 0-20129 0-20130 0-20131 0-20132 0-20133 0-20134 0-20135 0-20136 0-20137 0-20138 0-20139 0-20140 0-20141 0-20142 0-20143 0-20144 0-20145 0-20146 0-20147 0-20148 0-20149 0-20150} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-29:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1861 LOC {31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-20103 {}} {258 0 0 0-20102 {}} {130 0 0 0-20101 {}} {258 0 0 0-20100 {}} {130 0 0 0-20099 {}} {130 0 0 0-20098 {}} {130 0 0 0-20097 {}} {130 0 0 0-20096 {}} {130 0 0 0-20095 {}} {64 0 0 0-20094 {}} {64 0 0 0-18332 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-20103 {}} {131 0 0 0-20151 {}} {130 0 0 0-20152 {}} {130 0 0 0-20153 {}} {130 0 0 0-20154 {}} {130 0 0 0-20155 {}} {130 0 0 0-20156 {}} {130 0 0 0-20157 {}} {130 0 0 0-20158 {}} {130 0 0 0-20159 {}} {130 0 0 0-20160 {}} {64 0 0 0-18334 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20151) {AREA_SCORE {} NAME COMP_LOOP-30:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1862 LOC {31 1.0 32 0.8650000499999999 32 0.8650000499999999 32 0.8650000499999999} PREDS {{131 0 0 0-18333 {}}} SUCCS {{259 0 0 0-20152 {}} {130 0 0 0-20160 {}}} CYCLES {}}
set a(0-20152) {AREA_SCORE {} NAME COMP_LOOP-30:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1863 LOC {31 1.0 32 0.8650000499999999 32 0.8650000499999999 32 0.8650000499999999} PREDS {{259 0 0 0-20151 {}} {130 0 0 0-18333 {}}} SUCCS {{259 0 0 0-20153 {}} {130 0 0 0-20160 {}}} CYCLES {}}
set a(0-20153) {AREA_SCORE {} NAME COMP_LOOP-30:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1864 LOC {31 1.0 32 0.8650000499999999 32 0.8650000499999999 32 0.8650000499999999} PREDS {{259 0 0 0-20152 {}} {130 0 0 0-18333 {}}} SUCCS {{258 0 0 0-20157 {}} {130 0 0 0-20160 {}}} CYCLES {}}
set a(0-20154) {AREA_SCORE {} NAME COMP_LOOP:k:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1865 LOC {31 1.0 32 0.0 32 0.0 32 0.0 32 0.8650000499999999} PREDS {{130 0 0 0-18333 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20155 {}} {130 0 0 0-20160 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20155) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#116 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1866 LOC {31 1.0 32 0.0 32 0.0 32 0.8650000499999999} PREDS {{259 0 0 0-20154 {}} {130 0 0 0-18333 {}}} SUCCS {{259 0 0 0-20156 {}} {130 0 0 0-20160 {}}} CYCLES {}}
set a(0-20156) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1867 LOC {31 1.0 32 0.8650000499999999 32 0.8650000499999999 32 0.8650000499999999} PREDS {{259 0 0 0-20155 {}} {130 0 0 0-18333 {}}} SUCCS {{259 0 0 0-20157 {}} {130 0 0 0-20160 {}}} CYCLES {}}
set a(0-20157) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-30:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1868 LOC {32 0.0 32 0.8650000499999999 32 0.8650000499999999 32 0.9999999249999999 32 0.9999999249999999} PREDS {{259 0 0 0-20156 {}} {258 0 0 0-20153 {}} {130 0 0 0-18333 {}}} SUCCS {{259 0 0 0-20158 {}} {130 0 0 0-20160 {}}} CYCLES {}}
set a(0-20158) {AREA_SCORE {} NAME COMP_LOOP-30:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1869 LOC {32 0.13499995 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-20157 {}} {130 0 0 0-18333 {}}} SUCCS {{259 0 0 0-20159 {}} {130 0 0 0-20160 {}}} CYCLES {}}
set a(0-20159) {AREA_SCORE {} NAME COMP_LOOP-30:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1870 LOC {32 0.13499995 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-20158 {}} {130 0 0 0-18333 {}}} SUCCS {{259 0 0 0-20160 {}}} CYCLES {}}
set a(0-20160) {AREA_SCORE {} NAME COMP_LOOP-30:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1871 LOC {32 0.13499995 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-20159 {}} {130 0 0 0-20158 {}} {130 0 0 0-20157 {}} {130 0 0 0-20156 {}} {130 0 0 0-20155 {}} {130 0 0 0-20154 {}} {130 0 0 0-20153 {}} {130 0 0 0-20152 {}} {130 0 0 0-20151 {}} {130 0 0 0-18333 {}}} SUCCS {{128 0 0 0-20167 {}} {64 0 0 0-18334 {}}} CYCLES {}}
set a(0-20161) {AREA_SCORE {} NAME COMP_LOOP:k:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1872 LOC {0 1.0 29 0.0 29 0.0 29 0.0 31 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20162 {}} {130 0 0 0-18334 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20162) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#117 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1873 LOC {0 1.0 29 0.0 29 0.0 31 0.08854614999999999} PREDS {{259 0 0 0-20161 {}}} SUCCS {{259 0 0 0-20163 {}} {130 0 0 0-18334 {}}} CYCLES {}}
set a(0-20163) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#29 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1874 LOC {0 1.0 29 0.08854614999999999 29 0.08854614999999999 31 0.08854614999999999} PREDS {{259 0 0 0-20162 {}}} SUCCS {{259 0 0 0-20164 {}} {130 0 0 0-18334 {}}} CYCLES {}}
set a(0-20164) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-30:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1875 LOC {1 0.18687499999999999 29 0.08854614999999999 29 0.08854614999999999 29 0.5624999104999999 31 0.5624999104999999} PREDS {{259 0 0 0-20163 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-20165 {}} {258 0 3.000 0-20166 {}} {130 0 0 0-18334 {}}} CYCLES {}}
set a(0-20165) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1876 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 32 0.2999998749999999} PREDS {{259 0 3.000 0-20164 {}}} SUCCS {{258 0 0 0-18334 {}}} CYCLES {}}
set a(0-20166) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1877 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 32 0.2999998749999999} PREDS {{258 0 3.000 0-20164 {}}} SUCCS {{258 0 0 0-18334 {}}} CYCLES {}}
set a(0-20167) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#30(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1878 LOC {32 0.0 32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{128 0 0 0-20160 {}} {772 0 0 0-18334 {}}} SUCCS {{259 0 0 0-18334 {}}} CYCLES {}}
set a(0-20168) {AREA_SCORE {} NAME VEC_LOOP:j:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1879 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-20208 {}}} SUCCS {{259 0 0 0-20169 {}} {130 0 0 0-20207 {}} {256 0 0 0-20208 {}}} CYCLES {}}
set a(0-20169) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(12:0))(11-0) TYPE READSLICE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1880 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-20168 {}}} SUCCS {{258 0 0 0-20173 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20170) {AREA_SCORE {} NAME COMP_LOOP:k:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1881 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-20171 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20171) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#118 TYPE READSLICE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1882 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-20170 {}}} SUCCS {{259 0 0 0-20172 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20172) {AREA_SCORE {} NAME VEC_LOOP:conc#86 TYPE CONCATENATE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1883 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-20171 {}}} SUCCS {{259 0 0 0-20173 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20173) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1884 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-20172 {}} {258 0 0 0-20169 {}}} SUCCS {{259 0 3.750 0-20174 {}} {258 0 3.750 0-20195 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20174) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#58 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1885 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-20173 {}} {774 0 3.750 0-20202 {}} {774 0 3.750 0-20195 {}}} SUCCS {{258 0 0 0-20190 {}} {256 0 0 0-20195 {}} {258 0 0 0-20197 {}} {256 0 0 0-20202 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20175) {AREA_SCORE {} NAME COMP_LOOP:k:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1886 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20176 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20176) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#119 TYPE READSLICE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1887 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-20175 {}}} SUCCS {{259 0 0 0-20177 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20177) {AREA_SCORE {} NAME VEC_LOOP:conc#87 TYPE CONCATENATE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1888 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-20176 {}}} SUCCS {{258 0 0 0-20179 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20178) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1889 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20179 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20179) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#55 TYPE ACCU DELAY {1.07 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1890 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-20178 {}} {258 0 0 0-20177 {}}} SUCCS {{258 0 0 0-20182 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20180) {AREA_SCORE {} NAME VEC_LOOP:j:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1891 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-20208 {}}} SUCCS {{259 0 0 0-20181 {}} {130 0 0 0-20207 {}} {256 0 0 0-20208 {}}} CYCLES {}}
set a(0-20181) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(12:0))(11-0)#1 TYPE READSLICE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1892 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-20180 {}}} SUCCS {{259 0 0 0-20182 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20182) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1893 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-20181 {}} {258 0 0 0-20179 {}}} SUCCS {{259 0 3.750 0-20183 {}} {258 0 3.750 0-20202 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20183) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#59 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1894 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-20182 {}} {774 0 3.750 0-20202 {}} {774 0 3.750 0-20195 {}}} SUCCS {{259 0 0 0-20184 {}} {256 0 0 0-20195 {}} {256 0 0 0-20202 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20184) {AREA_SCORE {} NAME COMP_LOOP-30:mult.x TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1895 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-20183 {}} {128 0 0 0-20188 {}}} SUCCS {{258 0 0 0-20188 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20185) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1896 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20188 {}}} SUCCS {{258 0 0 0-20188 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20186) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y_ TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1897 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20188 {}}} SUCCS {{258 0 0 0-20188 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20187) {AREA_SCORE {} NAME COMP_LOOP-30:mult.p TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1898 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20188 {}}} SUCCS {{259 0 0 0-20188 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20188) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-30:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1899 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-20187 {}} {258 0 0 0-20186 {}} {258 0 0 0-20185 {}} {258 0 0 0-20184 {}}} SUCCS {{128 0 0 0-20184 {}} {128 0 0 0-20185 {}} {128 0 0 0-20186 {}} {128 0 0 0-20187 {}} {259 0 0 0-20189 {}}} CYCLES {}}
set a(0-20189) {AREA_SCORE {} NAME COMP_LOOP-30:mult.return TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1900 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-20188 {}}} SUCCS {{259 0 0 0-20190 {}} {258 0 0 0-20196 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20190) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1901 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-20189 {}} {258 0 0 0-20174 {}}} SUCCS {{259 0 0 0-20191 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20191) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.base TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1902 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-20190 {}} {128 0 0 0-20193 {}}} SUCCS {{258 0 0 0-20193 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20192) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.m TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1903 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-20193 {}}} SUCCS {{259 0 0 0-20193 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20193) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-30:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1904 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-20192 {}} {258 0 0 0-20191 {}}} SUCCS {{128 0 0 0-20191 {}} {128 0 0 0-20192 {}} {259 0 0 0-20194 {}}} CYCLES {}}
set a(0-20194) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.return TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1905 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20193 {}}} SUCCS {{259 0 3.750 0-20195 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20195) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#58 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1906 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-20195 {}} {259 0 3.750 0-20194 {}} {256 0 0 0-20183 {}} {256 0 0 0-20174 {}} {258 0 3.750 0-20173 {}} {774 0 0 0-20202 {}}} SUCCS {{774 0 3.750 0-20174 {}} {774 0 3.750 0-20183 {}} {774 0 0 0-20195 {}} {258 0 0 0-20202 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20196) {AREA_SCORE {} NAME COMP_LOOP-30:factor2:not TYPE NOT PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1907 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-20189 {}}} SUCCS {{259 0 0 0-20197 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20197) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1908 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-20196 {}} {258 0 0 0-20174 {}}} SUCCS {{259 0 0 0-20198 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20198) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1909 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-20197 {}} {128 0 0 0-20200 {}}} SUCCS {{258 0 0 0-20200 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20199) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1910 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-20200 {}}} SUCCS {{259 0 0 0-20200 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20200) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1911 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-20199 {}} {258 0 0 0-20198 {}}} SUCCS {{128 0 0 0-20198 {}} {128 0 0 0-20199 {}} {259 0 0 0-20201 {}}} CYCLES {}}
set a(0-20201) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1912 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-20200 {}}} SUCCS {{259 0 3.750 0-20202 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20202) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#59 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1913 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-20202 {}} {259 0 3.750 0-20201 {}} {258 0 0 0-20195 {}} {256 0 0 0-20183 {}} {258 0 3.750 0-20182 {}} {256 0 0 0-20174 {}}} SUCCS {{774 0 3.750 0-20174 {}} {774 0 3.750 0-20183 {}} {774 0 0 0-20195 {}} {774 0 0 0-20202 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20203) {AREA_SCORE {} NAME VEC_LOOP:j:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1914 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-20208 {}}} SUCCS {{259 0 0 0-20204 {}} {130 0 0 0-20207 {}} {256 0 0 0-20208 {}}} CYCLES {}}
set a(0-20204) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(12:0))(11-0)#2 TYPE READSLICE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1915 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-20203 {}}} SUCCS {{259 0 0 0-20205 {}} {130 0 0 0-20207 {}}} CYCLES {}}
set a(0-20205) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-30:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1916 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-20204 {}}} SUCCS {{259 0 0 0-20206 {}} {130 0 0 0-20207 {}} {258 0 0 0-20208 {}}} CYCLES {}}
set a(0-20206) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(12:0))(12) TYPE READSLICE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1917 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20205 {}}} SUCCS {{259 0 0 0-20207 {}}} CYCLES {}}
set a(0-20207) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18334 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1918 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20206 {}} {130 0 0 0-20205 {}} {130 0 0 0-20204 {}} {130 0 0 0-20203 {}} {130 0 0 0-20202 {}} {130 0 0 0-20201 {}} {130 0 0 0-20199 {}} {130 0 0 0-20198 {}} {130 0 0 0-20197 {}} {130 0 0 0-20196 {}} {130 0 0 0-20195 {}} {130 0 0 0-20194 {}} {130 0 0 0-20192 {}} {130 0 0 0-20191 {}} {130 0 0 0-20190 {}} {130 0 0 0-20189 {}} {130 0 0 0-20187 {}} {130 0 0 0-20186 {}} {130 0 0 0-20185 {}} {130 0 0 0-20184 {}} {130 0 0 0-20183 {}} {130 0 0 0-20182 {}} {130 0 0 0-20181 {}} {130 0 0 0-20180 {}} {130 0 0 0-20179 {}} {130 0 0 0-20178 {}} {130 0 0 0-20177 {}} {130 0 0 0-20176 {}} {130 0 0 0-20175 {}} {130 0 0 0-20174 {}} {130 0 0 0-20173 {}} {130 0 0 0-20172 {}} {130 0 0 0-20171 {}} {130 0 0 0-20170 {}} {130 0 0 0-20169 {}} {130 0 0 0-20168 {}}} SUCCS {{129 0 0 0-20208 {}}} CYCLES {}}
set a(0-20208) {AREA_SCORE {} NAME asn(VEC_LOOP:j#30(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18334 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-20208 {}} {129 0 0 0-20207 {}} {258 0 0 0-20205 {}} {256 0 0 0-20203 {}} {256 0 0 0-20180 {}} {256 0 0 0-20168 {}}} SUCCS {{774 0 0 0-20168 {}} {774 0 0 0-20180 {}} {774 0 0 0-20203 {}} {772 0 0 0-20208 {}}} CYCLES {}}
set a(0-18334) {CHI {0-20168 0-20169 0-20170 0-20171 0-20172 0-20173 0-20174 0-20175 0-20176 0-20177 0-20178 0-20179 0-20180 0-20181 0-20182 0-20183 0-20184 0-20185 0-20186 0-20187 0-20188 0-20189 0-20190 0-20191 0-20192 0-20193 0-20194 0-20195 0-20196 0-20197 0-20198 0-20199 0-20200 0-20201 0-20202 0-20203 0-20204 0-20205 0-20206 0-20207 0-20208} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-30:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1919 LOC {32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-20167 {}} {258 0 0 0-20166 {}} {258 0 0 0-20165 {}} {130 0 0 0-20164 {}} {130 0 0 0-20163 {}} {130 0 0 0-20162 {}} {130 0 0 0-20161 {}} {64 0 0 0-20160 {}} {64 0 0 0-18333 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-20167 {}} {131 0 0 0-20209 {}} {130 0 0 0-20210 {}} {130 0 0 0-20211 {}} {130 0 0 0-20212 {}} {130 0 0 0-20213 {}} {130 0 0 0-20214 {}} {130 0 0 0-20215 {}} {130 0 0 0-20216 {}} {130 0 0 0-20217 {}} {130 0 0 0-20218 {}} {64 0 0 0-18335 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20209) {AREA_SCORE {} NAME COMP_LOOP-31:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1920 LOC {32 1.0 33 0.8650000499999999 33 0.8650000499999999 33 0.8650000499999999} PREDS {{131 0 0 0-18334 {}}} SUCCS {{259 0 0 0-20210 {}} {130 0 0 0-20218 {}}} CYCLES {}}
set a(0-20210) {AREA_SCORE {} NAME COMP_LOOP-31:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1921 LOC {32 1.0 33 0.8650000499999999 33 0.8650000499999999 33 0.8650000499999999} PREDS {{259 0 0 0-20209 {}} {130 0 0 0-18334 {}}} SUCCS {{259 0 0 0-20211 {}} {130 0 0 0-20218 {}}} CYCLES {}}
set a(0-20211) {AREA_SCORE {} NAME COMP_LOOP-31:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1922 LOC {32 1.0 33 0.8650000499999999 33 0.8650000499999999 33 0.8650000499999999} PREDS {{259 0 0 0-20210 {}} {130 0 0 0-18334 {}}} SUCCS {{258 0 0 0-20215 {}} {130 0 0 0-20218 {}}} CYCLES {}}
set a(0-20212) {AREA_SCORE {} NAME COMP_LOOP:k:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1923 LOC {32 1.0 33 0.0 33 0.0 33 0.0 33 0.8650000499999999} PREDS {{130 0 0 0-18334 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20213 {}} {130 0 0 0-20218 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20213) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#120 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1924 LOC {32 1.0 33 0.0 33 0.0 33 0.8650000499999999} PREDS {{259 0 0 0-20212 {}} {130 0 0 0-18334 {}}} SUCCS {{259 0 0 0-20214 {}} {130 0 0 0-20218 {}}} CYCLES {}}
set a(0-20214) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1925 LOC {32 1.0 33 0.8650000499999999 33 0.8650000499999999 33 0.8650000499999999} PREDS {{259 0 0 0-20213 {}} {130 0 0 0-18334 {}}} SUCCS {{259 0 0 0-20215 {}} {130 0 0 0-20218 {}}} CYCLES {}}
set a(0-20215) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-31:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1926 LOC {33 0.0 33 0.8650000499999999 33 0.8650000499999999 33 0.9999999249999999 33 0.9999999249999999} PREDS {{259 0 0 0-20214 {}} {258 0 0 0-20211 {}} {130 0 0 0-18334 {}}} SUCCS {{259 0 0 0-20216 {}} {130 0 0 0-20218 {}}} CYCLES {}}
set a(0-20216) {AREA_SCORE {} NAME COMP_LOOP-31:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1927 LOC {33 0.13499995 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-20215 {}} {130 0 0 0-18334 {}}} SUCCS {{259 0 0 0-20217 {}} {130 0 0 0-20218 {}}} CYCLES {}}
set a(0-20217) {AREA_SCORE {} NAME COMP_LOOP-31:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1928 LOC {33 0.13499995 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-20216 {}} {130 0 0 0-18334 {}}} SUCCS {{259 0 0 0-20218 {}}} CYCLES {}}
set a(0-20218) {AREA_SCORE {} NAME COMP_LOOP-31:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1929 LOC {33 0.13499995 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-20217 {}} {130 0 0 0-20216 {}} {130 0 0 0-20215 {}} {130 0 0 0-20214 {}} {130 0 0 0-20213 {}} {130 0 0 0-20212 {}} {130 0 0 0-20211 {}} {130 0 0 0-20210 {}} {130 0 0 0-20209 {}} {130 0 0 0-18334 {}}} SUCCS {{128 0 0 0-20227 {}} {64 0 0 0-18335 {}}} CYCLES {}}
set a(0-20219) {AREA_SCORE {} NAME COMP_LOOP:k:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1930 LOC {0 1.0 30 0.0 30 0.0 30 0.0 32 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20220 {}} {130 0 0 0-18335 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20220) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#121 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1931 LOC {0 1.0 30 0.0 30 0.0 32 0.08854614999999999} PREDS {{259 0 0 0-20219 {}}} SUCCS {{259 0 0 0-20221 {}} {130 0 0 0-18335 {}}} CYCLES {}}
set a(0-20221) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#30 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1932 LOC {0 1.0 30 0.08854614999999999 30 0.08854614999999999 32 0.08854614999999999} PREDS {{259 0 0 0-20220 {}}} SUCCS {{259 0 0 0-20222 {}} {130 0 0 0-18335 {}}} CYCLES {}}
set a(0-20222) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-31:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1933 LOC {1 0.18687499999999999 30 0.08854614999999999 30 0.08854614999999999 30 0.5624999104999999 32 0.5624999104999999} PREDS {{259 0 0 0-20221 {}} {258 0 0 0-18479 {}}} SUCCS {{259 0 0 0-20223 {}} {258 0 0 0-20225 {}} {130 0 0 0-18335 {}}} CYCLES {}}
set a(0-20223) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#77 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1934 LOC {1 0.66082885 30 0.5625 30 0.5625 32 0.5625} PREDS {{259 0 0 0-20222 {}}} SUCCS {{259 0 3.000 0-20224 {}} {130 0 0 0-18335 {}}} CYCLES {}}
set a(0-20224) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1935 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.000 0-20223 {}}} SUCCS {{258 0 0 0-18335 {}}} CYCLES {}}
set a(0-20225) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#15 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1936 LOC {1 0.66082885 30 0.5625 30 0.5625 32 0.5625} PREDS {{258 0 0 0-20222 {}}} SUCCS {{259 0 3.000 0-20226 {}} {130 0 0 0-18335 {}}} CYCLES {}}
set a(0-20226) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1937 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.000 0-20225 {}}} SUCCS {{258 0 0 0-18335 {}}} CYCLES {}}
set a(0-20227) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#31(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1938 LOC {33 0.0 33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{128 0 0 0-20218 {}} {772 0 0 0-18335 {}}} SUCCS {{259 0 0 0-18335 {}}} CYCLES {}}
set a(0-20228) {AREA_SCORE {} NAME VEC_LOOP:j:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1939 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{774 0 0 0-20274 {}}} SUCCS {{259 0 0 0-20229 {}} {130 0 0 0-20273 {}} {256 0 0 0-20274 {}}} CYCLES {}}
set a(0-20229) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(12:0))(11-1) TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1940 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-20228 {}}} SUCCS {{258 0 0 0-20233 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20230) {AREA_SCORE {} NAME COMP_LOOP:k:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1941 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-20231 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20231) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#122 TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1942 LOC {0 1.0 1 0.0 1 0.0 5 0.33749999999999997} PREDS {{259 0 0 0-20230 {}}} SUCCS {{259 0 0 0-20232 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20232) {AREA_SCORE {} NAME VEC_LOOP:conc#89 TYPE CONCATENATE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1943 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 5 0.33749999999999997} PREDS {{259 0 0 0-20231 {}}} SUCCS {{259 0 0 0-20233 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20233) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.05 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1944 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-20232 {}} {258 0 0 0-20229 {}}} SUCCS {{258 0 0 0-20236 {}} {258 0 0 0-20260 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20234) {AREA_SCORE {} NAME VEC_LOOP:j:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1945 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-20274 {}}} SUCCS {{259 0 0 0-20235 {}} {130 0 0 0-20273 {}} {256 0 0 0-20274 {}}} CYCLES {}}
set a(0-20235) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(12:0))(0)#1 TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1946 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-20234 {}}} SUCCS {{259 0 0 0-20236 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20236) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1947 LOC {1 0.13125 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-20235 {}} {258 0 0 0-20233 {}}} SUCCS {{259 0 3.750 0-20237 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20237) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#60 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1948 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-20236 {}} {774 0 3.750 0-20268 {}} {774 0 3.750 0-20261 {}}} SUCCS {{258 0 0 0-20253 {}} {256 0 0 0-20261 {}} {258 0 0 0-20263 {}} {256 0 0 0-20268 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20238) {AREA_SCORE {} NAME COMP_LOOP:k:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1949 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20239 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20239) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#123 TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1950 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-20238 {}}} SUCCS {{259 0 0 0-20240 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20240) {AREA_SCORE {} NAME VEC_LOOP:conc#90 TYPE CONCATENATE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1951 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-20239 {}}} SUCCS {{258 0 0 0-20242 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20241) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1952 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20242 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20242) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#56 TYPE ACCU DELAY {1.07 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1953 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-20241 {}} {258 0 0 0-20240 {}}} SUCCS {{258 0 0 0-20245 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20243) {AREA_SCORE {} NAME VEC_LOOP:j:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1954 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-20274 {}}} SUCCS {{259 0 0 0-20244 {}} {130 0 0 0-20273 {}} {256 0 0 0-20274 {}}} CYCLES {}}
set a(0-20244) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(12:0))(11-0) TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1955 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-20243 {}}} SUCCS {{259 0 0 0-20245 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20245) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1956 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-20244 {}} {258 0 0 0-20242 {}}} SUCCS {{259 0 3.750 0-20246 {}} {258 0 3.750 0-20268 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20246) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#61 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1957 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-20245 {}} {774 0 3.750 0-20268 {}} {774 0 3.750 0-20261 {}}} SUCCS {{259 0 0 0-20247 {}} {256 0 0 0-20261 {}} {256 0 0 0-20268 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20247) {AREA_SCORE {} NAME COMP_LOOP-31:mult.x TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1958 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-20246 {}} {128 0 0 0-20251 {}}} SUCCS {{258 0 0 0-20251 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20248) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1959 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20251 {}}} SUCCS {{258 0 0 0-20251 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20249) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y_ TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1960 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20251 {}}} SUCCS {{258 0 0 0-20251 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20250) {AREA_SCORE {} NAME COMP_LOOP-31:mult.p TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1961 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20251 {}}} SUCCS {{259 0 0 0-20251 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20251) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-31:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1962 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-20250 {}} {258 0 0 0-20249 {}} {258 0 0 0-20248 {}} {258 0 0 0-20247 {}}} SUCCS {{128 0 0 0-20247 {}} {128 0 0 0-20248 {}} {128 0 0 0-20249 {}} {128 0 0 0-20250 {}} {259 0 0 0-20252 {}}} CYCLES {}}
set a(0-20252) {AREA_SCORE {} NAME COMP_LOOP-31:mult.return TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1963 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-20251 {}}} SUCCS {{259 0 0 0-20253 {}} {258 0 0 0-20262 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20253) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1964 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-20252 {}} {258 0 0 0-20237 {}}} SUCCS {{259 0 0 0-20254 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20254) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.base TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1965 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-20253 {}} {128 0 0 0-20256 {}}} SUCCS {{258 0 0 0-20256 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20255) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.m TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1966 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-20256 {}}} SUCCS {{259 0 0 0-20256 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20256) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-31:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1967 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-20255 {}} {258 0 0 0-20254 {}}} SUCCS {{128 0 0 0-20254 {}} {128 0 0 0-20255 {}} {259 0 0 0-20257 {}}} CYCLES {}}
set a(0-20257) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.return TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1968 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20256 {}}} SUCCS {{258 0 3.750 0-20261 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20258) {AREA_SCORE {} NAME VEC_LOOP:j:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1969 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-20274 {}}} SUCCS {{259 0 0 0-20259 {}} {130 0 0 0-20273 {}} {256 0 0 0-20274 {}}} CYCLES {}}
set a(0-20259) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(12:0))(0) TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1970 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-20258 {}}} SUCCS {{259 0 0 0-20260 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20260) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1971 LOC {1 0.13125 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20259 {}} {258 0 0 0-20233 {}}} SUCCS {{259 0 3.750 0-20261 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20261) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#60 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1972 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-20261 {}} {259 0 3.750 0-20260 {}} {258 0 3.750 0-20257 {}} {256 0 0 0-20246 {}} {256 0 0 0-20237 {}} {774 0 0 0-20268 {}}} SUCCS {{774 0 3.750 0-20237 {}} {774 0 3.750 0-20246 {}} {774 0 0 0-20261 {}} {258 0 0 0-20268 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20262) {AREA_SCORE {} NAME COMP_LOOP-31:factor2:not TYPE NOT PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1973 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-20252 {}}} SUCCS {{259 0 0 0-20263 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20263) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1974 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-20262 {}} {258 0 0 0-20237 {}}} SUCCS {{259 0 0 0-20264 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20264) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1975 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-20263 {}} {128 0 0 0-20266 {}}} SUCCS {{258 0 0 0-20266 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20265) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1976 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-20266 {}}} SUCCS {{259 0 0 0-20266 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20266) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1977 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-20265 {}} {258 0 0 0-20264 {}}} SUCCS {{128 0 0 0-20264 {}} {128 0 0 0-20265 {}} {259 0 0 0-20267 {}}} CYCLES {}}
set a(0-20267) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1978 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-20266 {}}} SUCCS {{259 0 3.750 0-20268 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20268) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#61 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1979 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-20268 {}} {259 0 3.750 0-20267 {}} {258 0 0 0-20261 {}} {256 0 0 0-20246 {}} {258 0 3.750 0-20245 {}} {256 0 0 0-20237 {}}} SUCCS {{774 0 3.750 0-20237 {}} {774 0 3.750 0-20246 {}} {774 0 0 0-20261 {}} {774 0 0 0-20268 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20269) {AREA_SCORE {} NAME VEC_LOOP:j:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1980 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-20274 {}}} SUCCS {{259 0 0 0-20270 {}} {130 0 0 0-20273 {}} {256 0 0 0-20274 {}}} CYCLES {}}
set a(0-20270) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(12:0))(11-0)#1 TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1981 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-20269 {}}} SUCCS {{259 0 0 0-20271 {}} {130 0 0 0-20273 {}}} CYCLES {}}
set a(0-20271) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-31:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1982 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-20270 {}}} SUCCS {{259 0 0 0-20272 {}} {130 0 0 0-20273 {}} {258 0 0 0-20274 {}}} CYCLES {}}
set a(0-20272) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(12:0))(12) TYPE READSLICE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1983 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20271 {}}} SUCCS {{259 0 0 0-20273 {}}} CYCLES {}}
set a(0-20273) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18335 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1984 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20272 {}} {130 0 0 0-20271 {}} {130 0 0 0-20270 {}} {130 0 0 0-20269 {}} {130 0 0 0-20268 {}} {130 0 0 0-20267 {}} {130 0 0 0-20265 {}} {130 0 0 0-20264 {}} {130 0 0 0-20263 {}} {130 0 0 0-20262 {}} {130 0 0 0-20261 {}} {130 0 0 0-20260 {}} {130 0 0 0-20259 {}} {130 0 0 0-20258 {}} {130 0 0 0-20257 {}} {130 0 0 0-20255 {}} {130 0 0 0-20254 {}} {130 0 0 0-20253 {}} {130 0 0 0-20252 {}} {130 0 0 0-20250 {}} {130 0 0 0-20249 {}} {130 0 0 0-20248 {}} {130 0 0 0-20247 {}} {130 0 0 0-20246 {}} {130 0 0 0-20245 {}} {130 0 0 0-20244 {}} {130 0 0 0-20243 {}} {130 0 0 0-20242 {}} {130 0 0 0-20241 {}} {130 0 0 0-20240 {}} {130 0 0 0-20239 {}} {130 0 0 0-20238 {}} {130 0 0 0-20237 {}} {130 0 0 0-20236 {}} {130 0 0 0-20235 {}} {130 0 0 0-20234 {}} {130 0 0 0-20233 {}} {130 0 0 0-20232 {}} {130 0 0 0-20231 {}} {130 0 0 0-20230 {}} {130 0 0 0-20229 {}} {130 0 0 0-20228 {}}} SUCCS {{129 0 0 0-20274 {}}} CYCLES {}}
set a(0-20274) {AREA_SCORE {} NAME asn(VEC_LOOP:j#31(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18335 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-20274 {}} {129 0 0 0-20273 {}} {258 0 0 0-20271 {}} {256 0 0 0-20269 {}} {256 0 0 0-20258 {}} {256 0 0 0-20243 {}} {256 0 0 0-20234 {}} {256 0 0 0-20228 {}}} SUCCS {{774 0 0 0-20228 {}} {774 0 0 0-20234 {}} {774 0 0 0-20243 {}} {774 0 0 0-20258 {}} {774 0 0 0-20269 {}} {772 0 0 0-20274 {}}} CYCLES {}}
set a(0-18335) {CHI {0-20228 0-20229 0-20230 0-20231 0-20232 0-20233 0-20234 0-20235 0-20236 0-20237 0-20238 0-20239 0-20240 0-20241 0-20242 0-20243 0-20244 0-20245 0-20246 0-20247 0-20248 0-20249 0-20250 0-20251 0-20252 0-20253 0-20254 0-20255 0-20256 0-20257 0-20258 0-20259 0-20260 0-20261 0-20262 0-20263 0-20264 0-20265 0-20266 0-20267 0-20268 0-20269 0-20270 0-20271 0-20272 0-20273 0-20274} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-31:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1985 LOC {33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-20227 {}} {258 0 0 0-20226 {}} {130 0 0 0-20225 {}} {258 0 0 0-20224 {}} {130 0 0 0-20223 {}} {130 0 0 0-20222 {}} {130 0 0 0-20221 {}} {130 0 0 0-20220 {}} {130 0 0 0-20219 {}} {64 0 0 0-20218 {}} {64 0 0 0-18334 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-20227 {}} {131 0 0 0-20275 {}} {130 0 0 0-20276 {}} {130 0 0 0-20277 {}} {130 0 0 0-20278 {}} {130 0 0 0-20279 {}} {130 0 0 0-20280 {}} {130 0 0 0-20281 {}} {130 0 0 0-20282 {}} {130 0 0 0-20283 {}} {64 0 0 0-18336 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20275) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-6) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1986 LOC {33 1.0 34 0.874375 34 0.874375 34 0.874375} PREDS {{131 0 0 0-18335 {}}} SUCCS {{259 0 0 0-20276 {}} {130 0 0 0-20283 {}}} CYCLES {}}
set a(0-20276) {AREA_SCORE {} NAME COMP_LOOP-32:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1987 LOC {33 1.0 34 0.874375 34 0.874375 34 0.874375} PREDS {{259 0 0 0-20275 {}} {130 0 0 0-18335 {}}} SUCCS {{259 0 0 0-20277 {}} {130 0 0 0-20283 {}}} CYCLES {}}
set a(0-20277) {AREA_SCORE {} NAME COMP_LOOP-32:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1988 LOC {33 1.0 34 0.874375 34 0.874375 34 0.874375} PREDS {{259 0 0 0-20276 {}} {130 0 0 0-18335 {}}} SUCCS {{258 0 0 0-20280 {}} {130 0 0 0-20283 {}}} CYCLES {}}
set a(0-20278) {AREA_SCORE {} NAME COMP_LOOP:k:asn#123 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1989 LOC {33 1.0 34 0.0 34 0.0 34 0.0 34 0.874375} PREDS {{130 0 0 0-18335 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20279 {}} {130 0 0 0-20283 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20279) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#124 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1990 LOC {33 1.0 34 0.0 34 0.0 34 0.874375} PREDS {{259 0 0 0-20278 {}} {130 0 0 0-18335 {}}} SUCCS {{259 0 0 0-20280 {}} {130 0 0 0-20283 {}}} CYCLES {}}
set a(0-20280) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {1.01 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1991 LOC {34 0.0 34 0.874375 34 0.874375 34 0.9999998750000001 34 0.9999998750000001} PREDS {{259 0 0 0-20279 {}} {258 0 0 0-20277 {}} {130 0 0 0-18335 {}}} SUCCS {{259 0 0 0-20281 {}} {130 0 0 0-20283 {}}} CYCLES {}}
set a(0-20281) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#8)(7) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1992 LOC {34 0.125625 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-20280 {}} {130 0 0 0-18335 {}}} SUCCS {{259 0 0 0-20282 {}} {130 0 0 0-20283 {}}} CYCLES {}}
set a(0-20282) {AREA_SCORE {} NAME COMP_LOOP-32:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1993 LOC {34 0.125625 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-20281 {}} {130 0 0 0-18335 {}}} SUCCS {{259 0 0 0-20283 {}}} CYCLES {}}
set a(0-20283) {AREA_SCORE {} NAME COMP_LOOP-32:break(COMP_LOOP) TYPE TERMINATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1994 LOC {34 0.125625 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-20282 {}} {130 0 0 0-20281 {}} {130 0 0 0-20280 {}} {130 0 0 0-20279 {}} {130 0 0 0-20278 {}} {130 0 0 0-20277 {}} {130 0 0 0-20276 {}} {130 0 0 0-20275 {}} {130 0 0 0-18335 {}}} SUCCS {{128 0 0 0-20290 {}} {64 0 0 0-18336 {}}} CYCLES {}}
set a(0-20284) {AREA_SCORE {} NAME COMP_LOOP:k:asn#124 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1995 LOC {0 1.0 31 0.0 31 0.0 31 0.0 33 0.08854614999999999} PREDS {{774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20285 {}} {130 0 0 0-18336 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20285) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#125 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1996 LOC {0 1.0 31 0.0 31 0.0 33 0.08854614999999999} PREDS {{259 0 0 0-20284 {}}} SUCCS {{259 0 0 0-20286 {}} {130 0 0 0-18336 {}}} CYCLES {}}
set a(0-20286) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1997 LOC {0 1.0 31 0.08854614999999999 31 0.08854614999999999 33 0.08854614999999999} PREDS {{259 0 0 0-20285 {}}} SUCCS {{259 0 0 0-20287 {}} {130 0 0 0-18336 {}}} CYCLES {}}
set a(0-20287) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-32:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1998 LOC {1 0.18687499999999999 31 0.08854614999999999 31 0.08854614999999999 31 0.5624999104999999 33 0.5624999104999999} PREDS {{259 0 0 0-20286 {}} {258 0 0 0-18420 {}}} SUCCS {{259 0 3.000 0-20288 {}} {258 0 3.000 0-20289 {}} {130 0 0 0-18336 {}}} CYCLES {}}
set a(0-20288) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-1999 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 34 0.2999998749999999} PREDS {{259 0 3.000 0-20287 {}}} SUCCS {{258 0 0 0-18336 {}}} CYCLES {}}
set a(0-20289) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2000 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 34 0.2999998749999999} PREDS {{258 0 3.000 0-20287 {}}} SUCCS {{258 0 0 0-18336 {}}} CYCLES {}}
set a(0-20290) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2001 LOC {34 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-20283 {}} {772 0 0 0-18336 {}}} SUCCS {{259 0 0 0-18336 {}}} CYCLES {}}
set a(0-20291) {AREA_SCORE {} NAME VEC_LOOP:j:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2002 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {{774 0 0 0-20331 {}}} SUCCS {{259 0 0 0-20292 {}} {130 0 0 0-20330 {}} {256 0 0 0-20331 {}}} CYCLES {}}
set a(0-20292) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2003 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-20291 {}}} SUCCS {{258 0 0 0-20296 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20293) {AREA_SCORE {} NAME COMP_LOOP:k:asn#125 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2004 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.335625} PREDS {} SUCCS {{259 0 0 0-20294 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20294) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#126 TYPE READSLICE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2005 LOC {0 1.0 1 0.0 1 0.0 5 0.335625} PREDS {{259 0 0 0-20293 {}}} SUCCS {{259 0 0 0-20295 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20295) {AREA_SCORE {} NAME VEC_LOOP:conc#92 TYPE CONCATENATE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2006 LOC {0 1.0 1 0.335625 1 0.335625 5 0.335625} PREDS {{259 0 0 0-20294 {}}} SUCCS {{259 0 0 0-20296 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20296) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2007 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-20295 {}} {258 0 0 0-20292 {}}} SUCCS {{259 0 3.750 0-20297 {}} {258 0 3.750 0-20318 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20297) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#62 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2008 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-20296 {}} {774 0 3.750 0-20325 {}} {774 0 3.750 0-20318 {}}} SUCCS {{258 0 0 0-20313 {}} {256 0 0 0-20318 {}} {258 0 0 0-20320 {}} {256 0 0 0-20325 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20298) {AREA_SCORE {} NAME COMP_LOOP:k:asn#126 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2009 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20299 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20299) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#127 TYPE READSLICE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2010 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-20298 {}}} SUCCS {{259 0 0 0-20300 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20300) {AREA_SCORE {} NAME VEC_LOOP:conc#93 TYPE CONCATENATE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2011 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-20299 {}}} SUCCS {{258 0 0 0-20302 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20301) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2012 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-20302 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20302) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#57 TYPE ACCU DELAY {1.07 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2013 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-20301 {}} {258 0 0 0-20300 {}}} SUCCS {{258 0 0 0-20305 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20303) {AREA_SCORE {} NAME VEC_LOOP:j:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2014 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-20331 {}}} SUCCS {{259 0 0 0-20304 {}} {130 0 0 0-20330 {}} {256 0 0 0-20331 {}}} CYCLES {}}
set a(0-20304) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2015 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-20303 {}}} SUCCS {{259 0 0 0-20305 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20305) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2016 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-20304 {}} {258 0 0 0-20302 {}}} SUCCS {{259 0 3.750 0-20306 {}} {258 0 3.750 0-20325 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20306) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#63 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2017 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-20305 {}} {774 0 3.750 0-20325 {}} {774 0 3.750 0-20318 {}}} SUCCS {{259 0 0 0-20307 {}} {256 0 0 0-20318 {}} {256 0 0 0-20325 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20307) {AREA_SCORE {} NAME COMP_LOOP-32:mult.x TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2018 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-20306 {}} {128 0 0 0-20311 {}}} SUCCS {{258 0 0 0-20311 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20308) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2019 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20311 {}}} SUCCS {{258 0 0 0-20311 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20309) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y_ TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2020 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20311 {}}} SUCCS {{258 0 0 0-20311 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20310) {AREA_SCORE {} NAME COMP_LOOP-32:mult.p TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2021 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-20311 {}}} SUCCS {{259 0 0 0-20311 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20311) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-32:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2022 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-20310 {}} {258 0 0 0-20309 {}} {258 0 0 0-20308 {}} {258 0 0 0-20307 {}}} SUCCS {{128 0 0 0-20307 {}} {128 0 0 0-20308 {}} {128 0 0 0-20309 {}} {128 0 0 0-20310 {}} {259 0 0 0-20312 {}}} CYCLES {}}
set a(0-20312) {AREA_SCORE {} NAME COMP_LOOP-32:mult.return TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2023 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-20311 {}}} SUCCS {{259 0 0 0-20313 {}} {258 0 0 0-20319 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20313) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2024 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-20312 {}} {258 0 0 0-20297 {}}} SUCCS {{259 0 0 0-20314 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20314) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.base TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2025 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-20313 {}} {128 0 0 0-20316 {}}} SUCCS {{258 0 0 0-20316 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20315) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.m TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2026 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-20316 {}}} SUCCS {{259 0 0 0-20316 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20316) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-32:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2027 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-20315 {}} {258 0 0 0-20314 {}}} SUCCS {{128 0 0 0-20314 {}} {128 0 0 0-20315 {}} {259 0 0 0-20317 {}}} CYCLES {}}
set a(0-20317) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.return TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2028 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-20316 {}}} SUCCS {{259 0 3.750 0-20318 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20318) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#62 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2029 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-20318 {}} {259 0 3.750 0-20317 {}} {256 0 0 0-20306 {}} {256 0 0 0-20297 {}} {258 0 3.750 0-20296 {}} {774 0 0 0-20325 {}}} SUCCS {{774 0 3.750 0-20297 {}} {774 0 3.750 0-20306 {}} {774 0 0 0-20318 {}} {258 0 0 0-20325 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20319) {AREA_SCORE {} NAME COMP_LOOP-32:factor2:not TYPE NOT PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2030 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-20312 {}}} SUCCS {{259 0 0 0-20320 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20320) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2031 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-20319 {}} {258 0 0 0-20297 {}}} SUCCS {{259 0 0 0-20321 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20321) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.base TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2032 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-20320 {}} {128 0 0 0-20323 {}}} SUCCS {{258 0 0 0-20323 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20322) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.m TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2033 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-20323 {}}} SUCCS {{259 0 0 0-20323 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20323) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2034 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-20322 {}} {258 0 0 0-20321 {}}} SUCCS {{128 0 0 0-20321 {}} {128 0 0 0-20322 {}} {259 0 0 0-20324 {}}} CYCLES {}}
set a(0-20324) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.return TYPE {C-CORE PORT} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2035 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-20323 {}}} SUCCS {{259 0 3.750 0-20325 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20325) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#63 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2036 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-20325 {}} {259 0 3.750 0-20324 {}} {258 0 0 0-20318 {}} {256 0 0 0-20306 {}} {258 0 3.750 0-20305 {}} {256 0 0 0-20297 {}}} SUCCS {{774 0 3.750 0-20297 {}} {774 0 3.750 0-20306 {}} {774 0 0 0-20318 {}} {774 0 0 0-20325 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20326) {AREA_SCORE {} NAME VEC_LOOP:j:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2037 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{774 0 0 0-20331 {}}} SUCCS {{259 0 0 0-20327 {}} {130 0 0 0-20330 {}} {256 0 0 0-20331 {}}} CYCLES {}}
set a(0-20327) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2038 LOC {0 1.0 1 0.0 1 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-20326 {}}} SUCCS {{259 0 0 0-20328 {}} {130 0 0 0-20330 {}}} CYCLES {}}
set a(0-20328) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-32:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2039 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-20327 {}}} SUCCS {{259 0 0 0-20329 {}} {130 0 0 0-20330 {}} {258 0 0 0-20331 {}}} CYCLES {}}
set a(0-20329) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2040 LOC {1 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20328 {}}} SUCCS {{259 0 0 0-20330 {}}} CYCLES {}}
set a(0-20330) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-18336 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2041 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-20329 {}} {130 0 0 0-20328 {}} {130 0 0 0-20327 {}} {130 0 0 0-20326 {}} {130 0 0 0-20325 {}} {130 0 0 0-20324 {}} {130 0 0 0-20322 {}} {130 0 0 0-20321 {}} {130 0 0 0-20320 {}} {130 0 0 0-20319 {}} {130 0 0 0-20318 {}} {130 0 0 0-20317 {}} {130 0 0 0-20315 {}} {130 0 0 0-20314 {}} {130 0 0 0-20313 {}} {130 0 0 0-20312 {}} {130 0 0 0-20310 {}} {130 0 0 0-20309 {}} {130 0 0 0-20308 {}} {130 0 0 0-20307 {}} {130 0 0 0-20306 {}} {130 0 0 0-20305 {}} {130 0 0 0-20304 {}} {130 0 0 0-20303 {}} {130 0 0 0-20302 {}} {130 0 0 0-20301 {}} {130 0 0 0-20300 {}} {130 0 0 0-20299 {}} {130 0 0 0-20298 {}} {130 0 0 0-20297 {}} {130 0 0 0-20296 {}} {130 0 0 0-20295 {}} {130 0 0 0-20294 {}} {130 0 0 0-20293 {}} {130 0 0 0-20292 {}} {130 0 0 0-20291 {}}} SUCCS {{129 0 0 0-20331 {}}} CYCLES {}}
set a(0-20331) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18336 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-20331 {}} {129 0 0 0-20330 {}} {258 0 0 0-20328 {}} {256 0 0 0-20326 {}} {256 0 0 0-20303 {}} {256 0 0 0-20291 {}}} SUCCS {{774 0 0 0-20291 {}} {774 0 0 0-20303 {}} {774 0 0 0-20326 {}} {772 0 0 0-20331 {}}} CYCLES {}}
set a(0-18336) {CHI {0-20291 0-20292 0-20293 0-20294 0-20295 0-20296 0-20297 0-20298 0-20299 0-20300 0-20301 0-20302 0-20303 0-20304 0-20305 0-20306 0-20307 0-20308 0-20309 0-20310 0-20311 0-20312 0-20313 0-20314 0-20315 0-20316 0-20317 0-20318 0-20319 0-20320 0-20321 0-20322 0-20323 0-20324 0-20325 0-20326 0-20327 0-20328 0-20329 0-20330 0-20331} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {13932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 13932 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 13932 NAME COMP_LOOP-32:VEC_LOOP TYPE LOOP DELAY {139330.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2042 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-20290 {}} {258 0 0 0-20289 {}} {258 0 0 0-20288 {}} {130 0 0 0-20287 {}} {130 0 0 0-20286 {}} {130 0 0 0-20285 {}} {130 0 0 0-20284 {}} {64 0 0 0-20283 {}} {64 0 0 0-18335 {}} {774 0 0 0-20335 {}}} SUCCS {{772 0 0 0-20290 {}} {131 0 0 0-20332 {}} {130 0 0 0-20333 {}} {130 0 0 0-20334 {}} {130 0 0 0-20335 {}} {130 0 0 0-20336 {}} {130 0 0 0-20337 {}} {130 0 0 0-20338 {}} {130 0 0 0-20339 {}} {130 0 0 0-20340 {}} {130 0 0 0-20341 {}} {130 0 0 0-20342 {}} {130 0 0 0-20343 {}}} CYCLES {}}
set a(0-20332) {AREA_SCORE {} NAME COMP_LOOP:k:asn#127 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2043 LOC {34 1.0 34 1.0 34 1.0 34 1.0 35 0.74125005} PREDS {{131 0 0 0-18336 {}} {774 0 0 0-20335 {}}} SUCCS {{259 0 0 0-20333 {}} {256 0 0 0-20335 {}}} CYCLES {}}
set a(0-20333) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#88 TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2044 LOC {34 1.0 34 1.0 34 1.0 35 0.74125005} PREDS {{259 0 0 0-20332 {}} {130 0 0 0-18336 {}}} SUCCS {{259 0 0 0-20334 {}}} CYCLES {}}
set a(0-20334) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {0.99 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2045 LOC {35 0.0 35 0.74125005 35 0.74125005 35 0.864999925 35 0.864999925} PREDS {{259 0 0 0-20333 {}} {130 0 0 0-18336 {}}} SUCCS {{259 0 0 0-20335 {}} {258 0 0 0-20336 {}}} CYCLES {}}
set a(0-20335) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(12:5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2046 LOC {35 0.12375 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999 35 1.0} PREDS {{772 0 0 0-20335 {}} {259 0 0 0-20334 {}} {256 0 0 0-20332 {}} {130 0 0 0-18336 {}} {256 0 0 0-20284 {}} {256 0 0 0-20278 {}} {256 0 0 0-18335 {}} {256 0 0 0-20219 {}} {256 0 0 0-20212 {}} {256 0 0 0-18334 {}} {256 0 0 0-20161 {}} {256 0 0 0-20154 {}} {256 0 0 0-18333 {}} {256 0 0 0-20095 {}} {256 0 0 0-20088 {}} {256 0 0 0-18332 {}} {256 0 0 0-20037 {}} {256 0 0 0-20030 {}} {256 0 0 0-18331 {}} {256 0 0 0-19971 {}} {256 0 0 0-19964 {}} {256 0 0 0-18330 {}} {256 0 0 0-19913 {}} {256 0 0 0-19906 {}} {256 0 0 0-18329 {}} {256 0 0 0-19847 {}} {256 0 0 0-19840 {}} {256 0 0 0-18328 {}} {256 0 0 0-19789 {}} {256 0 0 0-19782 {}} {256 0 0 0-18327 {}} {256 0 0 0-19723 {}} {256 0 0 0-19716 {}} {256 0 0 0-18326 {}} {256 0 0 0-19665 {}} {256 0 0 0-19658 {}} {256 0 0 0-18325 {}} {256 0 0 0-19599 {}} {256 0 0 0-19592 {}} {256 0 0 0-18324 {}} {256 0 0 0-19541 {}} {256 0 0 0-19534 {}} {256 0 0 0-18323 {}} {256 0 0 0-19475 {}} {256 0 0 0-19468 {}} {256 0 0 0-18322 {}} {256 0 0 0-19417 {}} {256 0 0 0-19410 {}} {256 0 0 0-18321 {}} {256 0 0 0-19351 {}} {256 0 0 0-19343 {}} {256 0 0 0-18320 {}} {256 0 0 0-19292 {}} {256 0 0 0-19285 {}} {256 0 0 0-18319 {}} {256 0 0 0-19226 {}} {256 0 0 0-19219 {}} {256 0 0 0-18318 {}} {256 0 0 0-19168 {}} {256 0 0 0-19161 {}} {256 0 0 0-18317 {}} {256 0 0 0-19102 {}} {256 0 0 0-19095 {}} {256 0 0 0-18316 {}} {256 0 0 0-19044 {}} {256 0 0 0-19037 {}} {256 0 0 0-18315 {}} {256 0 0 0-18978 {}} {256 0 0 0-18971 {}} {256 0 0 0-18314 {}} {256 0 0 0-18920 {}} {256 0 0 0-18913 {}} {256 0 0 0-18313 {}} {256 0 0 0-18854 {}} {256 0 0 0-18846 {}} {256 0 0 0-18312 {}} {256 0 0 0-18795 {}} {256 0 0 0-18788 {}} {256 0 0 0-18311 {}} {256 0 0 0-18729 {}} {256 0 0 0-18722 {}} {256 0 0 0-18310 {}} {256 0 0 0-18671 {}} {256 0 0 0-18664 {}} {256 0 0 0-18309 {}} {256 0 0 0-18605 {}} {256 0 0 0-18597 {}} {256 0 0 0-18308 {}} {256 0 0 0-18546 {}} {256 0 0 0-18539 {}} {256 0 0 0-18307 {}} {256 0 0 0-18480 {}} {256 0 0 0-18472 {}} {256 0 0 0-18306 {}} {256 0 0 0-18421 {}} {256 0 0 0-18413 {}} {256 0 0 0-18305 {}} {256 0 0 0-18354 {}}} SUCCS {{774 0 0 0-18354 {}} {774 0 0 0-18305 {}} {774 0 0 0-18413 {}} {774 0 0 0-18421 {}} {774 0 0 0-18306 {}} {774 0 0 0-18472 {}} {774 0 0 0-18480 {}} {774 0 0 0-18307 {}} {774 0 0 0-18539 {}} {774 0 0 0-18546 {}} {774 0 0 0-18308 {}} {774 0 0 0-18597 {}} {774 0 0 0-18605 {}} {774 0 0 0-18309 {}} {774 0 0 0-18664 {}} {774 0 0 0-18671 {}} {774 0 0 0-18310 {}} {774 0 0 0-18722 {}} {774 0 0 0-18729 {}} {774 0 0 0-18311 {}} {774 0 0 0-18788 {}} {774 0 0 0-18795 {}} {774 0 0 0-18312 {}} {774 0 0 0-18846 {}} {774 0 0 0-18854 {}} {774 0 0 0-18313 {}} {774 0 0 0-18913 {}} {774 0 0 0-18920 {}} {774 0 0 0-18314 {}} {774 0 0 0-18971 {}} {774 0 0 0-18978 {}} {774 0 0 0-18315 {}} {774 0 0 0-19037 {}} {774 0 0 0-19044 {}} {774 0 0 0-18316 {}} {774 0 0 0-19095 {}} {774 0 0 0-19102 {}} {774 0 0 0-18317 {}} {774 0 0 0-19161 {}} {774 0 0 0-19168 {}} {774 0 0 0-18318 {}} {774 0 0 0-19219 {}} {774 0 0 0-19226 {}} {774 0 0 0-18319 {}} {774 0 0 0-19285 {}} {774 0 0 0-19292 {}} {774 0 0 0-18320 {}} {774 0 0 0-19343 {}} {774 0 0 0-19351 {}} {774 0 0 0-18321 {}} {774 0 0 0-19410 {}} {774 0 0 0-19417 {}} {774 0 0 0-18322 {}} {774 0 0 0-19468 {}} {774 0 0 0-19475 {}} {774 0 0 0-18323 {}} {774 0 0 0-19534 {}} {774 0 0 0-19541 {}} {774 0 0 0-18324 {}} {774 0 0 0-19592 {}} {774 0 0 0-19599 {}} {774 0 0 0-18325 {}} {774 0 0 0-19658 {}} {774 0 0 0-19665 {}} {774 0 0 0-18326 {}} {774 0 0 0-19716 {}} {774 0 0 0-19723 {}} {774 0 0 0-18327 {}} {774 0 0 0-19782 {}} {774 0 0 0-19789 {}} {774 0 0 0-18328 {}} {774 0 0 0-19840 {}} {774 0 0 0-19847 {}} {774 0 0 0-18329 {}} {774 0 0 0-19906 {}} {774 0 0 0-19913 {}} {774 0 0 0-18330 {}} {774 0 0 0-19964 {}} {774 0 0 0-19971 {}} {774 0 0 0-18331 {}} {774 0 0 0-20030 {}} {774 0 0 0-20037 {}} {774 0 0 0-18332 {}} {774 0 0 0-20088 {}} {774 0 0 0-20095 {}} {774 0 0 0-18333 {}} {774 0 0 0-20154 {}} {774 0 0 0-20161 {}} {774 0 0 0-18334 {}} {774 0 0 0-20212 {}} {774 0 0 0-20219 {}} {774 0 0 0-18335 {}} {774 0 0 0-20278 {}} {774 0 0 0-20284 {}} {774 0 0 0-18336 {}} {774 0 0 0-20332 {}} {772 0 0 0-20335 {}}} CYCLES {}}
set a(0-20336) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2047 LOC {35 0.12375 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999} PREDS {{258 0 0 0-20334 {}} {130 0 0 0-18336 {}}} SUCCS {{258 0 0 0-20340 {}}} CYCLES {}}
set a(0-20337) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2048 LOC {34 1.0 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999} PREDS {{130 0 0 0-18336 {}}} SUCCS {{259 0 0 0-20338 {}}} CYCLES {}}
set a(0-20338) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2049 LOC {34 1.0 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999} PREDS {{259 0 0 0-20337 {}} {130 0 0 0-18336 {}}} SUCCS {{259 0 0 0-20339 {}}} CYCLES {}}
set a(0-20339) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2050 LOC {34 1.0 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999} PREDS {{259 0 0 0-20338 {}} {130 0 0 0-18336 {}}} SUCCS {{259 0 0 0-20340 {}}} CYCLES {}}
set a(0-20340) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.08 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2051 LOC {35 0.12375 35 0.8650000499999999 35 0.8650000499999999 35 0.9999999249999999 35 0.9999999249999999} PREDS {{259 0 0 0-20339 {}} {258 0 0 0-20336 {}} {130 0 0 0-18336 {}}} SUCCS {{259 0 0 0-20341 {}}} CYCLES {}}
set a(0-20341) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2052 LOC {35 0.25874995 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-20340 {}} {130 0 0 0-18336 {}}} SUCCS {{259 0 0 0-20342 {}}} CYCLES {}}
set a(0-20342) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2053 LOC {35 0.25874995 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-20341 {}} {130 0 0 0-18336 {}}} SUCCS {{259 0 0 0-20343 {}}} CYCLES {}}
set a(0-20343) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18304 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2054 LOC {35 0.25874995 35 1.0 35 1.0 35 1.0 35 1.0} PREDS {{772 0 0 0-20343 {}} {259 0 0 0-20342 {}} {130 0 0 0-18336 {}} {256 0 0 0-18348 {}}} SUCCS {{774 0 0 0-18348 {}} {772 0 0 0-20343 {}}} CYCLES {}}
set a(0-18304) {CHI {0-18348 0-18349 0-18350 0-18351 0-18352 0-18353 0-18354 0-18355 0-18356 0-18357 0-18358 0-18359 0-18360 0-18361 0-18305 0-18410 0-18411 0-18412 0-18413 0-18414 0-18415 0-18416 0-18417 0-18418 0-18419 0-18420 0-18421 0-18422 0-18423 0-18424 0-18425 0-18426 0-18427 0-18306 0-18469 0-18470 0-18471 0-18472 0-18473 0-18474 0-18475 0-18476 0-18477 0-18478 0-18479 0-18480 0-18481 0-18482 0-18483 0-18484 0-18485 0-18486 0-18487 0-18488 0-18307 0-18536 0-18537 0-18538 0-18539 0-18540 0-18541 0-18542 0-18543 0-18544 0-18545 0-18546 0-18547 0-18548 0-18549 0-18550 0-18551 0-18552 0-18308 0-18594 0-18595 0-18596 0-18597 0-18598 0-18599 0-18600 0-18601 0-18602 0-18603 0-18604 0-18605 0-18606 0-18607 0-18608 0-18609 0-18610 0-18611 0-18612 0-18613 0-18309 0-18661 0-18662 0-18663 0-18664 0-18665 0-18666 0-18667 0-18668 0-18669 0-18670 0-18671 0-18672 0-18673 0-18674 0-18675 0-18676 0-18677 0-18310 0-18719 0-18720 0-18721 0-18722 0-18723 0-18724 0-18725 0-18726 0-18727 0-18728 0-18729 0-18730 0-18731 0-18732 0-18733 0-18734 0-18735 0-18736 0-18737 0-18311 0-18785 0-18786 0-18787 0-18788 0-18789 0-18790 0-18791 0-18792 0-18793 0-18794 0-18795 0-18796 0-18797 0-18798 0-18799 0-18800 0-18801 0-18312 0-18843 0-18844 0-18845 0-18846 0-18847 0-18848 0-18849 0-18850 0-18851 0-18852 0-18853 0-18854 0-18855 0-18856 0-18857 0-18858 0-18859 0-18860 0-18861 0-18862 0-18313 0-18910 0-18911 0-18912 0-18913 0-18914 0-18915 0-18916 0-18917 0-18918 0-18919 0-18920 0-18921 0-18922 0-18923 0-18924 0-18925 0-18926 0-18314 0-18968 0-18969 0-18970 0-18971 0-18972 0-18973 0-18974 0-18975 0-18976 0-18977 0-18978 0-18979 0-18980 0-18981 0-18982 0-18983 0-18984 0-18985 0-18986 0-18315 0-19034 0-19035 0-19036 0-19037 0-19038 0-19039 0-19040 0-19041 0-19042 0-19043 0-19044 0-19045 0-19046 0-19047 0-19048 0-19049 0-19050 0-18316 0-19092 0-19093 0-19094 0-19095 0-19096 0-19097 0-19098 0-19099 0-19100 0-19101 0-19102 0-19103 0-19104 0-19105 0-19106 0-19107 0-19108 0-19109 0-19110 0-18317 0-19158 0-19159 0-19160 0-19161 0-19162 0-19163 0-19164 0-19165 0-19166 0-19167 0-19168 0-19169 0-19170 0-19171 0-19172 0-19173 0-19174 0-18318 0-19216 0-19217 0-19218 0-19219 0-19220 0-19221 0-19222 0-19223 0-19224 0-19225 0-19226 0-19227 0-19228 0-19229 0-19230 0-19231 0-19232 0-19233 0-19234 0-18319 0-19282 0-19283 0-19284 0-19285 0-19286 0-19287 0-19288 0-19289 0-19290 0-19291 0-19292 0-19293 0-19294 0-19295 0-19296 0-19297 0-19298 0-18320 0-19340 0-19341 0-19342 0-19343 0-19344 0-19345 0-19346 0-19347 0-19348 0-19349 0-19350 0-19351 0-19352 0-19353 0-19354 0-19355 0-19356 0-19357 0-19358 0-19359 0-18321 0-19407 0-19408 0-19409 0-19410 0-19411 0-19412 0-19413 0-19414 0-19415 0-19416 0-19417 0-19418 0-19419 0-19420 0-19421 0-19422 0-19423 0-18322 0-19465 0-19466 0-19467 0-19468 0-19469 0-19470 0-19471 0-19472 0-19473 0-19474 0-19475 0-19476 0-19477 0-19478 0-19479 0-19480 0-19481 0-19482 0-19483 0-18323 0-19531 0-19532 0-19533 0-19534 0-19535 0-19536 0-19537 0-19538 0-19539 0-19540 0-19541 0-19542 0-19543 0-19544 0-19545 0-19546 0-19547 0-18324 0-19589 0-19590 0-19591 0-19592 0-19593 0-19594 0-19595 0-19596 0-19597 0-19598 0-19599 0-19600 0-19601 0-19602 0-19603 0-19604 0-19605 0-19606 0-19607 0-18325 0-19655 0-19656 0-19657 0-19658 0-19659 0-19660 0-19661 0-19662 0-19663 0-19664 0-19665 0-19666 0-19667 0-19668 0-19669 0-19670 0-19671 0-18326 0-19713 0-19714 0-19715 0-19716 0-19717 0-19718 0-19719 0-19720 0-19721 0-19722 0-19723 0-19724 0-19725 0-19726 0-19727 0-19728 0-19729 0-19730 0-19731 0-18327 0-19779 0-19780 0-19781 0-19782 0-19783 0-19784 0-19785 0-19786 0-19787 0-19788 0-19789 0-19790 0-19791 0-19792 0-19793 0-19794 0-19795 0-18328 0-19837 0-19838 0-19839 0-19840 0-19841 0-19842 0-19843 0-19844 0-19845 0-19846 0-19847 0-19848 0-19849 0-19850 0-19851 0-19852 0-19853 0-19854 0-19855 0-18329 0-19903 0-19904 0-19905 0-19906 0-19907 0-19908 0-19909 0-19910 0-19911 0-19912 0-19913 0-19914 0-19915 0-19916 0-19917 0-19918 0-19919 0-18330 0-19961 0-19962 0-19963 0-19964 0-19965 0-19966 0-19967 0-19968 0-19969 0-19970 0-19971 0-19972 0-19973 0-19974 0-19975 0-19976 0-19977 0-19978 0-19979 0-18331 0-20027 0-20028 0-20029 0-20030 0-20031 0-20032 0-20033 0-20034 0-20035 0-20036 0-20037 0-20038 0-20039 0-20040 0-20041 0-20042 0-20043 0-18332 0-20085 0-20086 0-20087 0-20088 0-20089 0-20090 0-20091 0-20092 0-20093 0-20094 0-20095 0-20096 0-20097 0-20098 0-20099 0-20100 0-20101 0-20102 0-20103 0-18333 0-20151 0-20152 0-20153 0-20154 0-20155 0-20156 0-20157 0-20158 0-20159 0-20160 0-20161 0-20162 0-20163 0-20164 0-20165 0-20166 0-20167 0-18334 0-20209 0-20210 0-20211 0-20212 0-20213 0-20214 0-20215 0-20216 0-20217 0-20218 0-20219 0-20220 0-20221 0-20222 0-20223 0-20224 0-20225 0-20226 0-20227 0-18335 0-20275 0-20276 0-20277 0-20278 0-20279 0-20280 0-20281 0-20282 0-20283 0-20284 0-20285 0-20286 0-20287 0-20288 0-20289 0-20290 0-18336 0-20332 0-20333 0-20334 0-20335 0-20336 0-20337 0-20338 0-20339 0-20340 0-20341 0-20342 0-20343} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 35 UNROLL 32 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {500004 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 4515 TOTAL_CYCLES_IN 54180 TOTAL_CYCLES_UNDER 445824 TOTAL_CYCLES 500004 NAME COMP_LOOP TYPE LOOP DELAY {5000050.00 ns} PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2055 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-18347 {}} {258 0 0 0-18346 {}} {258 0 0 0-18345 {}} {130 0 0 0-18344 {}} {774 0 0 0-20351 {}}} SUCCS {{772 0 0 0-18346 {}} {772 0 0 0-18347 {}} {131 0 0 0-20344 {}} {130 0 0 0-20345 {}} {130 0 0 0-20346 {}} {130 0 0 0-20347 {}} {130 0 0 0-20348 {}} {130 0 0 0-20349 {}} {130 0 0 0-20350 {}} {256 0 0 0-20351 {}}} CYCLES {}}
set a(0-20344) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2056 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-18304 {}} {774 0 0 0-20351 {}}} SUCCS {{259 0 0 0-20345 {}} {130 0 0 0-20350 {}} {256 0 0 0-20351 {}}} CYCLES {}}
set a(0-20345) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2057 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-20344 {}} {130 0 0 0-18304 {}}} SUCCS {{259 0 0 0-20346 {}} {130 0 0 0-20350 {}} {258 0 0 0-20351 {}}} CYCLES {}}
set a(0-20346) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2058 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-20345 {}} {130 0 0 0-18304 {}}} SUCCS {{259 0 0 0-20347 {}} {130 0 0 0-20350 {}}} CYCLES {}}
set a(0-20347) {AREA_SCORE {} NAME STAGE_LOOP:conc#1 TYPE CONCATENATE PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2059 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-20346 {}} {130 0 0 0-18304 {}}} SUCCS {{259 0 0 0-20348 {}} {130 0 0 0-20350 {}}} CYCLES {}}
set a(0-20348) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2060 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-20347 {}} {130 0 0 0-18304 {}}} SUCCS {{259 0 0 0-20349 {}} {130 0 0 0-20350 {}}} CYCLES {}}
set a(0-20349) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2061 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-20348 {}} {130 0 0 0-18304 {}}} SUCCS {{259 0 0 0-20350 {}}} CYCLES {}}
set a(0-20350) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-18303 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2062 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-20349 {}} {130 0 0 0-20348 {}} {130 0 0 0-20347 {}} {130 0 0 0-20346 {}} {130 0 0 0-20345 {}} {130 0 0 0-20344 {}} {130 0 0 0-18304 {}}} SUCCS {{129 0 0 0-20351 {}}} CYCLES {}}
set a(0-20351) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-18303 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-20351 {}} {129 0 0 0-20350 {}} {258 0 0 0-20345 {}} {256 0 0 0-20344 {}} {256 0 0 0-18304 {}} {256 0 0 0-18344 {}}} SUCCS {{774 0 0 0-18344 {}} {774 0 0 0-18304 {}} {774 0 0 0-20344 {}} {772 0 0 0-20351 {}}} CYCLES {}}
set a(0-18303) {CHI {0-18344 0-18345 0-18346 0-18347 0-18304 0-20344 0-20345 0-20346 0-20347 0-20348 0-20349 0-20350 0-20351} ITERATIONS 12 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {500028 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 24 TOTAL_CYCLES_IN 24 TOTAL_CYCLES_UNDER 500004 TOTAL_CYCLES 500028 NAME STAGE_LOOP TYPE LOOP DELAY {5000290.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2063 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-18343 {}} {130 0 0 0-18342 {}} {130 0 0 0-18341 {}} {130 0 0 0-18339 {}} {130 0 0 0-18338 {}} {258 0 0 0-18337 {}}} SUCCS {{772 0 0 0-18343 {}} {131 0 0 0-20352 {}} {130 0 0 0-20353 {}} {130 0 0 0-20354 {}} {130 0 0 0-20355 {}} {130 0 0 0-20356 {}} {130 0 0 0-20357 {}} {130 0 0 0-20358 {}} {130 0 0 0-20359 {}} {130 0 0 0-20360 {}} {130 0 0 0-20361 {}} {130 0 0 0-20362 {}} {130 0 0 0-20363 {}} {130 0 0 0-20364 {}} {130 0 0 0-20365 {}} {130 0 0 0-20366 {}} {130 0 0 0-20367 {}} {130 0 0 0-20368 {}} {130 0 0 0-20369 {}}} CYCLES {}}
set a(0-20352) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2064 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-18303 {}} {130 0 0 0-18342 {}}} SUCCS {} CYCLES {}}
set a(0-20353) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2065 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-18303 {}} {130 0 0 0-18342 {}}} SUCCS {{66 0 0 0-20356 {}} {66 0 0 0-20359 {}} {66 0 0 0-20362 {}} {66 0 0 0-20365 {}} {66 0 0 0-20368 {}}} CYCLES {}}
set a(0-20354) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2066 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-18303 {}} {146 0 0 0-18342 {}}} SUCCS {} CYCLES {}}
set a(0-20355) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2067 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-18303 {}} {128 0 0 0-20356 {}}} SUCCS {{259 0 0 0-20356 {}}} CYCLES {}}
set a(0-20356) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2068 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-20356 {}} {259 0 0 0-20355 {}} {66 0 0 0-20353 {}} {130 0 0 0-18303 {}} {66 0 0 0-18340 {}}} SUCCS {{128 0 0 0-20355 {}} {772 0 0 0-20356 {}} {259 0 0 0-20357 {}}} CYCLES {}}
set a(0-20357) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2069 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-20356 {}} {130 0 0 0-18303 {}}} SUCCS {} CYCLES {}}
set a(0-20358) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2070 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-18303 {}} {128 0 0 0-20359 {}}} SUCCS {{259 0 0 0-20359 {}}} CYCLES {}}
set a(0-20359) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2071 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-20359 {}} {259 0 0 0-20358 {}} {66 0 0 0-20353 {}} {130 0 0 0-18303 {}} {66 0 0 0-18340 {}}} SUCCS {{128 0 0 0-20358 {}} {772 0 0 0-20359 {}} {259 0 0 0-20360 {}}} CYCLES {}}
set a(0-20360) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2072 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-20359 {}} {130 0 0 0-18303 {}}} SUCCS {} CYCLES {}}
set a(0-20361) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2073 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-18303 {}} {128 0 0 0-20362 {}}} SUCCS {{259 0 0 0-20362 {}}} CYCLES {}}
set a(0-20362) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2074 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-20362 {}} {259 0 0 0-20361 {}} {66 0 0 0-20353 {}} {130 0 0 0-18303 {}} {66 0 0 0-18340 {}} {256 0 0 0-18338 {}}} SUCCS {{774 0 0 0-18338 {}} {128 0 0 0-20361 {}} {772 0 0 0-20362 {}} {259 0 0 0-20363 {}}} CYCLES {}}
set a(0-20363) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2075 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-20362 {}} {130 0 0 0-18303 {}}} SUCCS {} CYCLES {}}
set a(0-20364) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2076 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-18303 {}} {128 0 0 0-20365 {}}} SUCCS {{259 0 0 0-20365 {}}} CYCLES {}}
set a(0-20365) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2077 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-20365 {}} {259 0 0 0-20364 {}} {66 0 0 0-20353 {}} {130 0 0 0-18303 {}} {66 0 0 0-18340 {}} {256 0 0 0-18337 {}}} SUCCS {{774 0 0 0-18337 {}} {128 0 0 0-20364 {}} {772 0 0 0-20365 {}} {259 0 0 0-20366 {}}} CYCLES {}}
set a(0-20366) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2078 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-20365 {}} {130 0 0 0-18303 {}}} SUCCS {} CYCLES {}}
set a(0-20367) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2079 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-18303 {}} {128 0 0 0-20368 {}}} SUCCS {{259 0 0 0-20368 {}}} CYCLES {}}
set a(0-20368) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2080 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-20368 {}} {259 0 0 0-20367 {}} {66 0 0 0-20353 {}} {130 0 0 0-18303 {}} {66 0 0 0-18340 {}}} SUCCS {{128 0 0 0-20367 {}} {772 0 0 0-20368 {}} {259 0 0 0-20369 {}}} CYCLES {}}
set a(0-20369) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-18302 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2081 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-20368 {}} {130 0 0 0-18303 {}}} SUCCS {} CYCLES {}}
set a(0-18302) {CHI {0-18337 0-18338 0-18339 0-18340 0-18341 0-18342 0-18343 0-18303 0-20352 0-20353 0-20354 0-20355 0-20356 0-20357 0-20358 0-20359 0-20360 0-20361 0-20362 0-20363 0-20364 0-20365 0-20366 0-20367 0-20368 0-20369} ITERATIONS Infinite LATENCY {500025 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {500031 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 500028 TOTAL_CYCLES 500031 NAME main TYPE LOOP DELAY {5000320.00 ns} PAR 0-18301 XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2082 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-18301) {CHI 0-18302 ITERATIONS Infinite LATENCY {500025 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {500031 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 500031 TOTAL_CYCLES 500031 NAME core:rlp TYPE LOOP DELAY {5000320.00 ns} PAR {} XREFS b27a8f14-59af-41fd-ad52-d7ad782a5073-2083 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-18301-TOTALCYCLES) {500031}
set a(0-18301-QMOD) {ccs_in(14,32) 0-18337 ccs_in(15,32) 0-18338 ccs_sync_in_wait(12) 0-18340 mgc_shift_l(1,0,4,13) {0-18345 0-19350} mgc_add(4,0,3,1,4) {0-18352 0-20345} mgc_shift_l(1,0,4,12) {0-18353 0-18420 0-18479 0-18604 0-18853} mgc_mul(8,0,8,0,8) 0-18356 BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) {0-18358 0-18425 0-18485 0-18550 0-18610 0-18675 0-18734 0-18799 0-18859 0-18924 0-18983 0-19048 0-19107 0-19172 0-19231 0-19296 0-19356 0-19421 0-19480 0-19545 0-19604 0-19669 0-19728 0-19793 0-19852 0-19917 0-19976 0-20041 0-20100 0-20165 0-20224 0-20288} BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) {0-18360 0-18426 0-18487 0-18551 0-18612 0-18676 0-18736 0-18800 0-18861 0-18925 0-18985 0-19049 0-19109 0-19173 0-19233 0-19297 0-19358 0-19422 0-19482 0-19546 0-19606 0-19670 0-19730 0-19794 0-19854 0-19918 0-19978 0-20042 0-20102 0-20166 0-20226 0-20289} mgc_add(7,0,7,0,7) 0-18366 BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) {0-18370 0-18379 0-18394 0-18401 0-18434 0-18443 0-18455 0-18462 0-18498 0-18507 0-18522 0-18529 0-18559 0-18568 0-18580 0-18587 0-18623 0-18632 0-18647 0-18654 0-18684 0-18693 0-18705 0-18712 0-18747 0-18756 0-18771 0-18778 0-18808 0-18817 0-18829 0-18836 0-18872 0-18881 0-18896 0-18903 0-18933 0-18942 0-18954 0-18961 0-18996 0-19005 0-19020 0-19027 0-19057 0-19066 0-19078 0-19085 0-19120 0-19129 0-19144 0-19151 0-19181 0-19190 0-19202 0-19209 0-19244 0-19253 0-19268 0-19275 0-19305 0-19314 0-19326 0-19333 0-19369 0-19378 0-19393 0-19400 0-19430 0-19439 0-19451 0-19458 0-19493 0-19502 0-19517 0-19524 0-19554 0-19563 0-19575 0-19582 0-19617 0-19626 0-19641 0-19648 0-19678 0-19687 0-19699 0-19706 0-19741 0-19750 0-19765 0-19772 0-19802 0-19811 0-19823 0-19830 0-19865 0-19874 0-19889 0-19896 0-19926 0-19935 0-19947 0-19954 0-19989 0-19998 0-20013 0-20020 0-20050 0-20059 0-20071 0-20078 0-20113 0-20122 0-20137 0-20144 0-20174 0-20183 0-20195 0-20202 0-20237 0-20246 0-20261 0-20268 0-20297 0-20306 0-20318 0-20325} mgc_add(12,0,12,0,12) {0-18375 0-18378 0-18433 0-18439 0-18442 0-18503 0-18506 0-18558 0-18564 0-18567 0-18628 0-18631 0-18683 0-18689 0-18692 0-18752 0-18755 0-18807 0-18813 0-18816 0-18877 0-18880 0-18932 0-18938 0-18941 0-19001 0-19004 0-19056 0-19062 0-19065 0-19125 0-19128 0-19180 0-19186 0-19189 0-19249 0-19252 0-19304 0-19310 0-19313 0-19374 0-19377 0-19429 0-19435 0-19438 0-19498 0-19501 0-19553 0-19559 0-19562 0-19622 0-19625 0-19677 0-19683 0-19686 0-19746 0-19749 0-19801 0-19807 0-19810 0-19870 0-19873 0-19925 0-19931 0-19934 0-19994 0-19997 0-20049 0-20055 0-20058 0-20118 0-20121 0-20173 0-20179 0-20182 0-20242 0-20245 0-20296 0-20302 0-20305} mult_211a0e259bca55d0a7d87e37cf4e500170bb() {0-18384 0-18448 0-18512 0-18573 0-18637 0-18698 0-18761 0-18822 0-18886 0-18947 0-19010 0-19071 0-19134 0-19195 0-19258 0-19319 0-19383 0-19444 0-19507 0-19568 0-19631 0-19692 0-19755 0-19816 0-19879 0-19940 0-20003 0-20064 0-20127 0-20188 0-20251 0-20311} mgc_add(32,0,32,0,32) {0-18386 0-18396 0-18403 0-18450 0-18457 0-18514 0-18524 0-18575 0-18582 0-18639 0-18649 0-18700 0-18707 0-18763 0-18773 0-18824 0-18831 0-18888 0-18898 0-18949 0-18956 0-19012 0-19022 0-19073 0-19080 0-19136 0-19146 0-19197 0-19204 0-19260 0-19270 0-19321 0-19328 0-19385 0-19395 0-19446 0-19453 0-19509 0-19519 0-19570 0-19577 0-19633 0-19643 0-19694 0-19701 0-19757 0-19767 0-19818 0-19825 0-19881 0-19891 0-19942 0-19949 0-20005 0-20015 0-20066 0-20073 0-20129 0-20139 0-20190 0-20197 0-20253 0-20263 0-20313 0-20320} modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() {0-18389 0-18453 0-18517 0-18578 0-18642 0-18703 0-18766 0-18827 0-18891 0-18952 0-19015 0-19076 0-19139 0-19200 0-19263 0-19324 0-19388 0-19449 0-19512 0-19573 0-19636 0-19697 0-19760 0-19821 0-19884 0-19945 0-20008 0-20069 0-20132 0-20193 0-20256 0-20316} modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() {0-18399 0-18460 0-18527 0-18585 0-18652 0-18710 0-18776 0-18834 0-18901 0-18959 0-19025 0-19083 0-19149 0-19207 0-19273 0-19331 0-19398 0-19456 0-19522 0-19580 0-19646 0-19704 0-19770 0-19828 0-19894 0-19952 0-20018 0-20076 0-20142 0-20200 0-20266 0-20323} mgc_add(20,0,1,1,21) 0-18405 mgc_add(13,0,12,0,13) {0-18416 0-18465 0-18475 0-18532 0-18590 0-18600 0-18657 0-18667 0-18715 0-18725 0-18781 0-18839 0-18849 0-18906 0-18916 0-18964 0-18974 0-19030 0-19088 0-19098 0-19154 0-19164 0-19212 0-19222 0-19278 0-19336 0-19346 0-19403 0-19413 0-19461 0-19471 0-19527 0-19585 0-19595 0-19651 0-19661 0-19709 0-19719 0-19775 0-19833 0-19843 0-19899 0-19909 0-19957 0-19967 0-20023 0-20081 0-20091 0-20147 0-20157 0-20205 0-20215 0-20271 0-20328} mgc_mul(12,0,12,0,12) {0-18424 0-18483 0-18549 0-18608 0-18674 0-18732 0-18798 0-18857 0-18923 0-18981 0-19047 0-19105 0-19171 0-19229 0-19295 0-19354 0-19420 0-19478 0-19544 0-19602 0-19668 0-19726 0-19792 0-19850 0-19916 0-19974 0-20040 0-20098 0-20164 0-20222 0-20287} mgc_add(11,0,11,0,11) {0-18494 0-18542 0-18743 0-18992 0-19040 0-19240 0-19489 0-19537 0-19737 0-19985 0-20033 0-20233} mgc_add(10,0,10,0,10) {0-18619 0-18791 0-19116 0-19613 0-19785 0-20109} mgc_add(9,0,9,0,9) {0-18868 0-19288 0-19861} mgc_add(8,0,8,0,8) {0-19365 0-20280} mgc_add(7,0,2,1,8) 0-20334 mgc_add(13,0,13,0,13) 0-20340 mgc_add(5,0,5,0,5) 0-20348 ccs_sync_out_wait(18) 0-20353 mgc_io_sync(0) {0-20356 0-20359 0-20362 0-20365 0-20368}}
set a(0-18301-PROC_NAME) {core}
set a(0-18301-HIER_NAME) {/inPlaceNTT_DIT_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-18301}

