<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Laby4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Laby4a.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Laby4a.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Laby4a.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Laby4a.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Laby4a.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Laby4a.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Laby4a.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Laby4a.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Laby4a.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Laby4a.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Laby4a.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Laby4a.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Laby4a.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Laby4a.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Laby4a.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Laby4a.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Laby4a.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Laby4a.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Laby4a.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Laby4a.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Laby4a.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Laby4a_Laby4a_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Laby4a_Laby4a_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Laby4a_Laby4a_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Laby4a_Laby4a_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Laby4a_drc.vf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Laby4a_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Laby4a_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Laby4a_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Laby4a_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Laby4a_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Laby4a_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Laby4a_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Laby4a_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Laby4a_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Laby4a_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Laby4a_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Laby4a_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Laby4a_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Laby4a_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Laby4a_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/Laby4a_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1585894904" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1585894904">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585899487" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1585899487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585900130" xil_pn:in_ck="121044972812682454" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1585900130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby4a_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1585900310" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4700625225374088965" xil_pn:start_ts="1585900310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585900312" xil_pn:in_ck="3668029477410281" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8071407705035757763" xil_pn:start_ts="1585900310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby4a.vf"/>
    </transform>
    <transform xil_pn:end_ts="1585900312" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="215771193884956060" xil_pn:start_ts="1585900312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585900312" xil_pn:in_ck="934295876054836285" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1585900312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby4a.vf"/>
      <outfile xil_pn:name="Laby4a_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1586334948" xil_pn:in_ck="934295876054836285" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3508103189506770814" xil_pn:start_ts="1586334941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Laby4a_Laby4a_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Laby4a_Laby4a_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1586334949" xil_pn:in_ck="2776458010571266234" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3193250531103620161" xil_pn:start_ts="1586334948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Laby4a_Laby4a_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1585899153" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1585899153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585899155" xil_pn:in_ck="3668029477410281" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2196599439711404815" xil_pn:start_ts="1585899153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby4a.vf"/>
    </transform>
    <transform xil_pn:end_ts="1585899155" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="215771193884956060" xil_pn:start_ts="1585899155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585899155" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1585899155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585899155" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7470313536929618637" xil_pn:start_ts="1585899155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585899155" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1585899155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585899155" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5519512344652785702" xil_pn:start_ts="1585899155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585899168" xil_pn:in_ck="111152408406471" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6219467025736879784" xil_pn:start_ts="1585899155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Laby4a.jhd"/>
      <outfile xil_pn:name="Laby4a.lso"/>
      <outfile xil_pn:name="Laby4a.ngc"/>
      <outfile xil_pn:name="Laby4a.ngr"/>
      <outfile xil_pn:name="Laby4a.prj"/>
      <outfile xil_pn:name="Laby4a.stx"/>
      <outfile xil_pn:name="Laby4a.syr"/>
      <outfile xil_pn:name="Laby4a.xst"/>
      <outfile xil_pn:name="Laby4a_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1585899168" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202360466649247" xil_pn:start_ts="1585899168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585900219" xil_pn:in_ck="3668029477404963" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5114356826986255007" xil_pn:start_ts="1585900211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby4a.bld"/>
      <outfile xil_pn:name="Laby4a.ngd"/>
      <outfile xil_pn:name="Laby4a_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1585900232" xil_pn:in_ck="3668029477404964" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1585900219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby4a.pcf"/>
      <outfile xil_pn:name="Laby4a_map.map"/>
      <outfile xil_pn:name="Laby4a_map.mrp"/>
      <outfile xil_pn:name="Laby4a_map.ncd"/>
      <outfile xil_pn:name="Laby4a_map.ngm"/>
      <outfile xil_pn:name="Laby4a_map.xrpt"/>
      <outfile xil_pn:name="Laby4a_summary.xml"/>
      <outfile xil_pn:name="Laby4a_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1585900247" xil_pn:in_ck="-3438413435088436675" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1585900232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby4a.ncd"/>
      <outfile xil_pn:name="Laby4a.pad"/>
      <outfile xil_pn:name="Laby4a.par"/>
      <outfile xil_pn:name="Laby4a.ptwx"/>
      <outfile xil_pn:name="Laby4a.unroutes"/>
      <outfile xil_pn:name="Laby4a.xpi"/>
      <outfile xil_pn:name="Laby4a_pad.csv"/>
      <outfile xil_pn:name="Laby4a_pad.txt"/>
      <outfile xil_pn:name="Laby4a_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1585900247" xil_pn:in_ck="3668029477404832" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1585900244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby4a.twr"/>
      <outfile xil_pn:name="Laby4a.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1585899172" xil_pn:in_ck="3668029477404963" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="3125473087752540554" xil_pn:start_ts="1585899168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Laby4a_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Laby4a_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
