$date
	Tue Nov 18 20:36:24 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mu0_tb $end
$var wire 16 ! pc [15:0] $end
$var wire 16 " ir [15:0] $end
$var wire 16 # acc [15:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 16 & acc [15:0] $end
$var reg 12 ' address [11:0] $end
$var reg 16 ( ir [15:0] $end
$var reg 4 ) opcode [15:12] $end
$var reg 16 * pc [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
1%
0$
bx #
bx "
bx !
$end
#5000
b0 '
b0 )
b11 #
b11 &
b0 !
b0 *
b0 "
b0 (
1$
#10000
0$
0%
#15000
b1 #
b1 &
b11 '
b1 !
b1 *
b11 "
b11 (
1$
#20000
0$
#25000
b10 '
b110 )
b10 !
b10 *
b110000000000010 "
b110000000000010 (
1$
#30000
0$
#35000
b0 '
b111 )
b111000000000000 "
b111000000000000 (
1$
#40000
0$
