// Seed: 2128290100
module module_0 (
    input logic id_0,
    output id_1,
    input wor id_2,
    input id_3
);
  logic id_4;
  int id_5 (
      .id_0(1'h0),
      .id_1(1'd0),
      .id_2(1'b0),
      .id_3(id_2),
      .id_4(1),
      .id_5(1),
      .id_6(id_2[1]),
      .id_7(1 | 1)
  );
  generate
    assign id_1[1] = id_5;
  endgenerate
endmodule
