Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga_controller.v" in library work
Compiling verilog include file "defs.v"
Compiling verilog file "paddle.v" in library work
Module <vga_controller> compiled
Compiling verilog file "colldetect.v" in library work
Compiling verilog include file "defs.v"
Module <paddle> compiled
Compiling verilog file "ball.v" in library work
Compiling verilog include file "defs.v"
Module <colldetect> compiled
Compiling verilog file "background.v" in library work
Compiling verilog include file "defs.v"
Module <ball> compiled
Compiling verilog file "pong.v" in library work
Compiling verilog include file "defs.v"
Module <background> compiled
Module <pong> compiled
No errors in compilation
Analysis of file <"pong.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <pong> in library <work>.

Analyzing hierarchy for module <vga_controller> in library <work>.

Analyzing hierarchy for module <ball> in library <work>.

Analyzing hierarchy for module <background> in library <work>.

Analyzing hierarchy for module <paddle> in library <work>.

Analyzing hierarchy for module <colldetect> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pong>.
Module <pong> is correct for synthesis.
 
Analyzing module <vga_controller> in library <work>.
Module <vga_controller> is correct for synthesis.
 
Analyzing module <ball> in library <work>.
Module <ball> is correct for synthesis.
 
Analyzing module <background> in library <work>.
Module <background> is correct for synthesis.
 
Analyzing module <paddle> in library <work>.
Module <paddle> is correct for synthesis.
 
Analyzing module <colldetect> in library <work>.
Module <colldetect> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_controller>.
    Related source file is "vga_controller.v".
WARNING:Xst:646 - Signal <video_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <vblank>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 11-bit comparator greatequal for signal <blanking$cmp_ge0000> created at line 58.
    Found 11-bit up counter for signal <hcounter>.
    Found 11-bit comparator greatequal for signal <hs$cmp_ge0000> created at line 39.
    Found 11-bit comparator less for signal <hs$cmp_lt0000> created at line 39.
    Found 11-bit up counter for signal <vcounter>.
    Found 11-bit comparator greatequal for signal <vs$cmp_ge0000> created at line 46.
    Found 11-bit comparator less for signal <vs$cmp_lt0000> created at line 46.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <vga_controller> synthesized.


Synthesizing Unit <ball>.
    Related source file is "ball.v".
    Found 11-bit updown accumulator for signal <ball_h_init>.
    Found 1-bit register for signal <pixel_valid>.
    Found 11-bit updown accumulator for signal <ball_v_init>.
    Found 1-bit register for signal <ball_h_dir>.
    Found 5-bit adder carry out for signal <add0000$addsub0000> created at line 52.
    Found 6-bit adder carry out for signal <add0001$addsub0000> created at line 65.
    Found 11-bit adder for signal <ball_h_dir$add0000> created at line 47.
    Found 11-bit comparator greatequal for signal <ball_h_dir$cmp_ge0000> created at line 52.
    Found 11-bit comparator less for signal <ball_h_dir$cmp_lt0000> created at line 47.
    Found 11-bit adder for signal <ball_h_init$addsub0000> created at line 47.
    Found 11-bit comparator greatequal for signal <ball_h_init$cmp_ge0000> created at line 47.
    Found 11-bit comparator less for signal <ball_h_init$cmp_lt0000> created at line 52.
    Found 5-bit register for signal <ball_speed>.
    Found 1-bit register for signal <ball_v_dir>.
    Found 11-bit adder for signal <ball_v_dir$add0000> created at line 60.
    Found 11-bit comparator greatequal for signal <ball_v_dir$cmp_ge0000> created at line 65.
    Found 11-bit comparator less for signal <ball_v_dir$cmp_lt0000> created at line 60.
    Found 11-bit adder for signal <ball_v_init$addsub0000> created at line 60.
    Found 11-bit comparator greatequal for signal <ball_v_init$cmp_ge0000> created at line 60.
    Found 11-bit comparator less for signal <ball_v_init$cmp_lt0000> created at line 65.
    Found 11-bit adder for signal <pixel_valid$add0002> created at line 30.
    Found 11-bit adder for signal <pixel_valid$add0003> created at line 30.
    Found 11-bit comparator greatequal for signal <pixel_valid$cmp_ge0000> created at line 30.
    Found 11-bit comparator greatequal for signal <pixel_valid$cmp_ge0001> created at line 30.
    Found 11-bit comparator lessequal for signal <pixel_valid$cmp_le0000> created at line 30.
    Found 11-bit comparator lessequal for signal <pixel_valid$cmp_le0001> created at line 30.
    Summary:
	inferred   2 Accumulator(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <ball> synthesized.


Synthesizing Unit <background>.
    Related source file is "background.v".
    Found 1-bit register for signal <bottom_valid>.
    Found 11-bit comparator greatequal for signal <bottom_valid$cmp_ge0000> created at line 51.
    Found 1-bit register for signal <left_valid>.
    Found 11-bit comparator greatequal for signal <left_valid$cmp_ge0000> created at line 18.
    Found 11-bit comparator greatequal for signal <left_valid$cmp_ge0001> created at line 18.
    Found 11-bit comparator lessequal for signal <left_valid$cmp_le0000> created at line 18.
    Found 11-bit comparator lessequal for signal <left_valid$cmp_le0001> created at line 18.
    Found 1-bit register for signal <right_valid>.
    Found 11-bit comparator greatequal for signal <right_valid$cmp_ge0000> created at line 29.
    Found 11-bit comparator lessequal for signal <right_valid$cmp_le0000> created at line 29.
    Found 1-bit register for signal <top_valid>.
    Found 11-bit comparator lessequal for signal <top_valid$cmp_le0000> created at line 40.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <background> synthesized.


Synthesizing Unit <paddle>.
    Related source file is "paddle.v".
    Found 11-bit updown accumulator for signal <paddle_v_pos>.
    Found 1-bit register for signal <pixel_valid>.
    Found 11-bit comparator greatequal for signal <paddle_v_pos$cmp_ge0000> created at line 32.
    Found 11-bit comparator lessequal for signal <paddle_v_pos$cmp_le0000> created at line 39.
    Found 11-bit adder for signal <pixel_valid$add0000> created at line 19.
    Found 11-bit adder for signal <pixel_valid$addsub0000> created at line 19.
    Found 11-bit comparator greatequal for signal <pixel_valid$cmp_ge0000> created at line 19.
    Found 11-bit comparator greatequal for signal <pixel_valid$cmp_ge0001> created at line 19.
    Found 11-bit comparator lessequal for signal <pixel_valid$cmp_le0000> created at line 19.
    Found 11-bit comparator lessequal for signal <pixel_valid$cmp_le0001> created at line 19.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <paddle> synthesized.


Synthesizing Unit <colldetect>.
    Related source file is "colldetect.v".
    Found 16x7-bit ROM for signal <seg$mux0000> created at line 85.
    Found 4x4-bit ROM for signal <an$mux0000> created at line 99.
    Found 4-bit register for signal <an>.
    Found 1-bit register for signal <coll_wall>.
    Found 1-bit register for signal <coll_paddle>.
    Found 7-bit register for signal <seg>.
    Found 2-bit up counter for signal <cnt>.
    Found 11-bit adder for signal <coll_paddle$addsub0000> created at line 47.
    Found 11-bit adder for signal <coll_paddle$addsub0001> created at line 47.
    Found 11-bit adder for signal <coll_paddle$addsub0002> created at line 60.
    Found 11-bit comparator greatequal for signal <coll_paddle$cmp_ge0000> created at line 60.
    Found 11-bit comparator greater for signal <coll_paddle$cmp_gt0000> created at line 47.
    Found 11-bit comparator greater for signal <coll_paddle$cmp_gt0001> created at line 60.
    Found 11-bit comparator lessequal for signal <coll_paddle$cmp_le0000> created at line 47.
    Found 11-bit comparator less for signal <coll_paddle$cmp_lt0000> created at line 47.
    Found 11-bit comparator less for signal <coll_paddle$cmp_lt0001> created at line 60.
    Found 11-bit adder for signal <coll_wall$add0000> created at line 55.
    Found 11-bit adder for signal <coll_wall$addsub0000> created at line 55.
    Found 11-bit comparator greatequal for signal <coll_wall$cmp_ge0000> created at line 55.
    Found 11-bit comparator lessequal for signal <coll_wall$cmp_le0000> created at line 42.
    Found 11-bit subtractor for signal <coll_wall$sub0000> created at line 42.
    Found 16-bit up counter for signal <counter>.
    Found 4-bit register for signal <digit>.
    Found 4-bit 4-to-1 multiplexer for signal <digit$mux0000> created at line 78.
    Found 4-bit up counter for signal <player1_0>.
    Found 4-bit up counter for signal <player1_1>.
    Found 4-bit up counter for signal <player2_0>.
    Found 4-bit up counter for signal <player2_1>.
    Found 1-bit register for signal <update_lcd>.
    Summary:
	inferred   2 ROM(s).
	inferred   6 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <colldetect> synthesized.


Synthesizing Unit <pong>.
    Related source file is "pong.v".
WARNING:Xst:1306 - Output <led<2>> is never assigned.
WARNING:Xst:1780 - Signal <coll_wall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <clk_2>.
    Found 1-bit register for signal <color>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pong> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 18
 11-bit adder                                          : 15
 11-bit subtractor                                     : 1
 5-bit adder carry out                                 : 1
 6-bit adder carry out                                 : 1
# Counters                                             : 8
 11-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Accumulators                                         : 4
 11-bit updown accumulator                             : 4
# Registers                                            : 22
 1-bit register                                        : 18
 4-bit register                                        : 2
 5-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 45
 11-bit comparator greatequal                          : 21
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 8
 11-bit comparator lessequal                           : 14
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ball_speed_4> (without init value) has a constant value of 0 in block <ball0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <ball_speed<4:4>> (without init value) have a constant value of 0 in block <ball>.

Synthesizing (advanced) Unit <ball>.
The following registers are absorbed into accumulator <ball_h_init_ren>: 1 register on signal <ball_h_dir>.
The following registers are absorbed into accumulator <ball_v_init_ren>: 1 register on signal <ball_v_dir>.
Unit <ball> synthesized (advanced).

Synthesizing (advanced) Unit <colldetect>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_an_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <colldetect> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 18
 11-bit adder                                          : 15
 11-bit subtractor                                     : 1
 5-bit adder carry out                                 : 1
 6-bit adder carry out                                 : 1
# Counters                                             : 8
 11-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Accumulators                                         : 4
 11-bit updown accumulator                             : 4
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 45
 11-bit comparator greatequal                          : 21
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 8
 11-bit comparator lessequal                           : 14
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ball_h_dir> in Unit <ball> is equivalent to the following FF/Latch, which will be removed : <name> 
INFO:Xst:2261 - The FF/Latch <ball_v_dir> in Unit <ball> is equivalent to the following FF/Latch, which will be removed : <name1> 

Optimizing unit <pong> ...

Optimizing unit <vga_controller> ...

Optimizing unit <ball> ...

Optimizing unit <background> ...

Optimizing unit <colldetect> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong, actual ratio is 7.
FlipFlop color has been replicated 7 time(s) to handle iob=true attribute.
FlipFlop colldetect0/coll_wall has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop colldetect0/coll_paddle has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong.ngr
Top Level Output File Name         : pong
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 1175
#      GND                         : 1
#      INV                         : 56
#      LUT1                        : 123
#      LUT2                        : 209
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 70
#      LUT3_L                      : 2
#      LUT4                        : 90
#      LUT4_L                      : 2
#      MULT_AND                    : 1
#      MUXCY                       : 399
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 207
# FlipFlops/Latches                : 146
#      FD                          : 17
#      FDE                         : 48
#      FDR                         : 50
#      FDRE                        : 27
#      FDS                         : 4
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 8
#      OBUF                        : 23
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      309  out of   4656     6%  
 Number of Slice Flip Flops:            136  out of   9312     1%  
 Number of 4 input LUTs:                556  out of   9312     5%  
 Number of IOs:                          33
 Number of bonded IOBs:                  32  out of    232    13%  
    IOB Flip Flops:                      10
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | BUFGP                        | 33    |
clk_21                             | BUFG                         | 34    |
blank1                             | BUFG                         | 46    |
colldetect0/coll_wall              | NONE(colldetect0/player2_1_3)| 16    |
colldetect0/update_lcd             | NONE(colldetect0/cnt_1)      | 17    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.257ns (Maximum Frequency: 88.834MHz)
   Minimum input arrival time before clock: 10.230ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.188ns (frequency: 192.753MHz)
  Total number of paths / destination ports: 409 / 34
-------------------------------------------------------------------------
Delay:               5.188ns (Levels of Logic = 2)
  Source:            colldetect0/counter_10 (FF)
  Destination:       colldetect0/counter_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: colldetect0/counter_10 to colldetect0/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  colldetect0/counter_10 (colldetect0/counter_10)
     LUT4:I0->O            2   0.704   0.622  colldetect0/counter_cmp_eq00008 (colldetect0/counter_cmp_eq00008)
     LUT4:I0->O           16   0.704   1.034  colldetect0/counter_cmp_eq000064 (colldetect0/counter_cmp_eq0000)
     FDR:R                     0.911          colldetect0/counter_0
    ----------------------------------------
    Total                      5.188ns (2.910ns logic, 2.278ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_21'
  Clock period: 7.581ns (frequency: 131.909MHz)
  Total number of paths / destination ports: 646 / 60
-------------------------------------------------------------------------
Delay:               7.581ns (Levels of Logic = 3)
  Source:            vga0/hcounter_5 (FF)
  Destination:       vga0/vcounter_10 (FF)
  Source Clock:      clk_21 rising
  Destination Clock: clk_21 rising

  Data Path: vga0/hcounter_5 to vga0/vcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   1.158  vga0/hcounter_5 (vga0/hcounter_5)
     LUT4:I0->O            1   0.704   0.499  vga0/hcounter_cmp_eq000016 (vga0/hcounter_cmp_eq000016)
     LUT3:I1->O           23   0.704   1.377  vga0/hcounter_cmp_eq000040 (vga0/hcounter_cmp_eq0000)
     LUT4:I0->O           11   0.704   0.933  vga0/vcounter_and000055 (vga0/vcounter_and0000)
     FDRE:R                    0.911          vga0/vcounter_0
    ----------------------------------------
    Total                      7.581ns (3.614ns logic, 3.967ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'blank1'
  Clock period: 11.257ns (frequency: 88.834MHz)
  Total number of paths / destination ports: 16538 / 92
-------------------------------------------------------------------------
Delay:               11.257ns (Levels of Logic = 10)
  Source:            ball0/ball_h_init_2 (FF)
  Destination:       ball0/ball_h_init_10 (FF)
  Source Clock:      blank1 rising
  Destination Clock: blank1 rising

  Data Path: ball0/ball_h_init_2 to ball0/ball_h_init_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  ball0/ball_h_init_2 (ball0/ball_h_init_2)
     LUT1:I0->O            1   0.704   0.000  ball0/Madd_pixel_valid_add0002_cy<2>_rt (ball0/Madd_pixel_valid_add0002_cy<2>_rt)
     MUXCY:S->O            1   0.464   0.000  ball0/Madd_pixel_valid_add0002_cy<2> (ball0/Madd_pixel_valid_add0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ball0/Madd_pixel_valid_add0002_cy<3> (ball0/Madd_pixel_valid_add0002_cy<3>)
     XORCY:CI->O           3   0.804   0.706  ball0/Madd_pixel_valid_add0002_xor<4> (ball0/pixel_valid_add0002<4>)
     LUT1:I0->O            1   0.704   0.000  ball0/Madd_ball_h_init_addsub0000_cy<4>_rt (ball0/Madd_ball_h_init_addsub0000_cy<4>_rt)
     MUXCY:S->O            1   0.464   0.000  ball0/Madd_ball_h_init_addsub0000_cy<4> (ball0/Madd_ball_h_init_addsub0000_cy<4>)
     XORCY:CI->O           1   0.804   0.595  ball0/Madd_ball_h_init_addsub0000_xor<5> (ball0/ball_h_init_addsub0000<5>)
     LUT2:I0->O            1   0.704   0.455  ball0/ball_h_init_not00014 (ball0/ball_h_init_not00014)
     LUT4:I2->O            1   0.704   0.424  ball0/ball_h_init_not000150 (ball0/ball_h_init_not000150)
     LUT4:I3->O           11   0.704   0.933  ball0/ball_h_init_not0001104 (ball0/ball_h_init_not0001)
     FDE:CE                    0.555          ball0/ball_h_init_0
    ----------------------------------------
    Total                     11.257ns (7.261ns logic, 3.996ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'colldetect0/coll_wall'
  Clock period: 6.034ns (frequency: 165.728MHz)
  Total number of paths / destination ports: 168 / 40
-------------------------------------------------------------------------
Delay:               6.034ns (Levels of Logic = 3)
  Source:            colldetect0/player1_0_1 (FF)
  Destination:       colldetect0/player1_1_3 (FF)
  Source Clock:      colldetect0/coll_wall rising
  Destination Clock: colldetect0/coll_wall rising

  Data Path: colldetect0/player1_0_1 to colldetect0/player1_1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.808  colldetect0/player1_0_1 (colldetect0/player1_0_1)
     LUT4:I0->O            2   0.704   0.526  colldetect0/player1_1_cmp_eq00011 (colldetect0/player1_1_cmp_eq0001)
     LUT3:I1->O            1   0.704   0.499  colldetect0/player1_1_and0000_SW0 (N8)
     LUT4:I1->O            4   0.704   0.587  colldetect0/player1_1_and0000 (colldetect0/player1_1_and0000)
     FDRE:R                    0.911          colldetect0/player1_1_0
    ----------------------------------------
    Total                      6.034ns (3.614ns logic, 2.420ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'colldetect0/update_lcd'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 51 / 23
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 2)
  Source:            colldetect0/cnt_0 (FF)
  Destination:       colldetect0/digit_3 (FF)
  Source Clock:      colldetect0/update_lcd rising
  Destination Clock: colldetect0/update_lcd rising

  Data Path: colldetect0/cnt_0 to colldetect0/digit_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  colldetect0/cnt_0 (colldetect0/cnt_0)
     LUT3:I0->O            1   0.704   0.000  colldetect0/Mmux_digit_mux0000_3 (colldetect0/Mmux_digit_mux0000_3)
     MUXF5:I1->O           1   0.321   0.000  colldetect0/Mmux_digit_mux0000_2_f5 (colldetect0/digit_mux0000<0>)
     FD:D                      0.308          colldetect0/digit_0
    ----------------------------------------
    Total                      3.099ns (1.924ns logic, 1.175ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'blank1'
  Total number of paths / destination ports: 198 / 44
-------------------------------------------------------------------------
Offset:              5.202ns (Levels of Logic = 13)
  Source:            btn<2> (PAD)
  Destination:       right_paddle/paddle_v_pos_10 (FF)
  Destination Clock: blank1 rising

  Data Path: btn<2> to right_paddle/paddle_v_pos_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.158  btn_2_IBUF (btn_2_IBUF)
     LUT2:I0->O            1   0.704   0.420  right_paddle/paddle_v_pos_and0000_inv2 (right_paddle/paddle_v_pos_and0000_inv)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<0> (right_paddle/Maccum_paddle_v_pos_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<1> (right_paddle/Maccum_paddle_v_pos_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<2> (right_paddle/Maccum_paddle_v_pos_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<3> (right_paddle/Maccum_paddle_v_pos_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<4> (right_paddle/Maccum_paddle_v_pos_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<5> (right_paddle/Maccum_paddle_v_pos_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<6> (right_paddle/Maccum_paddle_v_pos_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<7> (right_paddle/Maccum_paddle_v_pos_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<8> (right_paddle/Maccum_paddle_v_pos_cy<8>)
     MUXCY:CI->O           0   0.059   0.000  right_paddle/Maccum_paddle_v_pos_cy<9> (right_paddle/Maccum_paddle_v_pos_cy<9>)
     XORCY:CI->O           1   0.804   0.000  right_paddle/Maccum_paddle_v_pos_xor<10> (Result<10>)
     FDE:D                     0.308          right_paddle/paddle_v_pos_10
    ----------------------------------------
    Total                      5.202ns (3.624ns logic, 1.578ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 688 / 10
-------------------------------------------------------------------------
Offset:              10.230ns (Levels of Logic = 9)
  Source:            sw<1> (PAD)
  Destination:       colldetect0/coll_paddle (FF)
  Destination Clock: clk rising

  Data Path: sw<1> to colldetect0/coll_paddle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.712  sw_1_IBUF (sw_1_IBUF)
     LUT2:I1->O            0   0.704   0.000  colldetect0/Madd_coll_wall_add0000C1 (colldetect0/Madd_coll_wall_add0000C)
     MUXCY:DI->O           1   0.888   0.000  colldetect0/Madd_coll_wall_add0000_Madd_cy<2> (colldetect0/Madd_coll_wall_add0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  colldetect0/Madd_coll_wall_add0000_Madd_cy<3> (colldetect0/Madd_coll_wall_add0000_Madd_cy<3>)
     XORCY:CI->O           2   0.804   0.622  colldetect0/Madd_coll_wall_add0000_Madd_xor<4> (colldetect0/coll_wall_add0000<4>)
     LUT4:I0->O            1   0.704   0.455  colldetect0/coll_wall_mux00007 (colldetect0/coll_wall_mux00007)
     LUT3:I2->O            1   0.704   0.424  colldetect0/coll_wall_mux000053_SW0_SW0 (N23)
     LUT4:I3->O            2   0.704   0.526  colldetect0/coll_wall_mux000053_SW0 (N17)
     LUT4:I1->O            2   0.704   0.447  colldetect0/coll_paddle_not00011 (colldetect0/coll_paddle_not0001)
     FDE:CE                    0.555          colldetect0/coll_paddle
    ----------------------------------------
    Total                     10.230ns (7.044ns logic, 3.186ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_21'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            vga0/hs (FF)
  Destination:       hs (PAD)
  Source Clock:      clk_21 rising

  Data Path: vga0/hs to hs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  vga0/hs (vga0/hs)
     OBUF:I->O                 3.272          hs_OBUF (hs)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'colldetect0/update_lcd'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            colldetect0/an_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      colldetect0/update_lcd rising

  Data Path: colldetect0/an_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.420  colldetect0/an_3 (colldetect0/an_3)
     OBUF:I->O                 3.272          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            colldetect0/coll_wall_1 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      clk rising

  Data Path: colldetect0/coll_wall_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  colldetect0/coll_wall_1 (colldetect0/coll_wall_1)
     OBUF:I->O                 3.272          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.19 secs
 
--> 

Total memory usage is 248528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    5 (   0 filtered)

